#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Sun Apr 03 12:48:49 2016
# Process ID: 1556
# Log file: C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.runs/impl_1/ASL_wrapper.vdi
# Journal file: C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ASL_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1685 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_microblaze_0_0/ASL_microblaze_0_0.xdc] for cell 'ASL_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_microblaze_0_0/ASL_microblaze_0_0.xdc] for cell 'ASL_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_dlmb_v10_0/ASL_dlmb_v10_0.xdc] for cell 'ASL_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_dlmb_v10_0/ASL_dlmb_v10_0.xdc] for cell 'ASL_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_ilmb_v10_0/ASL_ilmb_v10_0.xdc] for cell 'ASL_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_ilmb_v10_0/ASL_ilmb_v10_0.xdc] for cell 'ASL_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mdm_1_0/ASL_mdm_1_0.xdc] for cell 'ASL_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mdm_1_0/ASL_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1166.469 ; gain = 511.984
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mdm_1_0/ASL_mdm_1_0.xdc] for cell 'ASL_i/mdm_1/U0'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_clk_wiz_1_0/ASL_clk_wiz_1_0_board.xdc] for cell 'ASL_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_clk_wiz_1_0/ASL_clk_wiz_1_0_board.xdc] for cell 'ASL_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_clk_wiz_1_0/ASL_clk_wiz_1_0.xdc] for cell 'ASL_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_clk_wiz_1_0/ASL_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_clk_wiz_1_0/ASL_clk_wiz_1_0.xdc] for cell 'ASL_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_rst_clk_wiz_1_100M_0/ASL_rst_clk_wiz_1_100M_0_board.xdc] for cell 'ASL_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_rst_clk_wiz_1_100M_0/ASL_rst_clk_wiz_1_100M_0_board.xdc] for cell 'ASL_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_rst_clk_wiz_1_100M_0/ASL_rst_clk_wiz_1_100M_0.xdc] for cell 'ASL_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_rst_clk_wiz_1_100M_0/ASL_rst_clk_wiz_1_100M_0.xdc] for cell 'ASL_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_axi_uartlite_0_0/ASL_axi_uartlite_0_0_board.xdc] for cell 'ASL_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_axi_uartlite_0_0/ASL_axi_uartlite_0_0_board.xdc] for cell 'ASL_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_axi_uartlite_0_0/ASL_axi_uartlite_0_0.xdc] for cell 'ASL_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_axi_uartlite_0_0/ASL_axi_uartlite_0_0.xdc] for cell 'ASL_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/ASL_mig_7series_0_0/user_design/constraints/ASL_mig_7series_0_0.xdc] for cell 'ASL_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/ASL_mig_7series_0_0/user_design/constraints/ASL_mig_7series_0_0.xdc] for cell 'ASL_i/mig_7series_0'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/ASL_mig_7series_0_0_board.xdc] for cell 'ASL_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/ASL_mig_7series_0_0_board.xdc] for cell 'ASL_i/mig_7series_0'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_rst_mig_7series_0_81M_0/ASL_rst_mig_7series_0_81M_0_board.xdc] for cell 'ASL_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_rst_mig_7series_0_81M_0/ASL_rst_mig_7series_0_81M_0_board.xdc] for cell 'ASL_i/rst_mig_7series_0_81M'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_rst_mig_7series_0_81M_0/ASL_rst_mig_7series_0_81M_0.xdc] for cell 'ASL_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_rst_mig_7series_0_81M_0/ASL_rst_mig_7series_0_81M_0.xdc] for cell 'ASL_i/rst_mig_7series_0_81M'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_axi_tft_0_0/ASL_axi_tft_0_0.xdc] for cell 'ASL_i/axi_tft_0/U0'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_axi_tft_0_0/ASL_axi_tft_0_0.xdc] for cell 'ASL_i/axi_tft_0/U0'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_proc_sys_reset_0_0/ASL_proc_sys_reset_0_0_board.xdc] for cell 'ASL_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_proc_sys_reset_0_0/ASL_proc_sys_reset_0_0_board.xdc] for cell 'ASL_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_proc_sys_reset_0_0/ASL_proc_sys_reset_0_0.xdc] for cell 'ASL_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_proc_sys_reset_0_0/ASL_proc_sys_reset_0_0.xdc] for cell 'ASL_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_axi_gpio_0_0/ASL_axi_gpio_0_0_board.xdc] for cell 'ASL_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_axi_gpio_0_0/ASL_axi_gpio_0_0_board.xdc] for cell 'ASL_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_axi_gpio_0_0/ASL_axi_gpio_0_0.xdc] for cell 'ASL_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_axi_gpio_0_0/ASL_axi_gpio_0_0.xdc] for cell 'ASL_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_ADC_0_1/hdl/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'ASL_i/ADC_0/inst/ADC_v1_0_ADC_AXI_inst/XLXI_7/inst'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_ADC_0_1/hdl/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'ASL_i/ADC_0/inst/ADC_v1_0_ADC_AXI_inst/XLXI_7/inst'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_axi_gpio_1_0/ASL_axi_gpio_1_0_board.xdc] for cell 'ASL_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_axi_gpio_1_0/ASL_axi_gpio_1_0_board.xdc] for cell 'ASL_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_axi_gpio_1_0/ASL_axi_gpio_1_0.xdc] for cell 'ASL_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_axi_gpio_1_0/ASL_axi_gpio_1_0.xdc] for cell 'ASL_i/axi_gpio_1/U0'
Parsing XDC File [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc]
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal uart_rtl_txd cannot be placed on C4 (IOB_X1Y136) because the pad is already occupied by terminal uart_rtl_rxd possibly due to user constraint [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:167]
Resolution: Verify the location constraints for differential ports are correctly specified in your constraints. The Site type should be of form: IO_LxxP for P-side, and IO_LxxN for N-side (Neg Diff Pair) 
CRITICAL WARNING: [Designutils 20-964] Command failed: . [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:167]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal uart_rtl_rxd cannot be placed on D4 (IOB_X1Y127) because the pad is already occupied by terminal uart_rtl_txd possibly due to user constraint [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:169]
Resolution: Verify the location constraints for differential ports are correctly specified in your constraints. The Site type should be of form: IO_LxxP for P-side, and IO_LxxN for N-side (Neg Diff Pair) 
CRITICAL WARNING: [Designutils 20-964] Command failed: . [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:169]
WARNING: [Vivado 12-180] No cells matched 'XLXI_7/inst'. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/constrs_1/new/asl_proj.xdc]
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_axi_tft_0_0/ASL_axi_tft_0_0_clocks.xdc] for cell 'ASL_i/axi_tft_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_axi_tft_0_0/ASL_axi_tft_0_0_clocks.xdc:48]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1185.141 ; gain = 6.668
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_axi_tft_0_0/ASL_axi_tft_0_0_clocks.xdc] for cell 'ASL_i/axi_tft_0/U0'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_cc_0/ASL_auto_cc_0_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_cc_0/ASL_auto_cc_0_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_ds_0_1/ASL_auto_ds_0_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_ds_0_1/ASL_auto_ds_0_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_ds_1_1/ASL_auto_ds_1_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_ds_1_1/ASL_auto_ds_1_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_ds_2/ASL_auto_ds_2_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_ds_2/ASL_auto_ds_2_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_ds_3/ASL_auto_ds_3_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_ds_3/ASL_auto_ds_3_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_ds_4/ASL_auto_ds_4_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_ds_4/ASL_auto_ds_4_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_ds_5/ASL_auto_ds_5_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_ds_5/ASL_auto_ds_5_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_ds_6_1/ASL_auto_ds_6_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_ds_6_1/ASL_auto_ds_6_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_ds_7/ASL_auto_ds_7_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_ds_7/ASL_auto_ds_7_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_us_0/ASL_auto_us_0_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_us_0/ASL_auto_us_0_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_us_1/ASL_auto_us_1_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_auto_us_1/ASL_auto_us_1_clocks.xdc] for cell 'ASL_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'ASL_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/data/mb_bootloop_le.elf 
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Square_Root' instantiated as 'ASL_i/ACCEL_0/inst/ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/Magnitude_Calculation' [c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/ipshared/xilinx.com/accel_v1_0/847b77dc/hdl/AccelArithmetics.vhd:234]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 411 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 104 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 288 instances

link_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 1185.141 ; gain = 990.922
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1185.141 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 208721f63

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.141 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 103 inverter(s) to 120 load pin(s).
INFO: [Opt 31-10] Eliminated 1959 cells.
Phase 2 Constant Propagation | Checksum: 20065e411

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1185.141 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/LO.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Equal_2/The_Compare[0].carry_and_I1/EX_Op1_reg[6].
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Equal_2/The_Compare[1].carry_and_I1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Equal_2/The_Compare[1].carry_and_I1/Use_FPU.mem_absAgtB_2_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Equal_2/The_Compare[2].carry_and_I1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[0].carry_and_I1/EX_Op2_reg[13].
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[1].carry_and_I1/EX_Op2_reg[17].
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[1].carry_and_I1/Use_FPU.mem_cmp_eq_2_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[2].carry_and_I1/Use_FPU.mem_cmp_eq_2_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[3].carry_and_I1/EX_Op2_reg[23].
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[4].carry_and_I1/EX_Op2_reg[25].
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[4].carry_and_I1/Use_FPU.mem_cmp_eq_2_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[5].carry_and_I1/EX_Op2_reg[29].
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[5].carry_and_I1/Use_FPU.mem_cmp_eq_2_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[6].carry_and_I1/Use_FPU.mem_cmp_eq_2_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[0].carry_and_I1/EX_Op2_reg[15].
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[1].carry_and_I1/Use_FPU.mem_DeNormA_2_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[2].carry_and_I1/EX_Op2_reg[23].
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[3].carry_and_I1/EX_Op2_reg[26].
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[3].carry_and_I1/Use_FPU.mem_DeNormA_2_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[4].carry_and_I1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[4].carry_and_I1/Use_FPU.mem_DeNormA_2_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[5].carry_and_I1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[0].carry_and_I1/EX_Op1_reg[15].
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[1].carry_and_I1/Use_FPU.mem_ZeroB_2_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[2].carry_and_I1/EX_Op1_reg[23].
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[3].carry_and_I1/EX_Op1_reg[26].
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[3].carry_and_I1/Use_FPU.mem_ZeroB_2_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[4].carry_and_I1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[4].carry_and_I1/Use_FPU.mem_ZeroB_2_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[5].carry_and_I1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_ex_pc_comparator/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_hit_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/Use_BTC_2.bt_saved_pc_reg[29].
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/ex_branch_with_delayslot_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Use_BTC_2.bt_saved_pc_reg[29].
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/Performace_Debug_Control.dbg_stop_if_delay_i_reg.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/mig_7series_0/u_ASL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/last_beat_ii.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/mig_7series_0/u_ASL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/next_word_wrap.
WARNING: [Opt 31-6] Deleting driverless net: ASL_i/mig_7series_0/u_ASL_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/next_word_wrap.
INFO: [Opt 31-12] Eliminated 12126 unconnected nets.
INFO: [Opt 31-11] Eliminated 14054 unconnected cells.
Phase 3 Sweep | Checksum: fb0ab004

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1185.141 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1185.141 ; gain = 0.000
Ending Logic Optimization Task | Checksum: fb0ab004

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1185.141 ; gain = 0.000
Implement Debug Cores | Checksum: 1c9121f72
Logic Optimization | Checksum: 1c9121f72

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 130 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 260
Ending PowerOpt Patch Enables Task | Checksum: fb0ab004

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.781 . Memory (MB): peak = 1519.758 ; gain = 0.000
Ending Power Optimization Task | Checksum: fb0ab004

Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 1519.758 ; gain = 334.617
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 68 Warnings, 14 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 1519.758 ; gain = 334.617
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.344 . Memory (MB): peak = 1519.758 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1519.758 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.runs/impl_1/ASL_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1519.758 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[8][5]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[8][6]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[8][7]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[13] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[8][8]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[8][0]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[8][1]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[8][2]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[8][3]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[8][4]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[8][5]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[8][6]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[8][7]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[13] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[8][8]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[8][0]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[8][1]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[8][2]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[8][3]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[8][4]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMB (net: ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (ASL_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 20 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 6d3f2538

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.984 . Memory (MB): peak = 1519.758 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1519.758 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1519.758 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: da0c8462

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1519.758 ; gain = 0.000
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus sw are not locked:  'sw[13]'  'sw[12]'  'sw[11]'  'sw[10]'  'sw[9]'  'sw[8]'  'sw[7]' 
WARNING: [Place 30-12] An IO Bus sw with more than one IO standard is found. Components associated with this bus are: 
	sw[13] of IOStandard LVCMOS18
	sw[12] of IOStandard LVCMOS18
	sw[11] of IOStandard LVCMOS18
	sw[10] of IOStandard LVCMOS18
	sw[9] of IOStandard LVCMOS18
	sw[8] of IOStandard LVCMOS18
	sw[7] of IOStandard LVCMOS18
	sw[6] of IOStandard LVCMOS33
	sw[5] of IOStandard LVCMOS33
	sw[4] of IOStandard LVCMOS33
	sw[3] of IOStandard LVCMOS33
	sw[2] of IOStandard LVCMOS33
	sw[1] of IOStandard LVCMOS33
	sw[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: da0c8462

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1519.758 ; gain = 0.000

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: da0c8462

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1519.758 ; gain = 0.000

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: c6f3c585

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1519.758 ; gain = 0.000
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 129751fe5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1519.758 ; gain = 0.000

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1f3e144f4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1519.758 ; gain = 0.000
Phase 2.2.1 Place Init Design | Checksum: 25da94517

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 1524.859 ; gain = 5.102
Phase 2.2 Build Placer Netlist Model | Checksum: 25da94517

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 1524.859 ; gain = 5.102

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 25da94517

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1524.859 ; gain = 5.102
Phase 2.3 Constrain Clocks/Macros | Checksum: 25da94517

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1524.859 ; gain = 5.102
Phase 2 Placer Initialization | Checksum: 25da94517

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1524.859 ; gain = 5.102

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1e4b6f0f4

Time (s): cpu = 00:02:31 ; elapsed = 00:01:52 . Memory (MB): peak = 1566.961 ; gain = 47.203

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1e4b6f0f4

Time (s): cpu = 00:02:31 ; elapsed = 00:01:52 . Memory (MB): peak = 1566.961 ; gain = 47.203

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1404d65c5

Time (s): cpu = 00:03:04 ; elapsed = 00:02:13 . Memory (MB): peak = 1566.961 ; gain = 47.203

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 15ef4c242

Time (s): cpu = 00:03:05 ; elapsed = 00:02:14 . Memory (MB): peak = 1566.961 ; gain = 47.203

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 15ef4c242

Time (s): cpu = 00:03:05 ; elapsed = 00:02:14 . Memory (MB): peak = 1566.961 ; gain = 47.203

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 17e8f3629

Time (s): cpu = 00:03:22 ; elapsed = 00:02:23 . Memory (MB): peak = 1566.961 ; gain = 47.203

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 17c626257

Time (s): cpu = 00:03:22 ; elapsed = 00:02:24 . Memory (MB): peak = 1566.961 ; gain = 47.203

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1b1b55213

Time (s): cpu = 00:03:39 ; elapsed = 00:02:40 . Memory (MB): peak = 1566.961 ; gain = 47.203
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1b1b55213

Time (s): cpu = 00:03:40 ; elapsed = 00:02:40 . Memory (MB): peak = 1566.961 ; gain = 47.203

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1b1b55213

Time (s): cpu = 00:03:40 ; elapsed = 00:02:41 . Memory (MB): peak = 1566.961 ; gain = 47.203

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1b1b55213

Time (s): cpu = 00:03:41 ; elapsed = 00:02:41 . Memory (MB): peak = 1566.961 ; gain = 47.203
Phase 4.6 Small Shape Detail Placement | Checksum: 1b1b55213

Time (s): cpu = 00:03:41 ; elapsed = 00:02:41 . Memory (MB): peak = 1566.961 ; gain = 47.203

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1b1b55213

Time (s): cpu = 00:03:43 ; elapsed = 00:02:43 . Memory (MB): peak = 1566.961 ; gain = 47.203
Phase 4 Detail Placement | Checksum: 1b1b55213

Time (s): cpu = 00:03:43 ; elapsed = 00:02:43 . Memory (MB): peak = 1566.961 ; gain = 47.203

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1dc4c87b8

Time (s): cpu = 00:03:44 ; elapsed = 00:02:44 . Memory (MB): peak = 1566.961 ; gain = 47.203

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1dc4c87b8

Time (s): cpu = 00:03:44 ; elapsed = 00:02:44 . Memory (MB): peak = 1566.961 ; gain = 47.203

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 5bfa03b9

Time (s): cpu = 00:04:50 ; elapsed = 00:03:36 . Memory (MB): peak = 1566.961 ; gain = 47.203
INFO: [Place 30-746] Post Placement Timing Summary WNS=-44.235. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 5bfa03b9

Time (s): cpu = 00:04:50 ; elapsed = 00:03:36 . Memory (MB): peak = 1566.961 ; gain = 47.203
Phase 5.2.2 Post Placement Optimization | Checksum: 5bfa03b9

Time (s): cpu = 00:04:50 ; elapsed = 00:03:36 . Memory (MB): peak = 1566.961 ; gain = 47.203
Phase 5.2 Post Commit Optimization | Checksum: 5bfa03b9

Time (s): cpu = 00:04:50 ; elapsed = 00:03:36 . Memory (MB): peak = 1566.961 ; gain = 47.203

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 5bfa03b9

Time (s): cpu = 00:04:51 ; elapsed = 00:03:37 . Memory (MB): peak = 1566.961 ; gain = 47.203

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 5bfa03b9

Time (s): cpu = 00:04:51 ; elapsed = 00:03:37 . Memory (MB): peak = 1566.961 ; gain = 47.203

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 5bfa03b9

Time (s): cpu = 00:04:51 ; elapsed = 00:03:37 . Memory (MB): peak = 1566.961 ; gain = 47.203
Phase 5.5 Placer Reporting | Checksum: 5bfa03b9

Time (s): cpu = 00:04:51 ; elapsed = 00:03:37 . Memory (MB): peak = 1566.961 ; gain = 47.203

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 5391665b

Time (s): cpu = 00:04:51 ; elapsed = 00:03:37 . Memory (MB): peak = 1566.961 ; gain = 47.203
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 5391665b

Time (s): cpu = 00:04:51 ; elapsed = 00:03:37 . Memory (MB): peak = 1566.961 ; gain = 47.203
Ending Placer Task | Checksum: 43a46e6d

Time (s): cpu = 00:04:51 ; elapsed = 00:03:37 . Memory (MB): peak = 1566.961 ; gain = 47.203
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 90 Warnings, 14 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:01 ; elapsed = 00:03:43 . Memory (MB): peak = 1566.961 ; gain = 47.203
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 1566.961 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 1566.961 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1566.961 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1566.961 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1566.961 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus sw[13:0] are not locked:  sw[13] sw[12] sw[11] sw[10] sw[9] sw[8] sw[7]
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus sw[13:0] with more than one IO standard is found. Components associated with this bus are:  sw[13] of IOStandard LVCMOS18; sw[12] of IOStandard LVCMOS18; sw[11] of IOStandard LVCMOS18; sw[10] of IOStandard LVCMOS18; sw[9] of IOStandard LVCMOS18; sw[8] of IOStandard LVCMOS18; sw[7] of IOStandard LVCMOS18; sw[6] of IOStandard LVCMOS33; sw[5] of IOStandard LVCMOS33; sw[4] of IOStandard LVCMOS33; sw[3] of IOStandard LVCMOS33; sw[2] of IOStandard LVCMOS33; sw[1] of IOStandard LVCMOS33; sw[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 23d45a60

Time (s): cpu = 00:01:06 ; elapsed = 00:00:49 . Memory (MB): peak = 1566.961 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 23d45a60

Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 1566.961 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23d45a60

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 1566.961 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 174df3c21

Time (s): cpu = 00:01:58 ; elapsed = 00:01:25 . Memory (MB): peak = 1580.848 ; gain = 13.887
INFO: [Route 35-57] Estimated Timing Summary | WNS=-42.885| TNS=-6438.649| WHS=-0.434 | THS=-2153.703|

Phase 2 Router Initialization | Checksum: d4476575

Time (s): cpu = 00:02:21 ; elapsed = 00:01:39 . Memory (MB): peak = 1593.008 ; gain = 26.047

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15dfc3e30

Time (s): cpu = 00:05:53 ; elapsed = 00:03:49 . Memory (MB): peak = 1791.766 ; gain = 224.805

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6951
 Number of Nodes with overlaps = 2060
 Number of Nodes with overlaps = 493
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 88bedc78

Time (s): cpu = 00:07:59 ; elapsed = 00:05:07 . Memory (MB): peak = 1791.766 ; gain = 224.805
INFO: [Route 35-57] Estimated Timing Summary | WNS=-50.471| TNS=-23180.873| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 13bc17e1e

Time (s): cpu = 00:08:02 ; elapsed = 00:05:09 . Memory (MB): peak = 1791.766 ; gain = 224.805

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 66e820a4

Time (s): cpu = 00:08:05 ; elapsed = 00:05:12 . Memory (MB): peak = 1791.766 ; gain = 224.805
Phase 4.1.2 GlobIterForTiming | Checksum: 1044487b5

Time (s): cpu = 00:08:08 ; elapsed = 00:05:15 . Memory (MB): peak = 1791.766 ; gain = 224.805
Phase 4.1 Global Iteration 0 | Checksum: 1044487b5

Time (s): cpu = 00:08:08 ; elapsed = 00:05:15 . Memory (MB): peak = 1791.766 ; gain = 224.805

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5511
 Number of Nodes with overlaps = 2032
 Number of Nodes with overlaps = 220
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: f7bf9279

Time (s): cpu = 00:10:19 ; elapsed = 00:06:44 . Memory (MB): peak = 1791.766 ; gain = 224.805
INFO: [Route 35-57] Estimated Timing Summary | WNS=-52.513| TNS=-23105.811| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b1e419db

Time (s): cpu = 00:10:19 ; elapsed = 00:06:44 . Memory (MB): peak = 1791.766 ; gain = 224.805
Phase 4 Rip-up And Reroute | Checksum: 1b1e419db

Time (s): cpu = 00:10:19 ; elapsed = 00:06:45 . Memory (MB): peak = 1791.766 ; gain = 224.805

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1660e6e25

Time (s): cpu = 00:10:30 ; elapsed = 00:06:51 . Memory (MB): peak = 1791.766 ; gain = 224.805
INFO: [Route 35-57] Estimated Timing Summary | WNS=-50.471| TNS=-23095.000| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e8f65cf6

Time (s): cpu = 00:10:36 ; elapsed = 00:06:55 . Memory (MB): peak = 1791.766 ; gain = 224.805

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e8f65cf6

Time (s): cpu = 00:10:36 ; elapsed = 00:06:55 . Memory (MB): peak = 1791.766 ; gain = 224.805
Phase 5 Delay and Skew Optimization | Checksum: 1e8f65cf6

Time (s): cpu = 00:10:36 ; elapsed = 00:06:55 . Memory (MB): peak = 1791.766 ; gain = 224.805

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 256723c97

Time (s): cpu = 00:10:55 ; elapsed = 00:07:05 . Memory (MB): peak = 1791.766 ; gain = 224.805
INFO: [Route 35-57] Estimated Timing Summary | WNS=-50.337| TNS=-17239.953| WHS=-0.013 | THS=-0.343 |

Phase 6 Post Hold Fix | Checksum: 1300c9f2e

Time (s): cpu = 00:10:55 ; elapsed = 00:07:06 . Memory (MB): peak = 1791.766 ; gain = 224.805

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.43448 %
  Global Horizontal Routing Utilization  = 9.19565 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X29Y110 -> INT_R_X29Y110
Phase 7 Route finalize | Checksum: 1207845ea

Time (s): cpu = 00:10:56 ; elapsed = 00:07:06 . Memory (MB): peak = 1791.766 ; gain = 224.805

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1207845ea

Time (s): cpu = 00:10:56 ; elapsed = 00:07:06 . Memory (MB): peak = 1791.766 ; gain = 224.805

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1426ad03b

Time (s): cpu = 00:11:01 ; elapsed = 00:07:12 . Memory (MB): peak = 1791.766 ; gain = 224.805

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1426ad03b

Time (s): cpu = 00:11:17 ; elapsed = 00:07:21 . Memory (MB): peak = 1791.766 ; gain = 224.805
INFO: [Route 35-57] Estimated Timing Summary | WNS=-50.337| TNS=-17239.953| WHS=0.017  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1426ad03b

Time (s): cpu = 00:11:17 ; elapsed = 00:07:21 . Memory (MB): peak = 1791.766 ; gain = 224.805
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:11:18 ; elapsed = 00:07:21 . Memory (MB): peak = 1791.766 ; gain = 224.805

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 93 Warnings, 14 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:11:25 ; elapsed = 00:07:25 . Memory (MB): peak = 1791.766 ; gain = 224.805
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 1791.766 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 1791.766 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.runs/impl_1/ASL_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1791.766 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:01:02 ; elapsed = 00:00:36 . Memory (MB): peak = 1791.766 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1791.766 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 03 13:05:11 2016...
