// Seed: 469231224
module module_0 (
    input supply1 id_0,
    input wand id_1
);
  logic [7:0] id_3;
  always @(negedge id_0)
    if (1)
      if (~1 | -1'b0) id_3[(-1'b0)][-1] <= id_0;
      else begin : LABEL_0
        return 1;
      end
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1,
    input  wand id_2
);
  generate
    assign id_0 = -1'h0;
  endgenerate
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout supply0 id_1;
  static logic [-1 : 1] id_6;
  final $unsigned(18);
  ;
  assign id_6 = id_3;
  assign id_1 = -1;
endmodule
module module_3 (
    output tri1 id_0,
    output wor id_1
    , id_6,
    input supply0 id_2,
    output tri id_3,
    output supply1 id_4
);
  parameter id_7 = 1;
  module_2 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6
  );
endmodule
