// Seed: 1613862275
module module_0 (
    output logic id_0,
    input logic id_1,
    output id_2
);
  initial id_0 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  output id_3;
  output id_2;
  inout id_1;
  logic id_6;
  assign id_3 = 1'b0 - id_5#(
      .id_6(1),
      .id_6(id_6),
      .id_6(1'b0)
  );
endmodule
