# 1 "arch/arm64/boot/dts/ti/k3-am654-base-board.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/ti/k3-am654-base-board.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/ti/k3-am654.dtsi" 1







# 1 "arch/arm64/boot/dts/ti/k3-am65.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/ti/k3-am65.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "arch/arm64/boot/dts/ti/k3-am65.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 11 "arch/arm64/boot/dts/ti/k3-am65.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/k3.h" 1
# 12 "arch/arm64/boot/dts/ti/k3-am65.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/ti,sci_pm_domain.h" 1
# 13 "arch/arm64/boot/dts/ti/k3-am65.dtsi" 2

/ {
 model = "Texas Instruments K3 AM654 SoC";
 compatible = "ti,am654";
 interrupt-parent = <&gic500>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  serial0 = &wkup_uart0;
  serial1 = &mcu_uart0;
  serial2 = &main_uart0;
  serial3 = &main_uart1;
  serial4 = &main_uart2;
  i2c0 = &wkup_i2c0;
  i2c1 = &mcu_i2c0;
  i2c2 = &main_i2c0;
  i2c3 = &main_i2c1;
  i2c4 = &main_i2c2;
  i2c5 = &main_i2c3;
 };

 chosen { };

 firmware {
  optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };

  psci: psci {
   compatible = "arm,psci-1.0";
   method = "smc";
  };
 };

 a53_timer0: timer-cl0-cpu0 {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 pmu: pmu {
  compatible = "arm,armv8-pmuv3";

  interrupts = <1 7 4>;
 };

 cbass_main: interconnect@100000 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>,
    <0x00 0x00600000 0x00 0x00600000 0x00 0x00001100>,
    <0x00 0x00900000 0x00 0x00900000 0x00 0x00012000>,
    <0x00 0x01000000 0x00 0x01000000 0x00 0x0af02400>,
    <0x00 0x30800000 0x00 0x30800000 0x00 0x0bc00000>,
    <0x00 0x70000000 0x00 0x70000000 0x00 0x00200000>,
    <0x00 0x10000000 0x00 0x10000000 0x00 0x10000000>,

    <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
    <0x00 0x40200000 0x00 0x40200000 0x00 0x00900100>,
    <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
    <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
    <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00080000>,
    <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
    <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
    <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
    <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>;

  cbass_mcu: interconnect@28380000 {
   compatible = "simple-bus";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
     <0x00 0x40200000 0x00 0x40200000 0x00 0x00900100>,
     <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
     <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
     <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00080000>,
     <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
     <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
     <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
     <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>;

   cbass_wakeup: interconnect@42040000 {
    compatible = "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;

    ranges = <0x42040000 0x00 0x42040000 0x03ac2400>;
   };
  };
 };
};


# 1 "arch/arm64/boot/dts/ti/k3-am65-main.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy-am654-serdes.h" 1
# 8 "arch/arm64/boot/dts/ti/k3-am65-main.dtsi" 2

&cbass_main {
 msmc_ram: sram@70000000 {
  compatible = "mmio-sram";
  reg = <0x0 0x70000000 0x0 0x200000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x70000000 0x200000>;

  atf-sram@0 {
   reg = <0x0 0x20000>;
  };

  sysfw-sram@f0000 {
   reg = <0xf0000 0x10000>;
  };

  l3cache-sram@100000 {
   reg = <0x100000 0x100000>;
  };
 };

 gic500: interrupt-controller@1800000 {
  compatible = "arm,gic-v3";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x00 0x01800000 0x00 0x10000>,
        <0x00 0x01880000 0x00 0x90000>;




  interrupts = <1 9 4>;

  gic_its: gic-its@1820000 {
   compatible = "arm,gic-v3-its";
   reg = <0x00 0x01820000 0x00 0x10000>;
   socionext,synquacer-pre-its = <0x1000000 0x400000>;
   msi-controller;
   #msi-cells = <1>;
  };
 };

 secure_proxy_main: mailbox@32c00000 {
  compatible = "ti,am654-secure-proxy";
  #mbox-cells = <1>;
  reg-names = "target_data", "rt", "scfg";
  reg = <0x00 0x32c00000 0x00 0x100000>,
        <0x00 0x32400000 0x00 0x100000>,
        <0x00 0x32800000 0x00 0x100000>;
  interrupt-names = "rx_011";
  interrupts = <0 37 4>;
 };

 serdes0: serdes@900000 {
  compatible = "ti,phy-am654-serdes";
  reg = <0x0 0x900000 0x0 0x2000>;
  reg-names = "serdes";
  #phy-cells = <2>;
  power-domains = <&k3_pds 153 1>;
  clocks = <&k3_clks 153 4>, <&k3_clks 153 1>, <&serdes1 1>;
  clock-output-names = "serdes0_cmu_refclk", "serdes0_lo_refclk", "serdes0_ro_refclk";
  assigned-clocks = <&k3_clks 153 4>, <&serdes0 0>;
  assigned-clock-parents = <&k3_clks 153 8>, <&k3_clks 153 4>;
  ti,serdes-clk = <&serdes0_clk>;
  #clock-cells = <1>;
  mux-controls = <&serdes_mux 0>;
 };

 serdes1: serdes@910000 {
  compatible = "ti,phy-am654-serdes";
  reg = <0x0 0x910000 0x0 0x2000>;
  reg-names = "serdes";
  #phy-cells = <2>;
  power-domains = <&k3_pds 154 1>;
  clocks = <&serdes0 2>, <&k3_clks 154 1>, <&k3_clks 154 5>;
  clock-output-names = "serdes1_cmu_refclk", "serdes1_lo_refclk", "serdes1_ro_refclk";
  assigned-clocks = <&k3_clks 154 5>, <&serdes1 0>;
  assigned-clock-parents = <&k3_clks 154 9>, <&k3_clks 154 5>;
  ti,serdes-clk = <&serdes1_clk>;
  #clock-cells = <1>;
  mux-controls = <&serdes_mux 1>;
 };

 main_uart0: serial@2800000 {
  compatible = "ti,am654-uart";
  reg = <0x00 0x02800000 0x00 0x100>;
  reg-shift = <2>;
  reg-io-width = <4>;
  interrupts = <0 192 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 146 1>;
 };

 main_uart1: serial@2810000 {
  compatible = "ti,am654-uart";
  reg = <0x00 0x02810000 0x00 0x100>;
  reg-shift = <2>;
  reg-io-width = <4>;
  interrupts = <0 193 4>;
  clock-frequency = <48000000>;
  power-domains = <&k3_pds 147 1>;
 };

 main_uart2: serial@2820000 {
  compatible = "ti,am654-uart";
  reg = <0x00 0x02820000 0x00 0x100>;
  reg-shift = <2>;
  reg-io-width = <4>;
  interrupts = <0 194 4>;
  clock-frequency = <48000000>;
  power-domains = <&k3_pds 148 1>;
 };

 main_pmx0: pinmux@11c000 {
  compatible = "pinctrl-single";
  reg = <0x0 0x11c000 0x0 0x2e4>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 main_pmx1: pinmux@11c2e8 {
  compatible = "pinctrl-single";
  reg = <0x0 0x11c2e8 0x0 0x24>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 main_i2c0: i2c@2000000 {
  compatible = "ti,am654-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2000000 0x0 0x100>;
  interrupts = <0 200 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 110 1>;
  power-domains = <&k3_pds 110 1>;
 };

 main_i2c1: i2c@2010000 {
  compatible = "ti,am654-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2010000 0x0 0x100>;
  interrupts = <0 201 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 111 1>;
  power-domains = <&k3_pds 111 1>;
 };

 main_i2c2: i2c@2020000 {
  compatible = "ti,am654-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2020000 0x0 0x100>;
  interrupts = <0 202 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 112 1>;
  power-domains = <&k3_pds 112 1>;
 };

 main_i2c3: i2c@2030000 {
  compatible = "ti,am654-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2030000 0x0 0x100>;
  interrupts = <0 203 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 113 1>;
  power-domains = <&k3_pds 113 1>;
 };

 ecap0: pwm@3100000 {
  compatible = "ti,am654-ecap", "ti,am3352-ecap";
  #pwm-cells = <3>;
  reg = <0x0 0x03100000 0x0 0x60>;
  power-domains = <&k3_pds 39 1>;
  clocks = <&k3_clks 39 0>;
  clock-names = "fck";
 };

 main_spi0: spi@2100000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x0 0x2100000 0x0 0x400>;
  interrupts = <0 184 4>;
  clocks = <&k3_clks 137 1>;
  power-domains = <&k3_pds 137 1>;
  #address-cells = <1>;
  #size-cells = <0>;
 };

 main_spi1: spi@2110000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x0 0x2110000 0x0 0x400>;
  interrupts = <0 185 4>;
  clocks = <&k3_clks 138 1>;
  power-domains = <&k3_pds 138 1>;
  #address-cells = <1>;
  #size-cells = <0>;
  assigned-clocks = <&k3_clks 137 1>;
  assigned-clock-rates = <48000000>;
 };

 main_spi2: spi@2120000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x0 0x2120000 0x0 0x400>;
  interrupts = <0 186 4>;
  clocks = <&k3_clks 139 1>;
  power-domains = <&k3_pds 139 1>;
  #address-cells = <1>;
  #size-cells = <0>;
 };

 main_spi3: spi@2130000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x0 0x2130000 0x0 0x400>;
  interrupts = <0 187 4>;
  clocks = <&k3_clks 140 1>;
  power-domains = <&k3_pds 140 1>;
  #address-cells = <1>;
  #size-cells = <0>;
 };

 main_spi4: spi@2140000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x0 0x2140000 0x0 0x400>;
  interrupts = <0 188 4>;
  clocks = <&k3_clks 141 1>;
  power-domains = <&k3_pds 141 1>;
  #address-cells = <1>;
  #size-cells = <0>;
 };

 sdhci0: sdhci@4f80000 {
  compatible = "ti,am654-sdhci-5.1";
  reg = <0x0 0x4f80000 0x0 0x260>, <0x0 0x4f90000 0x0 0x134>;
  power-domains = <&k3_pds 47 1>;
  clocks = <&k3_clks 47 0>, <&k3_clks 47 1>;
  clock-names = "clk_ahb", "clk_xin";
  interrupts = <0 136 4>;
  mmc-ddr-1_8v;
  mmc-hs200-1_8v;
  ti,otap-del-sel = <0x2>;
  ti,trm-icp = <0x8>;
  dma-coherent;
 };

 scm_conf: scm_conf@100000 {
  compatible = "syscon", "simple-mfd";
  reg = <0 0x00100000 0 0x1c000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x00100000 0x1c000>;

  pcie0_mode: pcie-mode@4060 {
   compatible = "syscon";
   reg = <0x00004060 0x4>;
  };

  pcie1_mode: pcie-mode@4070 {
   compatible = "syscon";
   reg = <0x00004070 0x4>;
  };

  pcie_devid: pcie-devid@210 {
   compatible = "syscon";
   reg = <0x00000210 0x4>;
  };

  serdes0_clk: serdes_clk@4080 {
   compatible = "syscon";
   reg = <0x00004080 0x4>;
  };

  serdes1_clk: serdes_clk@4090 {
   compatible = "syscon";
   reg = <0x00004090 0x4>;
  };

  serdes_mux: mux-controller {
   compatible = "mmio-mux";
   #mux-control-cells = <1>;
   mux-reg-masks = <0x4080 0x3>,
     <0x4090 0x3>;
  };
 };

 dwc3_0: dwc3@4000000 {
  compatible = "ti,am654-dwc3";
  reg = <0x0 0x4000000 0x0 0x4000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x4000000 0x20000>;
  interrupts = <0 97 4>;
  dma-coherent;
  power-domains = <&k3_pds 151 1>;
  clocks = <&k3_clks 151 2>, <&k3_clks 151 7>;
  assigned-clocks = <&k3_clks 151 2>, <&k3_clks 151 7>;
  assigned-clock-parents = <&k3_clks 151 4>,
      <&k3_clks 151 9>;

  usb0: usb@10000 {
   compatible = "snps,dwc3";
   reg = <0x10000 0x10000>;
   interrupts = <0 100 4>,
         <0 100 4>,
         <0 96 4>;
   interrupt-names = "peripheral",
       "host",
       "otg";
   maximum-speed = "high-speed";
   dr_mode = "otg";
   phys = <&usb0_phy>;
   phy-names = "usb2-phy";
   snps,dis_u3_susphy_quirk;
  };
 };

 usb0_phy: phy@4100000 {
  compatible = "ti,am654-usb2", "ti,omap-usb2";
  reg = <0x0 0x4100000 0x0 0x54>;
  syscon-phy-power = <&scm_conf 0x4000>;
  clocks = <&k3_clks 151 0>, <&k3_clks 151 1>;
  clock-names = "wkupclk", "refclk";
  #phy-cells = <0>;
 };

 dwc3_1: dwc3@4020000 {
  compatible = "ti,am654-dwc3";
  reg = <0x0 0x4020000 0x0 0x4000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x4020000 0x20000>;
  interrupts = <0 117 4>;
  dma-coherent;
  power-domains = <&k3_pds 152 1>;
  clocks = <&k3_clks 152 2>;
  assigned-clocks = <&k3_clks 152 2>;
  assigned-clock-parents = <&k3_clks 152 4>;

  usb1: usb@10000 {
   compatible = "snps,dwc3";
   reg = <0x10000 0x10000>;
   interrupts = <0 120 4>,
         <0 120 4>,
         <0 116 4>;
   interrupt-names = "peripheral",
       "host",
       "otg";
   maximum-speed = "high-speed";
   dr_mode = "otg";
   phys = <&usb1_phy>;
   phy-names = "usb2-phy";
  };
 };

 usb1_phy: phy@4110000 {
  compatible = "ti,am654-usb2", "ti,omap-usb2";
  reg = <0x0 0x4110000 0x0 0x54>;
  syscon-phy-power = <&scm_conf 0x4020>;
  clocks = <&k3_clks 152 0>, <&k3_clks 152 1>;
  clock-names = "wkupclk", "refclk";
  #phy-cells = <0>;
 };

 intr_main_gpio: interrupt-controller0 {
  compatible = "ti,sci-intr";
  ti,intr-trigger-type = <1>;
  interrupt-controller;
  interrupt-parent = <&gic500>;
  #interrupt-cells = <2>;
  ti,sci = <&dmsc>;
  ti,sci-dst-id = <56>;
  ti,sci-rm-range-girq = <0x1>;
 };

 cbass_main_navss: interconnect0 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  intr_main_navss: interrupt-controller1 {
   compatible = "ti,sci-intr";
   ti,intr-trigger-type = <4>;
   interrupt-controller;
   interrupt-parent = <&gic500>;
   #interrupt-cells = <2>;
   ti,sci = <&dmsc>;
   ti,sci-dst-id = <56>;
   ti,sci-rm-range-girq = <0x0>, <0x2>;
  };

  inta_main_udmass: interrupt-controller@33d00000 {
   compatible = "ti,sci-inta";
   reg = <0x0 0x33d00000 0x0 0x100000>;
   interrupt-controller;
   interrupt-parent = <&intr_main_navss>;
   msi-controller;
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <179>;
   ti,sci-rm-range-vint = <0x0>;
   ti,sci-rm-range-global-event = <0x1>;
  };

  hwspinlock: spinlock@30e00000 {
   compatible = "ti,am654-hwspinlock";
   reg = <0x00 0x30e00000 0x00 0x1000>;
   #hwlock-cells = <1>;
  };
 };

 main_gpio0: main_gpio0@600000 {
  compatible = "ti,am654-gpio", "ti,keystone-gpio";
  reg = <0x0 0x600000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&intr_main_gpio>;
  interrupts = <57 256>, <57 257>, <57 258>, <57 259>, <57 260>,
    <57 261>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <96>;
  ti,davinci-gpio-unbanked = <0>;
  clocks = <&k3_clks 57 0>;
  clock-names = "gpio";
 };

 main_gpio1: main_gpio1@601000 {
  compatible = "ti,am654-gpio", "ti,keystone-gpio";
  reg = <0x0 0x601000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&intr_main_gpio>;
  interrupts = <58 256>, <58 257>, <58 258>, <58 259>, <58 260>,
    <58 261>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <90>;
  ti,davinci-gpio-unbanked = <0>;
  clocks = <&k3_clks 58 0>;
  clock-names = "gpio";
 };

 pcie0_rc: pcie@5500000 {
  compatible = "ti,am654-pcie-rc";
  reg = <0x0 0x5500000 0x0 0x1000>, <0x0 0x5501000 0x0 0x1000>, <0x0 0x10000000 0x0 0x2000>, <0x0 0x5506000 0x0 0x1000>;
  reg-names = "app", "dbics", "config", "atu";
  power-domains = <&k3_pds 120 1>;
  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x81000000 0 0 0x0 0x10020000 0 0x00010000
     0x82000000 0 0x10030000 0x0 0x10030000 0 0x07FD0000>;
  ti,syscon-pcie-id = <&pcie_devid>;
  ti,syscon-pcie-mode = <&pcie0_mode>;
  bus-range = <0x0 0xff>;
  num-viewport = <16>;
  max-link-speed = <3>;
  dma-coherent;
  interrupts = <0 340 1>;
  msi-map = <0x0 &gic_its 0x0 0x10000>;
 };

 pcie0_ep: pcie-ep@5500000 {
  compatible = "ti,am654-pcie-ep";
  reg = <0x0 0x5500000 0x0 0x1000>, <0x0 0x5501000 0x0 0x1000>, <0x0 0x10000000 0x0 0x8000000>, <0x0 0x5506000 0x0 0x1000>;
  reg-names = "app", "dbics", "addr_space", "atu";
  power-domains = <&k3_pds 120 1>;
  ti,syscon-pcie-mode = <&pcie0_mode>;
  num-ib-windows = <16>;
  num-ob-windows = <16>;
  max-link-speed = <3>;
  dma-coherent;
  interrupts = <0 340 1>;
 };

 pcie1_rc: pcie@5600000 {
  compatible = "ti,am654-pcie-rc";
  reg = <0x0 0x5600000 0x0 0x1000>, <0x0 0x5601000 0x0 0x1000>, <0x0 0x18000000 0x0 0x2000>, <0x0 0x5606000 0x0 0x1000>;
  reg-names = "app", "dbics", "config", "atu";
  power-domains = <&k3_pds 121 1>;
  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x81000000 0 0 0x0 0x18020000 0 0x00010000
     0x82000000 0 0x18030000 0x0 0x18030000 0 0x07FD0000>;
  ti,syscon-pcie-id = <&pcie_devid>;
  ti,syscon-pcie-mode = <&pcie1_mode>;
  bus-range = <0x0 0xff>;
  num-viewport = <16>;
  max-link-speed = <3>;
  dma-coherent;
  interrupts = <0 355 1>;
  msi-map = <0x0 &gic_its 0x10000 0x10000>;
 };

 pcie1_ep: pcie-ep@5600000 {
  compatible = "ti,am654-pcie-ep";
  reg = <0x0 0x5600000 0x0 0x1000>, <0x0 0x5601000 0x0 0x1000>, <0x0 0x18000000 0x0 0x4000000>, <0x0 0x5606000 0x0 0x1000>;
  reg-names = "app", "dbics", "addr_space", "atu";
  power-domains = <&k3_pds 121 1>;
  ti,syscon-pcie-mode = <&pcie1_mode>;
  num-ib-windows = <16>;
  num-ob-windows = <16>;
  max-link-speed = <3>;
  dma-coherent;
  interrupts = <0 355 1>;
 };
};
# 112 "arch/arm64/boot/dts/ti/k3-am65.dtsi" 2
# 1 "arch/arm64/boot/dts/ti/k3-am65-mcu.dtsi" 1







&cbass_mcu {
 mcu_uart0: serial@40a00000 {
  compatible = "ti,am654-uart";
   reg = <0x00 0x40a00000 0x00 0x100>;
   reg-shift = <2>;
   reg-io-width = <4>;
   interrupts = <0 565 4>;
   clock-frequency = <96000000>;
   current-speed = <115200>;
   power-domains = <&k3_pds 149 1>;
 };

 mcu_ram: sram@41c00000 {
  compatible = "mmio-sram";
  reg = <0x00 0x41c00000 0x00 0x80000>;
  ranges = <0x0 0x00 0x41c00000 0x80000>;
  #address-cells = <1>;
  #size-cells = <1>;
 };

 mcu_i2c0: i2c@40b00000 {
  compatible = "ti,am654-i2c", "ti,omap4-i2c";
  reg = <0x0 0x40b00000 0x0 0x100>;
  interrupts = <0 564 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 114 1>;
  power-domains = <&k3_pds 114 1>;
 };

 mcu_spi0: spi@40300000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x0 0x40300000 0x0 0x400>;
  interrupts = <0 560 4>;
  clocks = <&k3_clks 142 1>;
  power-domains = <&k3_pds 142 1>;
  #address-cells = <1>;
  #size-cells = <0>;
 };

 mcu_spi1: spi@40310000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x0 0x40310000 0x0 0x400>;
  interrupts = <0 561 4>;
  clocks = <&k3_clks 143 1>;
  power-domains = <&k3_pds 143 1>;
  #address-cells = <1>;
  #size-cells = <0>;
 };

 mcu_spi2: spi@40320000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x0 0x40320000 0x0 0x400>;
  interrupts = <0 562 4>;
  clocks = <&k3_clks 144 1>;
  power-domains = <&k3_pds 144 1>;
  #address-cells = <1>;
  #size-cells = <0>;
 };

 tscadc0: tscadc@40200000 {
  compatible = "ti,am654-tscadc", "ti,am3359-tscadc";
  reg = <0x0 0x40200000 0x0 0x1000>;
  interrupts = <0 580 4>;
  clocks = <&k3_clks 0 2>;
  assigned-clocks = <&k3_clks 0 2>;
  assigned-clock-rates = <60000000>;
  clock-names = "adc_tsc_fck";

  adc {
   #io-channel-cells = <1>;
   compatible = "ti,am654-adc", "ti,am3359-adc";
  };
 };

 tscadc1: tscadc@40210000 {
  compatible = "ti,am654-tscadc", "ti,am3359-tscadc";
  reg = <0x0 0x40210000 0x0 0x1000>;
  interrupts = <0 581 4>;
  clocks = <&k3_clks 1 2>;
  assigned-clocks = <&k3_clks 1 2>;
  assigned-clock-rates = <60000000>;
  clock-names = "adc_tsc_fck";

  adc {
   #io-channel-cells = <1>;
   compatible = "ti,am654-adc", "ti,am3359-adc";
  };
 };
};
# 113 "arch/arm64/boot/dts/ti/k3-am65.dtsi" 2
# 1 "arch/arm64/boot/dts/ti/k3-am65-wakeup.dtsi" 1







&cbass_wakeup {
 dmsc: dmsc {
  compatible = "ti,am654-sci";
  ti,host-id = <12>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  mbox-names = "rx", "tx";

  mboxes= <&secure_proxy_main 11>,
   <&secure_proxy_main 13>;

  k3_pds: power-controller {
   compatible = "ti,sci-pm-domain";
   #power-domain-cells = <2>;
  };

  k3_clks: clocks {
   compatible = "ti,k2g-sci-clk";
   #clock-cells = <2>;
  };

  k3_reset: reset-controller {
   compatible = "ti,sci-reset";
   #reset-cells = <2>;
  };
 };

 wkup_pmx0: pinmux@4301c000 {
  compatible = "pinctrl-single";
  reg = <0x4301c000 0x118>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 wkup_uart0: serial@42300000 {
  compatible = "ti,am654-uart";
  reg = <0x42300000 0x100>;
  reg-shift = <2>;
  reg-io-width = <4>;
  interrupts = <0 697 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 150 1>;
 };

 wkup_i2c0: i2c@42120000 {
  compatible = "ti,am654-i2c", "ti,omap4-i2c";
  reg = <0x42120000 0x100>;
  interrupts = <0 696 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 115 1>;
  power-domains = <&k3_pds 115 1>;
 };

 intr_wkup_gpio: interrupt-controller2 {
  compatible = "ti,sci-intr";
  ti,intr-trigger-type = <1>;
  interrupt-controller;
  interrupt-parent = <&gic500>;
  #interrupt-cells = <2>;
  ti,sci = <&dmsc>;
  ti,sci-dst-id = <56>;
  ti,sci-rm-range-girq = <0x4>;
 };

 wkup_gpio0: wkup_gpio0@42110000 {
  compatible = "ti,am654-gpio", "ti,keystone-gpio";
  reg = <0x42110000 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&intr_wkup_gpio>;
  interrupts = <59 128>, <59 129>, <59 130>, <59 131>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <56>;
  ti,davinci-gpio-unbanked = <0>;
  clocks = <&k3_clks 59 0>;
  clock-names = "gpio";
 };
};
# 113 "arch/arm64/boot/dts/ti/k3-am65.dtsi" 2
# 9 "arch/arm64/boot/dts/ti/k3-am654.dtsi" 2

/ {
 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {
   cluster0: cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };
   };

   cluster1: cluster1 {
    core0 {
     cpu = <&cpu2>;
    };

    core1 {
     cpu = <&cpu3>;
    };
   };
  };

  cpu0: cpu@0 {
   compatible = "arm,cortex-a53";
   reg = <0x000>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&L2_0>;
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a53";
   reg = <0x001>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&L2_0>;
  };

  cpu2: cpu@100 {
   compatible = "arm,cortex-a53";
   reg = <0x100>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&L2_1>;
  };

  cpu3: cpu@101 {
   compatible = "arm,cortex-a53";
   reg = <0x101>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&L2_1>;
  };
 };

 L2_0: l2-cache0 {
  compatible = "cache";
  cache-level = <2>;
  cache-size = <0x80000>;
  cache-line-size = <64>;
  cache-sets = <512>;
  next-level-cache = <&msmc_l3>;
 };

 L2_1: l2-cache1 {
  compatible = "cache";
  cache-level = <2>;
  cache-size = <0x80000>;
  cache-line-size = <64>;
  cache-sets = <512>;
  next-level-cache = <&msmc_l3>;
 };

 msmc_l3: l3-cache0 {
  compatible = "cache";
  cache-level = <3>;
 };
};
# 9 "arch/arm64/boot/dts/ti/k3-am654-base-board.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 10 "arch/arm64/boot/dts/ti/k3-am654-base-board.dts" 2

/ {
 compatible = "ti,am654-evm", "ti,am654";
 model = "Texas Instruments AM654 Base Board";

 chosen {
  stdout-path = "serial2:115200n8";
  bootargs = "earlycon=ns16550a,mmio32,0x02800000";
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x00000000 0x80000000 0x00000000 0x80000000>,
        <0x00000008 0x80000000 0x00000000 0x80000000>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  secure_ddr: secure_ddr@9e800000 {
   reg = <0 0x9e800000 0 0x01800000>;
   alignment = <0x1000>;
   no-map;
  };
 };

 gpio-keys {
  compatible = "gpio-keys";
  autorepeat;
  pinctrl-names = "default";
  pinctrl-0 = <&push_button_pins_default>;

  sw5 {
   label = "GPIO Key USER1";
   linux,code = <0x100>;
   gpios = <&wkup_gpio0 24 1>;
  };

  sw6 {
   label = "GPIO Key USER2";
   linux,code = <0x101>;
   gpios = <&wkup_gpio0 27 1>;
  };
 };
};

&wkup_pmx0 {
 wkup_i2c0_pins_default: wkup-i2c0-pins-default {
  pinctrl-single,pins = <
   (((0x00e0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x00e4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };

 push_button_pins_default: push_button__pins_default {
  pinctrl-single,pins = <
   (((0x0030) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0x003c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };
};

&main_pmx0 {
 main_uart0_pins_default: main-uart0-pins-default {
  pinctrl-single,pins = <
   (((0x01e4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x01e8) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x01ec) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x01f0) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };

 main_i2c2_pins_default: main-i2c2-pins-default {
  pinctrl-single,pins = <
   (((0x0074) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (5))
   (((0x0070) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (5))
  >;
 };

 main_spi0_pins_default: main-spi0-pins-default {
  pinctrl-single,pins = <
   (((0x01c4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x01c8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x01cc) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x01bc) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };

 main_mmc0_pins_default: main-mmc0-pins-default {
  pinctrl-single,pins = <
   (((0x01a8) & 0x1fff)) ((((1 << (18)) | (0 << (17) | (0 << (16))))) | (0))
   (((0x01ac) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x01a4) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x01a0) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x019c) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x0198) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x0194) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x0190) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x018c) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x0188) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x01b4) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x01b0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };

 usb1_pins_default: usb1_pins_default {
  pinctrl-single,pins = <
   (((0x02c0) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };
};

&main_pmx1 {
 main_i2c0_pins_default: main-i2c0-pins-default {
  pinctrl-single,pins = <
   (((0x0000) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0004) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };

 main_i2c1_pins_default: main-i2c1-pins-default {
  pinctrl-single,pins = <
   (((0x0008) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x000c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };

 ecap0_pins_default: ecap0-pins-default {
  pinctrl-single,pins = <
   (((0x0010) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };
};

&wkup_uart0 {

 status = "disabled";
};

&main_uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&main_uart0_pins_default>;
 power-domains = <&k3_pds 146 0>;
};

&wkup_i2c0 {
 pinctrl-names = "default";
 pinctrl-0 = <&wkup_i2c0_pins_default>;
 clock-frequency = <400000>;

 pca9554: gpio@39 {
  compatible = "nxp,pca9554";
  reg = <0x39>;
  gpio-controller;
  #gpio-cells = <2>;
 };
};

&main_i2c0 {
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c0_pins_default>;
 clock-frequency = <400000>;

 pca9555: gpio@21 {
  compatible = "nxp,pca9555";
  reg = <0x21>;
  gpio-controller;
  #gpio-cells = <2>;
 };
};

&main_i2c1 {
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c1_pins_default>;
 clock-frequency = <400000>;
};

&main_i2c2 {
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c2_pins_default>;
 clock-frequency = <400000>;
};

&ecap0 {
 pinctrl-names = "default";
 pinctrl-0 = <&ecap0_pins_default>;
};

&main_spi0 {
 pinctrl-names = "default";
 pinctrl-0 = <&main_spi0_pins_default>;
 #address-cells = <1>;
 #size-cells= <0>;
 ti,pindir-d0-out-d1-in = <1>;

 flash@0{
  compatible = "jedec,spi-nor";
  reg = <0x0>;
  spi-tx-bus-width = <1>;
  spi-rx-bus-width = <1>;
  spi-max-frequency = <48000000>;
  #address-cells = <1>;
  #size-cells= <1>;
 };
};

&sdhci0 {
 pinctrl-names = "default";
 pinctrl-0 = <&main_mmc0_pins_default>;
 bus-width = <8>;
 non-removable;
 ti,driver-strength-ohm = <50>;
};

&dwc3_1 {
 status = "okay";
};

&usb1_phy {
 status = "okay";
};

&usb1 {
 pinctrl-names = "default";
 pinctrl-0 = <&usb1_pins_default>;
 dr_mode = "otg";
};

&dwc3_0 {
 status = "disabled";
};

&usb0_phy {
 status = "disabled";
};

&tscadc0 {
 adc {
  ti,adc-channels = <0 1 2 3 4 5 6 7>;
 };
};

&tscadc1 {
 adc {
  ti,adc-channels = <0 1 2 3 4 5 6 7>;
 };
};

&serdes0 {
 status = "disabled";
};

&serdes1 {
 status = "disabled";
};

&pcie0_rc {
 status = "disabled";
};

&pcie0_ep {
 status = "disabled";
};

&pcie1_rc {
 status = "disabled";
};

&pcie1_ep {
 status = "disabled";
};
