// Seed: 889364447
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input wor   id_0,
    input uwire id_1
);
  reg id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12 = 1, id_13, id_14;
  wire id_15, id_16, id_17, id_18;
  initial begin : LABEL_0
    fork
      id_9 <= id_14;
    join_any : SymbolIdentifier
  end
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_18,
      id_16,
      id_17,
      id_17,
      id_19,
      id_17,
      id_16,
      id_19,
      id_19,
      id_18
  );
  id_20 :
  assert property (@(posedge id_16) id_16)
  else;
  assign id_4 = 1;
  wire id_21 = 1 - 1;
endmodule
