// Seed: 882701684
module module_0 #(
    parameter id_3 = 32'd43
) (
    id_1
);
  inout wire id_1;
  wire id_2, _id_3;
  wire [1 : 1  |  id_3  &  -1] id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output reg id_2;
  input wire id_1;
  assign id_2 = id_1;
  assign id_2 = -1'b0;
  wire id_4;
  module_0 modCall_1 (id_4);
  if (1) logic id_5;
  ;
  always_ff id_2 <= -1;
endmodule
module module_2;
  class id_1;
    logic id_2;
    logic id_3;
  endclass
  module_0 modCall_1 (id_3);
endmodule
