#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12e7f9c00 .scope module, "registerfile" "registerfile" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "regwrite";
    .port_info 6 /OUTPUT 32 "readdata1";
    .port_info 7 /OUTPUT 32 "readdata2";
L_0x11e7f4260 .functor BUFZ 32, L_0x11e7f4080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11e7f4550 .functor BUFZ 32, L_0x11e7f4310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e7c6200_0 .net *"_ivl_0", 31 0, L_0x11e7f4080;  1 drivers
v0x12e713450_0 .net *"_ivl_10", 6 0, L_0x11e7f43f0;  1 drivers
L_0x130050058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e710610_0 .net *"_ivl_13", 1 0, L_0x130050058;  1 drivers
v0x12e70daa0_0 .net *"_ivl_2", 6 0, L_0x11e7f4120;  1 drivers
L_0x130050010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e70b5f0_0 .net *"_ivl_5", 1 0, L_0x130050010;  1 drivers
v0x12e7b25d0_0 .net *"_ivl_8", 31 0, L_0x11e7f4310;  1 drivers
o0x130018130 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e7d8a10_0 .net "clk", 0 0, o0x130018130;  0 drivers
o0x130018160 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x12e7c6860_0 .net "func3_wb", 2 0, o0x130018160;  0 drivers
o0x130018190 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x12e7c6570_0 .net "rd", 4 0, o0x130018190;  0 drivers
v0x12e7c5fd0_0 .net "readdata1", 31 0, L_0x11e7f4260;  1 drivers
v0x12e7c1ff0_0 .net "readdata2", 31 0, L_0x11e7f4550;  1 drivers
v0x12e7bcc00 .array "regfile", 31 0, 31 0;
o0x130018220 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e7c8ed0_0 .net "regwrite", 0 0, o0x130018220;  0 drivers
o0x130018250 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x12e7ac550_0 .net "rs1", 4 0, o0x130018250;  0 drivers
o0x130018280 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x11e7924b0_0 .net "rs2", 4 0, o0x130018280;  0 drivers
o0x1300182b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11e796ec0_0 .net "writedata", 31 0, o0x1300182b0;  0 drivers
E_0x11e70ab90 .event posedge, v0x12e7d8a10_0;
L_0x11e7f4080 .array/port v0x12e7bcc00, L_0x11e7f4120;
L_0x11e7f4120 .concat [ 5 2 0 0], o0x130018250, L_0x130050010;
L_0x11e7f4310 .array/port v0x12e7bcc00, L_0x11e7f43f0;
L_0x11e7f43f0 .concat [ 5 2 0 0], o0x130018280, L_0x130050058;
S_0x12e7fe0d0 .scope module, "tb_ren_conv_top_wrapper" "tb_ren_conv_top_wrapper" 3 26;
 .timescale 0 0;
P_0x12f009e00 .param/l "COL_WIDTH" 0 3 28, +C4<00000000000000000000000000001000>;
P_0x12f009e40 .param/l "IMG_ADDR_WIDTH" 0 3 30, +C4<00000000000000000000000000001000>;
P_0x12f009e80 .param/l "IMG_BASE_ADDR" 0 3 137, C4<00110000000001000000000000000000>;
P_0x12f009ec0 .param/l "IMG_COL_SIZE" 0 3 40, +C4<00000000000000000000000000011100>;
P_0x12f009f00 .param/l "IMG_ROW_SIZE" 0 3 39, +C4<00000000000000000000000000011100>;
P_0x12f009f40 .param/l "IMG_SIZE" 0 3 37, +C4<0000000000000000000000000000000000000000000000000000100011101000>;
P_0x12f009f80 .param/l "KERNEL_DEPTH" 0 3 32, +C4<00000000000000000000000000100000>;
P_0x12f009fc0 .param/l "KERN_BASE_ADDR" 0 3 138, C4<00110000000000100000000000000000>;
P_0x12f00a000 .param/l "KERN_CNT_WIDTH" 0 3 29, +C4<00000000000000000000000000000011>;
P_0x12f00a040 .param/l "KERN_COL_WIDTH" 0 3 27, +C4<00000000000000000000000000000011>;
P_0x12f00a080 .param/l "LOADED_IMG_SIZE" 0 3 38, +C4<0000000000000000000000000000000000000000000000000000001011111000>;
P_0x12f00a0c0 .param/l "MEMORY_DEPTH" 0 3 34, +C4<00000000000000000000000000100000>;
P_0x12f00a100 .param/l "NO_OF_INSTS" 0 3 41, +C4<00000000000000000000000000000001>;
P_0x12f00a140 .param/l "REG_BASE_ADDR" 0 3 135, C4<00110000000000000000000000000000>;
P_0x12f00a180 .param/l "RESULT_DEPTH" 0 3 33, +C4<0000000000000000000000000000000000000000000000000000001011111000>;
P_0x12f00a1c0 .param/l "RES_BASE_ADDR" 0 3 139, C4<00110000000000110000000000000000>;
P_0x12f00a200 .param/l "RSLT_ADDR_WIDTH" 0 3 31, +C4<00000000000000000000000000001000>;
P_0x12f00a240 .param/l "VERBOSE" 0 3 140, +C4<00000000000000000000000000001001>;
v0x11e7f2730_0 .var "clk", 0 0;
v0x11e7f27e0_0 .var "clk_riscv", 0 0;
v0x11e7f2980_0 .var "cols", 7 0;
v0x11e7f2a30_0 .var "en_max_pool", 0 0;
v0x11e7f2ac0_0 .var "from_riscv", 0 0;
v0x11e7f2b50_0 .var/i "i", 31 0;
v0x11e7f2be0 .array "image", 760 0, 23 0;
v0x11e7f2c80_0 .var "img_count", 7 0;
v0x11e7f2d30 .array "img_names", 0 1, 47 0;
v0x11e7f2e40_0 .var/i "iter", 31 0;
v0x11e7f2ee0_0 .var "kern_addr_mode", 0 0;
v0x11e7f2f80_0 .var "kern_cols", 2 0;
v0x11e7f3030 .array "kernels", 31 0, 23 0;
v0x11e7f30d0_0 .var "kerns", 2 0;
v0x11e7f3180 .array "loaded_img", 2280 0, 7 0;
v0x11e7f3220_0 .var "loaded_img_string", 511 0;
v0x11e7f32d0_0 .var "mask", 2 0;
v0x11e7f3460_0 .var "reset", 0 0;
v0x11e7f34f0 .array "result", 28 0, 19 0;
v0x11e7f3580_0 .var "result_cols", 7 0;
v0x11e7f3630 .array "result_sim", 28 0, 19 0;
v0x11e7f36d0_0 .var "rst_riscv", 0 0;
v0x11e7f37a0_0 .var/i "run_count", 31 0;
v0x11e7f3830_0 .var "shift", 3 0;
v0x11e7f38c0_0 .var "stride", 7 0;
v0x11e7f3950_0 .var "wb_clk_i", 0 0;
v0x11e7f39e0_0 .var "wb_rst_i", 0 0;
v0x11e7f3a70_0 .net "wbs_ack_o", 0 0, L_0x11e7fd020;  1 drivers
v0x11e7f3b00_0 .var "wbs_adr_i", 31 0;
v0x11e7f3b90_0 .var "wbs_cyc_i", 0 0;
v0x11e7f3c20_0 .var "wbs_dat_i", 31 0;
v0x11e7f3cb0_0 .net "wbs_dat_o", 31 0, v0x11e7f1580_0;  1 drivers
v0x11e7f3d60_0 .var "wbs_sel_i", 3 0;
v0x11e7f3360_0 .var "wbs_stb_i", 0 0;
v0x11e7f3ff0_0 .var "wbs_we_i", 0 0;
E_0x12e7f3bc0 .event anyedge, v0x11e7f3460_0;
E_0x12e7c8fa0 .event anyedge, v0x11e7f2730_0;
S_0x12e7fd2c0 .scope task, "calculate_results" "calculate_results" 3 419, 3 419 0, S_0x12e7fe0d0;
 .timescale 0 0;
v0x11e795560_0 .var/i "c", 31 0;
v0x11e794540 .array "conv_result", 760 0, 20 0;
v0x11e788120_0 .var "inst_no", 7 0;
v0x11e787e90_0 .var/i "kc", 31 0;
v0x11e787680_0 .var/i "ks", 31 0;
v0x11e788c40_0 .var "next_iter", 7 0;
TD_tb_ren_conv_top_wrapper.calculate_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e787680_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x11e787680_0;
    %load/vec4 v0x11e7f30d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e795560_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x11e795560_0;
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %load/vec4 v0x11e7f2f80_0;
    %pad/u 32;
    %sub;
    %addi 1, 0, 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x11e795560_0;
    %load/vec4 v0x11e787680_0;
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x11e794540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e787e90_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x11e787e90_0;
    %load/vec4 v0x11e7f2f80_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x11e795560_0;
    %load/vec4 v0x11e787680_0;
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x11e794540, 4;
    %load/vec4 v0x11e7f32d0_0;
    %parti/s 1, 0, 2;
    %pad/u 21;
    %load/vec4 v0x11e788c40_0;
    %pad/u 32;
    %muli 28, 0, 32;
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %load/vec4 v0x11e788120_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x11e787680_0;
    %addi 1, 0, 32;
    %mul;
    %add;
    %load/vec4 v0x11e795560_0;
    %add;
    %load/vec4 v0x11e787e90_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x11e7f2be0, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %load/vec4 v0x11e787680_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x11e7f2ee0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x11e787e90_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x11e7f3030, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x11e7f32d0_0;
    %parti/s 1, 1, 2;
    %pad/u 21;
    %load/vec4 v0x11e788c40_0;
    %pad/u 32;
    %muli 28, 0, 32;
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %load/vec4 v0x11e788120_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x11e787680_0;
    %addi 1, 0, 32;
    %mul;
    %add;
    %load/vec4 v0x11e795560_0;
    %add;
    %load/vec4 v0x11e787e90_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x11e7f2be0, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %load/vec4 v0x11e787680_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x11e7f2ee0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x11e787e90_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x11e7f3030, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x11e7f32d0_0;
    %parti/s 1, 2, 3;
    %pad/u 21;
    %load/vec4 v0x11e788c40_0;
    %pad/u 32;
    %muli 28, 0, 32;
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %load/vec4 v0x11e788120_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x11e787680_0;
    %addi 1, 0, 32;
    %mul;
    %add;
    %load/vec4 v0x11e795560_0;
    %add;
    %load/vec4 v0x11e787e90_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x11e7f2be0, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %load/vec4 v0x11e787680_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x11e7f2ee0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x11e787e90_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x11e7f3030, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x11e795560_0;
    %load/vec4 v0x11e787680_0;
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x11e794540, 4, 0;
    %load/vec4 v0x11e787e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e787e90_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x11e795560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e795560_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x11e787680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e787680_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x11e7f2a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e787680_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x11e787680_0;
    %load/vec4 v0x11e7f30d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e795560_0, 0, 32;
T_0.10 ;
    %load/vec4 v0x11e795560_0;
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %load/vec4 v0x11e7f2f80_0;
    %pad/u 32;
    %sub;
    %addi 1, 0, 32;
    %cmp/u;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v0x11e787680_0;
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x11e795560_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x11e794540, 4;
    %load/vec4 v0x11e787680_0;
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x11e795560_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x11e794540, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0x11e787680_0;
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x11e795560_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x11e794540, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x11e787680_0;
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x11e795560_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x11e794540, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/u 20;
    %load/vec4 v0x11e787680_0;
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x11e795560_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x11e7f3630, 4, 0;
    %load/vec4 v0x11e795560_0;
    %addi 2, 0, 32;
    %store/vec4 v0x11e795560_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v0x11e787680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e787680_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e795560_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x11e795560_0;
    %load/vec4 v0x11e7f3580_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.15, 5;
    %ix/getv/s 4, v0x11e795560_0;
    %load/vec4a v0x11e794540, 4;
    %pad/u 20;
    %ix/getv/s 4, v0x11e795560_0;
    %store/vec4a v0x11e7f3630, 4, 0;
    %load/vec4 v0x11e795560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e795560_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
T_0.7 ;
    %end;
S_0x12e7fb840 .scope task, "compare_results" "compare_results" 3 386, 3 386 0, S_0x12e7fe0d0;
 .timescale 0 0;
v0x11e787370_0 .var/i "error_cnt", 31 0;
TD_tb_ren_conv_top_wrapper.compare_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e787370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x11e7f2b50_0;
    %load/vec4 v0x11e7f3580_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.17, 5;
    %ix/getv/s 4, v0x11e7f2b50_0;
    %load/vec4a v0x11e7f34f0, 4;
    %ix/getv/s 4, v0x11e7f2b50_0;
    %load/vec4a v0x11e7f3630, 4;
    %cmp/ne;
    %jmp/0xz  T_1.18, 6;
    %load/vec4 v0x11e787370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e787370_0, 0, 32;
    %vpi_call 3 395 "$display", "MISMATCH: Actual = %d != Simulated = %d at index %d, ERROR_CNT %d", &A<v0x11e7f34f0, v0x11e7f2b50_0 >, &A<v0x11e7f3630, v0x11e7f2b50_0 >, v0x11e7f2b50_0, v0x11e787370_0 {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 3 399 "$display", "   MATCH: Actual = %d == Simulated = %d at index %d", &A<v0x11e7f34f0, v0x11e7f2b50_0 >, &A<v0x11e7f3630, v0x11e7f2b50_0 >, v0x11e7f2b50_0 {0 0 0};
T_1.19 ;
    %load/vec4 v0x11e7f2b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %load/vec4 v0x11e787370_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %vpi_call 3 403 "$display", "STATUS: No errors found" {0 0 0};
T_1.20 ;
    %end;
S_0x12e7faab0 .scope task, "config_hw" "config_hw" 3 592, 3 592 0, S_0x12e7fe0d0;
 .timescale 0 0;
v0x11e77a5c0_0 .var "cols_in", 7 0;
v0x11e77ec60_0 .var "en_max_pool_in", 0 0;
v0x11e77e500_0 .var "inst_no", 7 0;
v0x11e7799f0_0 .var "kern_addr_mode_in", 0 0;
v0x11e77b5c0_0 .var "kern_cols_in", 2 0;
v0x11e77af00_0 .var "kerns_in", 2 0;
v0x11e77ab30_0 .var "mask_in", 2 0;
v0x11e77a860_0 .var "result_cols_in", 7 0;
v0x11e7793e0_0 .var "shift_in", 3 0;
v0x11e7790d0_0 .var "start_signal", 0 0;
v0x11e768dd0_0 .var "stride_in", 7 0;
TD_tb_ren_conv_top_wrapper.config_hw ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x11e77e500_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v0x11e7f20c0_0, 0, 32;
    %load/vec4 v0x11e77b5c0_0;
    %pad/u 32;
    %load/vec4 v0x11e77a5c0_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x11e77af00_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x11e768dd0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x11e7f2180_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x11e7f1f00;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x11e77e500_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 8, 0, 32;
    %store/vec4 v0x11e7f20c0_0, 0, 32;
    %load/vec4 v0x11e77a860_0;
    %pad/u 32;
    %load/vec4 v0x11e7793e0_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x11e7799f0_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x11e77ec60_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x11e77ab30_0;
    %pad/u 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x11e7f2180_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x11e7f1f00;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x11e77e500_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x11e7f20c0_0, 0, 32;
    %load/vec4 v0x11e7790d0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %store/vec4 v0x11e7f2180_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x11e7f1f00;
    %join;
    %end;
S_0x11e793560 .scope task, "config_test" "config_test" 3 286, 3 286 0, S_0x12e7fe0d0;
 .timescale 0 0;
v0x11e76d7e0_0 .var "test_no", 31 0;
TD_tb_ren_conv_top_wrapper.config_test ;
    %load/vec4 v0x11e76d7e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x11e7f2f80_0, 0, 3;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0x11e7f2980_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x11e7f30d0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x11e7f38c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7f2ee0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11e7f3830_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11e7f2a30_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x11e7f32d0_0, 0, 3;
    %load/vec4 v0x11e7f2a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.24, 8;
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %load/vec4 v0x11e7f30d0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %load/vec4 v0x11e7f30d0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %pad/u 8;
    %store/vec4 v0x11e7f3580_0, 0, 8;
    %pushi/vec4 3420208, 0, 32; draw_string_vec4
    %pushi/vec4 14649, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e7f2d30, 4, 0;
    %pushi/vec4 3291188, 0, 32; draw_string_vec4
    %pushi/vec4 13623, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e7f2d30, 4, 0;
    %vpi_call 3 307 "$display", "--------------------------------------------------------------------------" {0 0 0};
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x11e76d7e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x11e7f2f80_0, 0, 3;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0x11e7f2980_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x11e7f30d0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x11e7f38c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7f2ee0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11e7f3830_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11e7f2a30_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x11e7f32d0_0, 0, 3;
    %load/vec4 v0x11e7f2a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %load/vec4 v0x11e7f30d0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %load/vec4 v0x11e7f30d0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %pad/u 8;
    %store/vec4 v0x11e7f3580_0, 0, 8;
    %pushi/vec4 3420208, 0, 32; draw_string_vec4
    %pushi/vec4 14649, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e7f2d30, 4, 0;
    %pushi/vec4 3291188, 0, 32; draw_string_vec4
    %pushi/vec4 13623, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e7f2d30, 4, 0;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x11e76d7e0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x11e7f2f80_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x11e7f2980_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x11e7f30d0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x11e7f38c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7f2ee0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11e7f3830_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11e7f2a30_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x11e7f32d0_0, 0, 3;
    %load/vec4 v0x11e7f2a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %load/vec4 v0x11e7f30d0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %load/vec4 v0x11e7f30d0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %pad/u 8;
    %store/vec4 v0x11e7f3580_0, 0, 8;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x11e76d7e0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x11e7f2f80_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x11e7f2980_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x11e7f30d0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x11e7f38c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7f2ee0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11e7f3830_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11e7f2a30_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x11e7f32d0_0, 0, 3;
    %load/vec4 v0x11e7f2a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.36, 8;
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %load/vec4 v0x11e7f30d0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %load/vec4 v0x11e7f2980_0;
    %pad/u 32;
    %load/vec4 v0x11e7f30d0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %pad/u 8;
    %store/vec4 v0x11e7f3580_0, 0, 8;
T_3.34 ;
T_3.31 ;
T_3.27 ;
T_3.23 ;
    %vpi_call 3 349 "$display", "-----------SIMLULATION PARAMS------------" {0 0 0};
    %vpi_call 3 350 "$display", "kern_cols        = %0d", v0x11e7f2f80_0 {0 0 0};
    %vpi_call 3 351 "$display", "cols             = %0d", v0x11e7f2980_0 {0 0 0};
    %vpi_call 3 352 "$display", "kerns            = %0d", v0x11e7f30d0_0 {0 0 0};
    %vpi_call 3 353 "$display", "stride           = %0d", v0x11e7f38c0_0 {0 0 0};
    %vpi_call 3 354 "$display", "kern_addr_mode   = %0d", v0x11e7f2ee0_0 {0 0 0};
    %vpi_call 3 355 "$display", "shift            = %0d", v0x11e7f3830_0 {0 0 0};
    %vpi_call 3 356 "$display", "en_max_pool      = %0d", v0x11e7f2a30_0 {0 0 0};
    %vpi_call 3 357 "$display", "mask             = %0d", v0x11e7f32d0_0 {0 0 0};
    %vpi_call 3 358 "$display", "result_cols      = %0d", v0x11e7f3580_0 {0 0 0};
    %vpi_call 3 359 "$display", "-----------------------------------------" {0 0 0};
    %end;
S_0x11e792d30 .scope module, "core" "riscv" 3 95, 4 20 0, S_0x12e7fe0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x11e7fc9c0 .functor AND 1, v0x12e7fb6c0_0, v0x11e77c2f0_0, C4<1>, C4<1>;
L_0x11e7fcab0 .functor OR 1, L_0x11e7fc9c0, v0x12e7c7810_0, C4<0>, C4<0>;
L_0x1300506d0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x11e7a54a0_0 .net/2u *"_ivl_28", 6 0, L_0x1300506d0;  1 drivers
v0x11e7a5530_0 .net *"_ivl_34", 0 0, L_0x11e7fc9c0;  1 drivers
v0x11e7a55c0_0 .net "a", 31 0, L_0x11e7f6d80;  1 drivers
v0x11e7a5650_0 .net "a_id", 31 0, v0x11e739c50_0;  1 drivers
v0x11e7a56e0_0 .net "alu_2_bef", 31 0, L_0x11e7f9d10;  1 drivers
v0x11e7a5770_0 .net "alu_in1", 31 0, L_0x11e7f8c10;  1 drivers
v0x11e7a5800_0 .net "alu_in1_enhanced", 31 0, L_0x11e7f8f70;  1 drivers
v0x11e7a5890_0 .net "alu_in2", 31 0, L_0x11e7fa030;  1 drivers
v0x11e7a5920_0 .net "alu_in2_enhanced", 31 0, L_0x11e7fa350;  1 drivers
v0x11e7a59b0_0 .net "alu_or_mem_ex", 31 0, L_0x11e7f89a0;  1 drivers
v0x11e7a5a40_0 .net "aluctl", 3 0, v0x11e751180_0;  1 drivers
v0x11e7a5ad0_0 .net "aluop", 1 0, v0x12e7b0530_0;  1 drivers
v0x11e7a5b60_0 .net "aluop_id", 1 0, v0x11e72c500_0;  1 drivers
v0x11e7a5bf0_0 .net "alures", 31 0, v0x11e751ee0_0;  1 drivers
v0x11e7a5c80_0 .net "alures_ex", 31 0, v0x12e7fbcd0_0;  1 drivers
v0x11e7a5d90_0 .net "alures_wb", 31 0, v0x11e71c160_0;  1 drivers
v0x11e7a5e20_0 .net "alusrc", 0 0, v0x12e7d1700_0;  1 drivers
v0x11e7a5ff0_0 .net "alusrc_id", 0 0, v0x11e72afa0_0;  1 drivers
v0x11e7a6080_0 .net "b", 31 0, L_0x11e7f7150;  1 drivers
v0x11e7a6110_0 .net "b_ex", 31 0, v0x12e7fbd60_0;  1 drivers
v0x11e7a61e0_0 .net "b_id", 31 0, v0x11e72a300_0;  1 drivers
v0x11e7a62b0_0 .net "branch", 0 0, v0x12e7d1790_0;  1 drivers
v0x11e7a6380_0 .net "branch_ex", 0 0, v0x12e7fb6c0_0;  1 drivers
v0x11e7a6410_0 .net "branch_id", 0 0, v0x11e729bd0_0;  1 drivers
v0x11e7a64a0_0 .net "clk", 0 0, v0x11e7f27e0_0;  1 drivers
v0x11e7a6530_0 .net "enable_control", 0 0, v0x11e755be0_0;  1 drivers
v0x11e7a65c0_0 .net "enable_if", 0 0, v0x11e755c70_0;  1 drivers
v0x11e7a6690_0 .net "enable_pc", 0 0, v0x11e754680_0;  1 drivers
v0x11e7a6760_0 .net "forwardA", 1 0, v0x11e77de20_0;  1 drivers
v0x11e7a6830_0 .net "forwardB", 1 0, v0x11e77d030_0;  1 drivers
L_0x130050cb8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11e7a6900_0 .net "four", 31 0, L_0x130050cb8;  1 drivers
v0x11e7a6990_0 .net "func3_ex", 2 0, v0x12e7eb3e0_0;  1 drivers
v0x11e7a6a60_0 .net "func3_id", 2 0, v0x11e7103e0_0;  1 drivers
v0x11e7a5eb0_0 .net "func7_id", 0 0, v0x12e7ee100_0;  1 drivers
v0x11e7a6cf0_0 .net "immediate", 31 0, v0x12e7d9a60_0;  1 drivers
v0x11e7a6dc0_0 .net "immediate_id", 31 0, v0x12e7873f0_0;  1 drivers
v0x11e7a6e50_0 .net "ins", 31 0, L_0x11e7f5280;  1 drivers
v0x11e7a6f20_0 .net "ins_if", 31 0, v0x12e7baaf0_0;  1 drivers
v0x11e7a6ff0_0 .net "jump", 0 0, v0x12e7e8990_0;  1 drivers
v0x11e7a70c0_0 .net "jump_ex", 0 0, v0x12e7c7810_0;  1 drivers
v0x11e7a7190_0 .net "jump_id", 0 0, v0x12e7573d0_0;  1 drivers
v0x11e7a7220_0 .net "memread", 0 0, v0x12e7e1200_0;  1 drivers
v0x11e7a72f0_0 .net "memread_ex", 0 0, v0x12e7bc8c0_0;  1 drivers
v0x11e7a7380_0 .net "memread_id", 0 0, v0x12e757460_0;  1 drivers
v0x11e7a7410_0 .net "memtoreg", 0 0, v0x12e7e1290_0;  1 drivers
v0x11e7a74e0_0 .net "memtoreg_ex", 0 0, v0x12e7c8a30_0;  1 drivers
v0x11e7a75b0_0 .net "memtoreg_id", 0 0, v0x12e7f6b50_0;  1 drivers
v0x11e7a7680_0 .net "memtoreg_wb", 0 0, v0x12e73b9f0_0;  1 drivers
v0x11e7a7750_0 .net "memwrite", 0 0, v0x11e7770e0_0;  1 drivers
v0x11e7a7820_0 .net "memwrite_cn", 0 0, L_0x11e7f5b00;  1 drivers
v0x11e7a78f0_0 .net "memwrite_ex", 0 0, v0x12e7da270_0;  1 drivers
v0x11e7a79c0_0 .net "memwrite_id", 0 0, v0x12e7f52a0_0;  1 drivers
v0x11e7a7a90_0 .net "newpc", 31 0, L_0x11e7f49c0;  1 drivers
v0x11e7a7b60_0 .net "opcode_id", 6 0, v0x12e7f39f0_0;  1 drivers
o0x130018af0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11e7a7bf0_0 .net "overflow", 0 0, o0x130018af0;  0 drivers
v0x11e7a7c80_0 .net "pc", 31 0, v0x12e7ee5c0_0;  1 drivers
v0x11e7a7d90_0 .net "pc_id", 31 0, v0x12e7f2120_0;  1 drivers
v0x11e7a7e20_0 .net "pc_if", 31 0, v0x12e7b9df0_0;  1 drivers
v0x11e7a7eb0_0 .net "pcsrc", 0 0, L_0x11e7fcab0;  1 drivers
v0x11e7a7fc0_0 .net "rd_ex", 4 0, v0x11e77fbb0_0;  1 drivers
v0x11e7a8050_0 .net "rd_id", 4 0, v0x12e73f450_0;  1 drivers
v0x11e7a80e0_0 .net "rd_wb", 4 0, v0x12e73bb10_0;  1 drivers
v0x11e7a8170_0 .net "readdata", 31 0, L_0x11e7fc740;  1 drivers
v0x11e7a8200_0 .net "readdata_wb", 31 0, v0x11e7a46f0_0;  1 drivers
v0x11e7a8290_0 .net "regwrite", 0 0, v0x11e7758b0_0;  1 drivers
v0x11e7a6b30_0 .net "regwrite_cn", 0 0, L_0x11e7f57e0;  1 drivers
v0x11e7a6bc0_0 .net "regwrite_ex", 0 0, v0x11e76f050_0;  1 drivers
v0x11e7a6c50_0 .net "regwrite_id", 0 0, v0x12e7f97c0_0;  1 drivers
v0x11e7a8360_0 .net "regwrite_wb", 0 0, v0x11e7a4810_0;  1 drivers
v0x11e7a83f0_0 .net "rs1_id", 4 0, v0x12e76f3e0_0;  1 drivers
v0x11e7a84c0_0 .net "rs2_id", 4 0, v0x12e7b4f50_0;  1 drivers
v0x11e7a8590_0 .net "rst", 0 0, v0x11e7f36d0_0;  1 drivers
v0x11e7a8620_0 .net "signal_pc_new", 0 0, L_0x11e7f7930;  1 drivers
v0x11e7a86b0_0 .net "sumA", 31 0, L_0x11e7f4600;  1 drivers
v0x11e7a8780_0 .net "sumB", 31 0, L_0x11e7f7e30;  1 drivers
v0x11e7a8850_0 .net "sumB_ex", 31 0, v0x11e77d6c0_0;  1 drivers
v0x11e7a8920_0 .net "sumB_in2", 31 0, L_0x11e7f7c50;  1 drivers
v0x11e7a89f0_0 .net "writedata", 31 0, L_0x11e7fcd60;  1 drivers
v0x11e7a8b00_0 .net "zero", 0 0, L_0x11e7fa4b0;  1 drivers
v0x11e7a8b90_0 .net "zero_ex", 0 0, v0x11e77c2f0_0;  1 drivers
L_0x11e7f53e0 .part v0x12e7baaf0_0, 15, 5;
L_0x11e7f5480 .part v0x12e7baaf0_0, 20, 5;
L_0x11e7f7230 .part v0x12e7baaf0_0, 15, 5;
L_0x11e7f72d0 .part v0x12e7baaf0_0, 20, 5;
L_0x11e7f7370 .part v0x12e7baaf0_0, 0, 7;
L_0x11e7f7410 .part v0x12e7baaf0_0, 30, 1;
L_0x11e7f75b0 .part v0x12e7baaf0_0, 12, 3;
L_0x11e7f7650 .part v0x12e7baaf0_0, 7, 5;
L_0x11e7f76f0 .part v0x12e7baaf0_0, 0, 7;
L_0x11e7f7790 .part v0x12e7baaf0_0, 15, 5;
L_0x11e7f7830 .part v0x12e7baaf0_0, 20, 5;
L_0x11e7f7930 .cmp/eq 7, v0x12e7f39f0_0, L_0x1300506d0;
S_0x11e77a220 .scope module, "adder" "adder" 4 45, 5 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "out";
v0x11e76be80_0 .net "in1", 31 0, v0x12e7ee5c0_0;  alias, 1 drivers
L_0x1300500a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11e76ae60_0 .net "in2", 31 0, L_0x1300500a0;  1 drivers
v0x11e75ea40_0 .net "out", 31 0, L_0x11e7f4600;  alias, 1 drivers
L_0x11e7f4600 .arith/sum 32, v0x12e7ee5c0_0, L_0x1300500a0;
S_0x11e77e6f0 .scope module, "adder2" "adder" 4 68, 5 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "out";
v0x11e75e7b0_0 .net "in1", 31 0, v0x12e7873f0_0;  alias, 1 drivers
v0x11e75dfa0_0 .net "in2", 31 0, L_0x11e7f7c50;  alias, 1 drivers
v0x11e75f560_0 .net "out", 31 0, L_0x11e7f7e30;  alias, 1 drivers
L_0x11e7f7e30 .arith/sum 32, v0x12e7873f0_0, L_0x11e7f7c50;
S_0x11e77d8e0 .scope module, "alu" "alu" 4 84, 6 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "aluctl";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "overflow";
L_0x130050d90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e750ee0_0 .net/2u *"_ivl_0", 31 0, L_0x130050d90;  1 drivers
v0x11e755580_0 .net "a", 31 0, L_0x11e7f8f70;  alias, 1 drivers
v0x11e754e20_0 .net "aluctl", 3 0, v0x11e751180_0;  alias, 1 drivers
v0x11e750310_0 .net "b", 31 0, L_0x11e7fa350;  alias, 1 drivers
v0x11e751ee0_0 .var "out", 31 0;
v0x11e751820_0 .net "overflow", 0 0, o0x130018af0;  alias, 0 drivers
v0x11e751450_0 .net "zero", 0 0, L_0x11e7fa4b0;  alias, 1 drivers
E_0x11e75e060 .event anyedge, v0x11e750310_0, v0x11e755580_0, v0x11e754e20_0;
L_0x11e7fa4b0 .cmp/eq 32, v0x11e751ee0_0, L_0x130050d90;
S_0x11e77be60 .scope module, "alucon" "alucontrol" 4 69, 7 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 1 "func7";
    .port_info 2 /INPUT 3 "func3";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /OUTPUT 4 "aluctl";
v0x11e751180_0 .var "aluctl", 3 0;
v0x11e74fd00_0 .net "aluop", 1 0, v0x11e72c500_0;  alias, 1 drivers
v0x11e74f9f0_0 .net "func3", 2 0, v0x11e7103e0_0;  alias, 1 drivers
v0x11e73f6f0_0 .net "func7", 0 0, v0x12e7ee100_0;  alias, 1 drivers
v0x11e744100_0 .net "jump", 0 0, v0x12e7573d0_0;  alias, 1 drivers
E_0x11e751520 .event anyedge, v0x11e74f9f0_0, v0x11e73f6f0_0, v0x11e74fd00_0;
S_0x11e77b0d0 .scope module, "datamem" "datamemory" 4 90, 8 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "writedata";
    .port_info 3 /INPUT 1 "memread";
    .port_info 4 /INPUT 1 "memwrite";
    .port_info 5 /INPUT 3 "func3_ex";
    .port_info 6 /OUTPUT 32 "readdata";
v0x11e741780_0 .net *"_ivl_0", 7 0, L_0x11e7fa550;  1 drivers
v0x11e71beb0_0 .net *"_ivl_10", 31 0, L_0x11e7fa7d0;  1 drivers
v0x11e735b80_0 .net *"_ivl_12", 7 0, L_0x11e7fa910;  1 drivers
L_0x130050e68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x11e735370_0 .net/2u *"_ivl_14", 31 0, L_0x130050e68;  1 drivers
v0x11e7348d0_0 .net *"_ivl_16", 31 0, L_0x11e7fa9b0;  1 drivers
v0x11e735e90_0 .net *"_ivl_18", 7 0, L_0x11e7faaf0;  1 drivers
L_0x130050dd8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x11e7345c0_0 .net/2u *"_ivl_2", 31 0, L_0x130050dd8;  1 drivers
v0x11e727800_0 .net *"_ivl_22", 7 0, L_0x11e7fadf0;  1 drivers
v0x11e72bea0_0 .net *"_ivl_25", 0 0, L_0x11e7faee0;  1 drivers
v0x11e72b740_0 .net *"_ivl_26", 23 0, L_0x11e7faf80;  1 drivers
v0x11e726c30_0 .net *"_ivl_28", 7 0, L_0x11e7fb210;  1 drivers
v0x11e728800_0 .net *"_ivl_30", 31 0, L_0x11e7fb0f0;  1 drivers
L_0x130050eb0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x11e728140_0 .net *"_ivl_34", 15 0, L_0x130050eb0;  1 drivers
v0x11e727d70_0 .net *"_ivl_36", 7 0, L_0x11e7fb600;  1 drivers
L_0x130050ef8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x11e727aa0_0 .net/2u *"_ivl_38", 31 0, L_0x130050ef8;  1 drivers
v0x11e726620_0 .net *"_ivl_4", 31 0, L_0x11e7fa5f0;  1 drivers
v0x11e726310_0 .net *"_ivl_40", 31 0, L_0x11e7fb720;  1 drivers
v0x11e71a920_0 .net *"_ivl_42", 7 0, L_0x11e7fb800;  1 drivers
v0x11e718fc0_0 .net *"_ivl_44", 31 0, L_0x11e7fb930;  1 drivers
v0x11e717fa0_0 .net *"_ivl_48", 31 0, L_0x11e7fbb90;  1 drivers
L_0x130050f40 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e70c3a0_0 .net *"_ivl_51", 30 0, L_0x130050f40;  1 drivers
L_0x130050f88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x11e70bb90_0 .net/2u *"_ivl_52", 31 0, L_0x130050f88;  1 drivers
v0x11e70b0f0_0 .net *"_ivl_54", 0 0, L_0x11e7fbc30;  1 drivers
L_0x130050fd0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x11e70c6b0_0 .net/2u *"_ivl_56", 2 0, L_0x130050fd0;  1 drivers
v0x11e70ade0_0 .net *"_ivl_58", 0 0, L_0x11e7fbaf0;  1 drivers
v0x12e7c6eb0_0 .net *"_ivl_6", 7 0, L_0x11e7fa730;  1 drivers
L_0x130051018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x12e7c6f40_0 .net/2u *"_ivl_60", 2 0, L_0x130051018;  1 drivers
v0x12e7c6be0_0 .net *"_ivl_62", 0 0, L_0x11e7fbe40;  1 drivers
v0x12e7c6c70_0 .net *"_ivl_64", 31 0, L_0x11e7fc020;  1 drivers
L_0x130051060 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7c62d0_0 .net *"_ivl_67", 23 0, L_0x130051060;  1 drivers
L_0x1300510a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12e7c6360_0 .net/2u *"_ivl_68", 2 0, L_0x1300510a8;  1 drivers
v0x11e788920_0 .net *"_ivl_70", 0 0, L_0x11e7fc0c0;  1 drivers
v0x11e7889b0_0 .net *"_ivl_72", 31 0, L_0x11e7fc270;  1 drivers
L_0x1300510f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e715f10_0 .net *"_ivl_75", 15 0, L_0x1300510f0;  1 drivers
L_0x130051138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e75f240_0 .net/2u *"_ivl_76", 31 0, L_0x130051138;  1 drivers
v0x11e75f2d0_0 .net *"_ivl_78", 31 0, L_0x11e7fc310;  1 drivers
L_0x130050e20 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x11e735090_0 .net/2u *"_ivl_8", 31 0, L_0x130050e20;  1 drivers
v0x11e735120_0 .net *"_ivl_80", 31 0, L_0x11e7fc490;  1 drivers
v0x11e70b8b0_0 .net *"_ivl_82", 31 0, L_0x11e7fc5b0;  1 drivers
L_0x130051180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e70b940_0 .net/2u *"_ivl_84", 31 0, L_0x130051180;  1 drivers
v0x12e7f90b0_0 .net "address", 31 0, v0x12e7fbcd0_0;  alias, 1 drivers
v0x12e7f9140_0 .net "clk", 0 0, v0x11e7f27e0_0;  alias, 1 drivers
v0x11e72cd40_0 .net "func3_ex", 2 0, v0x12e7eb3e0_0;  alias, 1 drivers
v0x11e72cdd0_0 .net "half_word", 7 0, L_0x11e7fba10;  1 drivers
v0x11e7796d0 .array "memfile", 1023 0, 7 0;
v0x11e779760_0 .net "memread", 0 0, v0x12e7bc8c0_0;  alias, 1 drivers
v0x11e74fff0_0 .net "memwrite", 0 0, v0x12e7da270_0;  alias, 1 drivers
v0x11e750080_0 .net "one_byte", 15 0, L_0x11e7fb560;  1 drivers
v0x11e726910_0 .net "one_word", 31 0, L_0x11e7facd0;  1 drivers
v0x11e7269a0_0 .net "readdata", 31 0, L_0x11e7fc740;  alias, 1 drivers
v0x12e708c00_0 .net "writedata", 31 0, v0x12e7fbd60_0;  alias, 1 drivers
E_0x11e74fdd0 .event posedge, v0x12e7f9140_0;
L_0x11e7fa550 .array/port v0x11e7796d0, L_0x11e7fa5f0;
L_0x11e7fa5f0 .arith/sum 32, v0x12e7fbcd0_0, L_0x130050dd8;
L_0x11e7fa730 .array/port v0x11e7796d0, L_0x11e7fa7d0;
L_0x11e7fa7d0 .arith/sum 32, v0x12e7fbcd0_0, L_0x130050e20;
L_0x11e7fa910 .array/port v0x11e7796d0, L_0x11e7fa9b0;
L_0x11e7fa9b0 .arith/sum 32, v0x12e7fbcd0_0, L_0x130050e68;
L_0x11e7faaf0 .array/port v0x11e7796d0, v0x12e7fbcd0_0;
L_0x11e7facd0 .concat [ 8 8 8 8], L_0x11e7faaf0, L_0x11e7fa910, L_0x11e7fa730, L_0x11e7fa550;
L_0x11e7fadf0 .array/port v0x11e7796d0, v0x12e7fbcd0_0;
L_0x11e7faee0 .part L_0x11e7fadf0, 7, 1;
LS_0x11e7faf80_0_0 .concat [ 1 1 1 1], L_0x11e7faee0, L_0x11e7faee0, L_0x11e7faee0, L_0x11e7faee0;
LS_0x11e7faf80_0_4 .concat [ 1 1 1 1], L_0x11e7faee0, L_0x11e7faee0, L_0x11e7faee0, L_0x11e7faee0;
LS_0x11e7faf80_0_8 .concat [ 1 1 1 1], L_0x11e7faee0, L_0x11e7faee0, L_0x11e7faee0, L_0x11e7faee0;
LS_0x11e7faf80_0_12 .concat [ 1 1 1 1], L_0x11e7faee0, L_0x11e7faee0, L_0x11e7faee0, L_0x11e7faee0;
LS_0x11e7faf80_0_16 .concat [ 1 1 1 1], L_0x11e7faee0, L_0x11e7faee0, L_0x11e7faee0, L_0x11e7faee0;
LS_0x11e7faf80_0_20 .concat [ 1 1 1 1], L_0x11e7faee0, L_0x11e7faee0, L_0x11e7faee0, L_0x11e7faee0;
LS_0x11e7faf80_1_0 .concat [ 4 4 4 4], LS_0x11e7faf80_0_0, LS_0x11e7faf80_0_4, LS_0x11e7faf80_0_8, LS_0x11e7faf80_0_12;
LS_0x11e7faf80_1_4 .concat [ 4 4 0 0], LS_0x11e7faf80_0_16, LS_0x11e7faf80_0_20;
L_0x11e7faf80 .concat [ 16 8 0 0], LS_0x11e7faf80_1_0, LS_0x11e7faf80_1_4;
L_0x11e7fb210 .array/port v0x11e7796d0, v0x12e7fbcd0_0;
L_0x11e7fb0f0 .concat [ 8 24 0 0], L_0x11e7fb210, L_0x11e7faf80;
L_0x11e7fb560 .part L_0x11e7fb0f0, 0, 16;
L_0x11e7fb600 .array/port v0x11e7796d0, L_0x11e7fb720;
L_0x11e7fb720 .arith/sum 32, v0x12e7fbcd0_0, L_0x130050ef8;
L_0x11e7fb800 .array/port v0x11e7796d0, v0x12e7fbcd0_0;
L_0x11e7fb930 .concat [ 8 8 16 0], L_0x11e7fb800, L_0x11e7fb600, L_0x130050eb0;
L_0x11e7fba10 .part L_0x11e7fb930, 0, 8;
L_0x11e7fbb90 .concat [ 1 31 0 0], v0x12e7bc8c0_0, L_0x130050f40;
L_0x11e7fbc30 .cmp/eq 32, L_0x11e7fbb90, L_0x130050f88;
L_0x11e7fbaf0 .cmp/eq 3, v0x12e7eb3e0_0, L_0x130050fd0;
L_0x11e7fbe40 .cmp/eq 3, v0x12e7eb3e0_0, L_0x130051018;
L_0x11e7fc020 .concat [ 8 24 0 0], L_0x11e7fba10, L_0x130051060;
L_0x11e7fc0c0 .cmp/eq 3, v0x12e7eb3e0_0, L_0x1300510a8;
L_0x11e7fc270 .concat [ 16 16 0 0], L_0x11e7fb560, L_0x1300510f0;
L_0x11e7fc310 .functor MUXZ 32, L_0x130051138, L_0x11e7fc270, L_0x11e7fc0c0, C4<>;
L_0x11e7fc490 .functor MUXZ 32, L_0x11e7fc310, L_0x11e7fc020, L_0x11e7fbe40, C4<>;
L_0x11e7fc5b0 .functor MUXZ 32, L_0x11e7fc490, L_0x11e7facd0, L_0x11e7fbaf0, C4<>;
L_0x11e7fc740 .functor MUXZ 32, L_0x130051180, L_0x11e7fc5b0, L_0x11e7fbc30, C4<>;
S_0x11e769e80 .scope module, "ex1" "exmemreg" 4 87, 9 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "sumB";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /INPUT 32 "alures";
    .port_info 4 /INPUT 32 "b_id";
    .port_info 5 /INPUT 5 "rd_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "memread_id";
    .port_info 8 /INPUT 1 "memtoreg_id";
    .port_info 9 /INPUT 1 "memwrite_id";
    .port_info 10 /INPUT 1 "regwrite_id";
    .port_info 11 /INPUT 3 "func3_id";
    .port_info 12 /INPUT 1 "pcsrc";
    .port_info 13 /INPUT 1 "jump_id";
    .port_info 14 /OUTPUT 32 "sumB_ex";
    .port_info 15 /OUTPUT 1 "zero_ex";
    .port_info 16 /OUTPUT 32 "alures_ex";
    .port_info 17 /OUTPUT 32 "b_ex";
    .port_info 18 /OUTPUT 5 "rd_ex";
    .port_info 19 /OUTPUT 1 "branch_ex";
    .port_info 20 /OUTPUT 1 "memread_ex";
    .port_info 21 /OUTPUT 1 "memtoreg_ex";
    .port_info 22 /OUTPUT 1 "memwrite_ex";
    .port_info 23 /OUTPUT 1 "regwrite_ex";
    .port_info 24 /OUTPUT 3 "func3_ex";
    .port_info 25 /OUTPUT 1 "jump_ex";
v0x12e708c90_0 .net "alures", 31 0, v0x11e751ee0_0;  alias, 1 drivers
v0x12e7fbcd0_0 .var "alures_ex", 31 0;
v0x12e7fbd60_0 .var "b_ex", 31 0;
v0x12e7fb630_0 .net "b_id", 31 0, L_0x11e7f9d10;  alias, 1 drivers
v0x12e7fb6c0_0 .var "branch_ex", 0 0;
v0x12e70df10_0 .net "branch_id", 0 0, v0x11e729bd0_0;  alias, 1 drivers
v0x12e70dfa0_0 .net "clk", 0 0, v0x11e7f27e0_0;  alias, 1 drivers
v0x12e7eb3e0_0 .var "func3_ex", 2 0;
v0x12e7eb470_0 .net "func3_id", 2 0, v0x11e7103e0_0;  alias, 1 drivers
v0x12e7c7810_0 .var "jump_ex", 0 0;
v0x12e7c78a0_0 .net "jump_id", 0 0, v0x12e7573d0_0;  alias, 1 drivers
v0x12e7bc8c0_0 .var "memread_ex", 0 0;
v0x12e7bc950_0 .net "memread_id", 0 0, v0x12e757460_0;  alias, 1 drivers
v0x12e7c8a30_0 .var "memtoreg_ex", 0 0;
v0x12e7c8ac0_0 .net "memtoreg_id", 0 0, v0x12e7f6b50_0;  alias, 1 drivers
v0x12e7da270_0 .var "memwrite_ex", 0 0;
v0x12e7da300_0 .net "memwrite_id", 0 0, v0x12e7f52a0_0;  alias, 1 drivers
v0x11e77fb20_0 .net "pcsrc", 0 0, L_0x11e7fcab0;  alias, 1 drivers
v0x11e77fbb0_0 .var "rd_ex", 4 0;
v0x11e76efc0_0 .net "rd_id", 4 0, v0x12e73f450_0;  alias, 1 drivers
v0x11e76f050_0 .var "regwrite_ex", 0 0;
v0x11e76ed30_0 .net "regwrite_id", 0 0, v0x12e7f97c0_0;  alias, 1 drivers
v0x11e76edc0_0 .net "sumB", 31 0, L_0x11e7f7e30;  alias, 1 drivers
v0x11e77d6c0_0 .var "sumB_ex", 31 0;
v0x11e77d750_0 .net "zero", 0 0, L_0x11e7fa4b0;  alias, 1 drivers
v0x11e77c2f0_0 .var "zero_ex", 0 0;
S_0x11e769650 .scope module, "fwdAmux" "mux3_1" 4 74, 10 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "out";
v0x11e77c380_0 .net *"_ivl_1", 0 0, L_0x11e7f8030;  1 drivers
v0x11e76ab10_0 .net *"_ivl_11", 0 0, L_0x11e7f8210;  1 drivers
v0x11e76aba0_0 .net *"_ivl_12", 31 0, L_0x11e7f8330;  1 drivers
L_0x130050838 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7fd0a0_0 .net *"_ivl_15", 30 0, L_0x130050838;  1 drivers
L_0x130050880 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e756440_0 .net/2u *"_ivl_16", 31 0, L_0x130050880;  1 drivers
v0x11e7564d0_0 .net *"_ivl_18", 0 0, L_0x11e7f8440;  1 drivers
v0x11e7458c0_0 .net *"_ivl_2", 31 0, L_0x11e7f80d0;  1 drivers
v0x11e745950_0 .net *"_ivl_20", 31 0, L_0x11e7f8560;  1 drivers
v0x11e753fe0_0 .net *"_ivl_23", 0 0, L_0x11e7f8700;  1 drivers
v0x11e754070_0 .net *"_ivl_24", 31 0, L_0x11e7f87a0;  1 drivers
L_0x1300508c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e752c10_0 .net *"_ivl_27", 30 0, L_0x1300508c8;  1 drivers
L_0x130050910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e752ca0_0 .net/2u *"_ivl_28", 31 0, L_0x130050910;  1 drivers
v0x11e752570_0 .net *"_ivl_30", 0 0, L_0x11e7f6170;  1 drivers
L_0x130050958 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e752600_0 .net/2u *"_ivl_32", 31 0, L_0x130050958;  1 drivers
v0x11e741430_0 .net *"_ivl_34", 31 0, L_0x11e7f8ad0;  1 drivers
L_0x1300507a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7414c0_0 .net *"_ivl_5", 30 0, L_0x1300507a8;  1 drivers
L_0x1300507f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e72a900_0 .net/2u *"_ivl_6", 31 0, L_0x1300507f0;  1 drivers
v0x11e72a990_0 .net *"_ivl_8", 0 0, L_0x11e7f8170;  1 drivers
v0x11e728e90_0 .net "in1", 31 0, v0x11e739c50_0;  alias, 1 drivers
v0x11e728f20_0 .net "in2", 31 0, L_0x11e7f89a0;  alias, 1 drivers
v0x11e717c50_0 .net "in3", 31 0, L_0x11e7fcd60;  alias, 1 drivers
v0x11e717ce0_0 .net "out", 31 0, L_0x11e7f8c10;  alias, 1 drivers
v0x12e707310_0 .net "s", 1 0, v0x11e77de20_0;  alias, 1 drivers
L_0x11e7f8030 .part v0x11e77de20_0, 1, 1;
L_0x11e7f80d0 .concat [ 1 31 0 0], L_0x11e7f8030, L_0x1300507a8;
L_0x11e7f8170 .cmp/eq 32, L_0x11e7f80d0, L_0x1300507f0;
L_0x11e7f8210 .part v0x11e77de20_0, 0, 1;
L_0x11e7f8330 .concat [ 1 31 0 0], L_0x11e7f8210, L_0x130050838;
L_0x11e7f8440 .cmp/eq 32, L_0x11e7f8330, L_0x130050880;
L_0x11e7f8560 .functor MUXZ 32, L_0x11e7f89a0, v0x11e739c50_0, L_0x11e7f8440, C4<>;
L_0x11e7f8700 .part v0x11e77de20_0, 0, 1;
L_0x11e7f87a0 .concat [ 1 31 0 0], L_0x11e7f8700, L_0x1300508c8;
L_0x11e7f6170 .cmp/eq 32, L_0x11e7f87a0, L_0x130050910;
L_0x11e7f8ad0 .functor MUXZ 32, L_0x130050958, L_0x11e7fcd60, L_0x11e7f6170, C4<>;
L_0x11e7f8c10 .functor MUXZ 32, L_0x11e7f8ad0, L_0x11e7f8560, L_0x11e7f8170, C4<>;
S_0x11e745600 .scope module, "fwdBmux" "mux3_1" 4 77, 10 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "out";
v0x12e7073a0_0 .net *"_ivl_1", 0 0, L_0x11e7f90d0;  1 drivers
v0x12e781c30_0 .net *"_ivl_11", 0 0, L_0x11e7f9370;  1 drivers
v0x12e781cc0_0 .net *"_ivl_12", 31 0, L_0x11e7f9490;  1 drivers
L_0x130050ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e769c20_0 .net *"_ivl_15", 30 0, L_0x130050ac0;  1 drivers
L_0x130050b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e769cb0_0 .net/2u *"_ivl_16", 31 0, L_0x130050b08;  1 drivers
v0x12e751c10_0 .net *"_ivl_18", 0 0, L_0x11e7f95a0;  1 drivers
v0x12e751ca0_0 .net *"_ivl_2", 31 0, L_0x11e7f9170;  1 drivers
v0x12e739c00_0 .net *"_ivl_20", 31 0, L_0x11e7f96c0;  1 drivers
v0x12e739c90_0 .net *"_ivl_23", 0 0, L_0x11e7f97e0;  1 drivers
v0x12e7feca0_0 .net *"_ivl_24", 31 0, L_0x11e7f9880;  1 drivers
L_0x130050b50 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7fed30_0 .net *"_ivl_27", 30 0, L_0x130050b50;  1 drivers
L_0x130050b98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7fd740_0 .net/2u *"_ivl_28", 31 0, L_0x130050b98;  1 drivers
v0x12e7fd7d0_0 .net *"_ivl_30", 0 0, L_0x11e7f99b0;  1 drivers
L_0x130050be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7fca10_0 .net/2u *"_ivl_32", 31 0, L_0x130050be0;  1 drivers
v0x12e7fcaa0_0 .net *"_ivl_34", 31 0, L_0x11e7f9ad0;  1 drivers
L_0x130050a30 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7fc370_0 .net *"_ivl_5", 30 0, L_0x130050a30;  1 drivers
L_0x130050a78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7fc400_0 .net/2u *"_ivl_6", 31 0, L_0x130050a78;  1 drivers
v0x11e795210_0 .net *"_ivl_8", 0 0, L_0x11e7f9250;  1 drivers
v0x11e7952a0_0 .net "in1", 31 0, v0x11e72a300_0;  alias, 1 drivers
v0x11e78c980_0 .net "in2", 31 0, L_0x11e7f89a0;  alias, 1 drivers
v0x11e78ca10_0 .net "in3", 31 0, L_0x11e7fcd60;  alias, 1 drivers
v0x11e77f2c0_0 .net "out", 31 0, L_0x11e7f9d10;  alias, 1 drivers
v0x11e77f350_0 .net "s", 1 0, v0x11e77d030_0;  alias, 1 drivers
L_0x11e7f90d0 .part v0x11e77d030_0, 1, 1;
L_0x11e7f9170 .concat [ 1 31 0 0], L_0x11e7f90d0, L_0x130050a30;
L_0x11e7f9250 .cmp/eq 32, L_0x11e7f9170, L_0x130050a78;
L_0x11e7f9370 .part v0x11e77d030_0, 0, 1;
L_0x11e7f9490 .concat [ 1 31 0 0], L_0x11e7f9370, L_0x130050ac0;
L_0x11e7f95a0 .cmp/eq 32, L_0x11e7f9490, L_0x130050b08;
L_0x11e7f96c0 .functor MUXZ 32, L_0x11e7f89a0, v0x11e72a300_0, L_0x11e7f95a0, C4<>;
L_0x11e7f97e0 .part v0x11e77d030_0, 0, 1;
L_0x11e7f9880 .concat [ 1 31 0 0], L_0x11e7f97e0, L_0x130050b50;
L_0x11e7f99b0 .cmp/eq 32, L_0x11e7f9880, L_0x130050b98;
L_0x11e7f9ad0 .functor MUXZ 32, L_0x130050be0, L_0x11e7fcd60, L_0x11e7f99b0, C4<>;
L_0x11e7f9d10 .functor MUXZ 32, L_0x11e7f9ad0, L_0x11e7f96c0, L_0x11e7f9250, C4<>;
S_0x11e750b40 .scope module, "fwdunit" "forwardingunit" 4 71, 11 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1_id";
    .port_info 1 /INPUT 5 "rs2_id";
    .port_info 2 /INPUT 5 "rd_ex";
    .port_info 3 /INPUT 1 "regwrite_ex";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "regwrite_wb";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v0x11e77de20_0 .var "forwardA", 1 0;
v0x11e77d030_0 .var "forwardB", 1 0;
v0x11e77d0c0_0 .net "rd_ex", 4 0, v0x11e77fbb0_0;  alias, 1 drivers
v0x11e77c990_0 .net "rd_wb", 4 0, v0x12e73bb10_0;  alias, 1 drivers
v0x11e77ca20_0 .net "regwrite_ex", 0 0, v0x11e76f050_0;  alias, 1 drivers
v0x11e76bb30_0 .net "regwrite_wb", 0 0, v0x11e7a4810_0;  alias, 1 drivers
v0x11e76bbc0_0 .net "rs1_id", 4 0, v0x12e76f3e0_0;  alias, 1 drivers
v0x11e7632a0_0 .net "rs2_id", 4 0, v0x12e7b4f50_0;  alias, 1 drivers
E_0x11e735400/0 .event anyedge, v0x11e76bb30_0, v0x11e77c990_0, v0x11e76f050_0, v0x11e77fbb0_0;
E_0x11e735400/1 .event anyedge, v0x11e7632a0_0, v0x11e76bbc0_0;
E_0x11e735400 .event/or E_0x11e735400/0, E_0x11e735400/1;
S_0x11e755010 .scope module, "hdetect" "hazarddetectionunit" 4 52, 12 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memread_id";
    .port_info 1 /INPUT 5 "rs1_if";
    .port_info 2 /INPUT 5 "rs2_if";
    .port_info 3 /INPUT 5 "rd_id";
    .port_info 4 /INPUT 1 "jump_ex";
    .port_info 5 /OUTPUT 1 "enable_if";
    .port_info 6 /OUTPUT 1 "enable_pc";
    .port_info 7 /OUTPUT 1 "enable_control";
v0x11e755be0_0 .var "enable_control", 0 0;
v0x11e755c70_0 .var "enable_if", 0 0;
v0x11e754680_0 .var "enable_pc", 0 0;
v0x11e754710_0 .net "jump_ex", 0 0, v0x12e7c7810_0;  alias, 1 drivers
v0x11e753950_0 .net "memread_id", 0 0, v0x12e757460_0;  alias, 1 drivers
v0x11e7539e0_0 .net "rd_id", 4 0, v0x12e73f450_0;  alias, 1 drivers
v0x11e7532b0_0 .net "rs1_if", 4 0, L_0x11e7f53e0;  1 drivers
v0x11e753340_0 .net "rs2_if", 4 0, L_0x11e7f5480;  1 drivers
E_0x11e755610 .event anyedge, v0x11e76efc0_0, v0x12e7bc950_0, v0x11e753340_0, v0x11e7532b0_0;
S_0x11e754200 .scope module, "id1" "idexreg" 4 61, 13 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_if";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 32 "immediate";
    .port_info 5 /INPUT 1 "func7";
    .port_info 6 /INPUT 3 "func3";
    .port_info 7 /INPUT 5 "rd";
    .port_info 8 /INPUT 7 "opcode_if";
    .port_info 9 /INPUT 1 "branch_if";
    .port_info 10 /INPUT 1 "memread_if";
    .port_info 11 /INPUT 1 "memtoreg_if";
    .port_info 12 /INPUT 2 "aluop_if";
    .port_info 13 /INPUT 1 "memwrite_if";
    .port_info 14 /INPUT 1 "alusrc_if";
    .port_info 15 /INPUT 1 "regwrite_if";
    .port_info 16 /INPUT 5 "rs1_if";
    .port_info 17 /INPUT 5 "rs2_if";
    .port_info 18 /INPUT 1 "pcsrc";
    .port_info 19 /INPUT 1 "jump";
    .port_info 20 /OUTPUT 32 "pc_id";
    .port_info 21 /OUTPUT 32 "a_id";
    .port_info 22 /OUTPUT 32 "b_id";
    .port_info 23 /OUTPUT 32 "immediate_id";
    .port_info 24 /OUTPUT 1 "func7_id";
    .port_info 25 /OUTPUT 3 "func3_id";
    .port_info 26 /OUTPUT 5 "rd_id";
    .port_info 27 /OUTPUT 7 "opcode_id";
    .port_info 28 /OUTPUT 1 "branch_id";
    .port_info 29 /OUTPUT 1 "memread_id";
    .port_info 30 /OUTPUT 1 "memtoreg_id";
    .port_info 31 /OUTPUT 2 "aluop_id";
    .port_info 32 /OUTPUT 1 "memwrite_id";
    .port_info 33 /OUTPUT 1 "alusrc_id";
    .port_info 34 /OUTPUT 1 "regwrite_id";
    .port_info 35 /OUTPUT 5 "rs1_id";
    .port_info 36 /OUTPUT 5 "rs2_id";
    .port_info 37 /OUTPUT 1 "jump_id";
v0x11e739bc0_0 .net "a", 31 0, L_0x11e7f6d80;  alias, 1 drivers
v0x11e739c50_0 .var "a_id", 31 0;
v0x11e72c500_0 .var "aluop_id", 1 0;
v0x11e72c590_0 .net "aluop_if", 1 0, v0x12e7b0530_0;  alias, 1 drivers
v0x11e72afa0_0 .var "alusrc_id", 0 0;
v0x11e72b030_0 .net "alusrc_if", 0 0, v0x12e7d1700_0;  alias, 1 drivers
v0x11e72a270_0 .net "b", 31 0, L_0x11e7f7150;  alias, 1 drivers
v0x11e72a300_0 .var "b_id", 31 0;
v0x11e729bd0_0 .var "branch_id", 0 0;
v0x11e729c60_0 .net "branch_if", 0 0, v0x12e7d1790_0;  alias, 1 drivers
v0x11e718c70_0 .net "clk", 0 0, v0x11e7f27e0_0;  alias, 1 drivers
v0x11e718d00_0 .net "func3", 2 0, L_0x11e7f75b0;  1 drivers
v0x11e7103e0_0 .var "func3_id", 2 0;
v0x11e710470_0 .net "func7", 0 0, L_0x11e7f7410;  1 drivers
v0x12e7ee100_0 .var "func7_id", 0 0;
v0x12e7ee190_0 .net "immediate", 31 0, v0x12e7d9a60_0;  alias, 1 drivers
v0x12e7873f0_0 .var "immediate_id", 31 0;
v0x12e787480_0 .net "jump", 0 0, v0x12e7e8990_0;  alias, 1 drivers
v0x12e7573d0_0 .var "jump_id", 0 0;
v0x12e757460_0 .var "memread_id", 0 0;
v0x12e7f6ac0_0 .net "memread_if", 0 0, v0x12e7e1200_0;  alias, 1 drivers
v0x12e7f6b50_0 .var "memtoreg_id", 0 0;
v0x12e7f5210_0 .net "memtoreg_if", 0 0, v0x12e7e1290_0;  alias, 1 drivers
v0x12e7f52a0_0 .var "memwrite_id", 0 0;
v0x12e7f3960_0 .net "memwrite_if", 0 0, L_0x11e7f5b00;  alias, 1 drivers
v0x12e7f39f0_0 .var "opcode_id", 6 0;
v0x12e7f2090_0 .net "opcode_if", 6 0, L_0x11e7f76f0;  1 drivers
v0x12e7f2120_0 .var "pc_id", 31 0;
v0x12e7f0100_0 .net "pc_if", 31 0, v0x12e7b9df0_0;  alias, 1 drivers
v0x12e7f0190_0 .net "pcsrc", 0 0, L_0x11e7fcab0;  alias, 1 drivers
v0x12e73f3c0_0 .net "rd", 4 0, L_0x11e7f7650;  1 drivers
v0x12e73f450_0 .var "rd_id", 4 0;
v0x12e7f97c0_0 .var "regwrite_id", 0 0;
v0x12e7f9850_0 .net "regwrite_if", 0 0, L_0x11e7f57e0;  alias, 1 drivers
v0x12e76f3e0_0 .var "rs1_id", 4 0;
v0x12e76f470_0 .net "rs1_if", 4 0, L_0x11e7f7790;  1 drivers
v0x12e7b4f50_0 .var "rs2_id", 4 0;
v0x12e7b4fe0_0 .net "rs2_if", 4 0, L_0x11e7f7830;  1 drivers
S_0x11e752780 .scope module, "if1" "ifidreg" 4 50, 14 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_if";
    .port_info 2 /INPUT 1 "pcsrc";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "ins";
    .port_info 5 /OUTPUT 32 "pc_if";
    .port_info 6 /OUTPUT 32 "ins_if";
v0x12e7bb7a0_0 .net "clk", 0 0, v0x11e7f27e0_0;  alias, 1 drivers
v0x12e7bb830_0 .net "enable_if", 0 0, v0x11e755c70_0;  alias, 1 drivers
v0x12e7baa60_0 .net "ins", 31 0, L_0x11e7f5280;  alias, 1 drivers
v0x12e7baaf0_0 .var "ins_if", 31 0;
v0x12e7b9d60_0 .net "pc", 31 0, v0x12e7ee5c0_0;  alias, 1 drivers
v0x12e7b9df0_0 .var "pc_if", 31 0;
v0x12e7b7620_0 .net "pcsrc", 0 0, L_0x11e7fcab0;  alias, 1 drivers
S_0x11e7519f0 .scope module, "immgen" "immediategen" 4 57, 15 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "result";
P_0x12e7feeb0 .param/l "I" 1 15 4, C4<0010011>;
P_0x12e7feef0 .param/l "I_LD" 1 15 7, C4<0000011>;
P_0x12e7fef30 .param/l "J" 1 15 8, C4<1101111>;
P_0x12e7fef70 .param/l "JR" 1 15 9, C4<1100111>;
P_0x12e7fefb0 .param/l "S" 1 15 5, C4<0100011>;
P_0x12e7feff0 .param/l "SB" 1 15 6, C4<1100011>;
v0x12e7b76b0_0 .net "instruction", 31 0, v0x12e7baaf0_0;  alias, 1 drivers
v0x12e7d9a60_0 .var "result", 31 0;
E_0x11e7881e0 .event anyedge, v0x12e7baaf0_0;
S_0x11e7407a0 .scope module, "insmem" "instructionmemory" 4 47, 16 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v0x12e7d9af0_0 .net *"_ivl_0", 7 0, L_0x11e7f4b20;  1 drivers
v0x12e7d2990_0 .net *"_ivl_10", 31 0, L_0x11e7f4da0;  1 drivers
v0x12e7d2a20_0 .net *"_ivl_12", 7 0, L_0x11e7f4ee0;  1 drivers
L_0x130050208 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12e7d8310_0 .net/2u *"_ivl_14", 31 0, L_0x130050208;  1 drivers
v0x12e7d83a0_0 .net *"_ivl_16", 31 0, L_0x11e7f4fa0;  1 drivers
v0x12e7b4b20_0 .net *"_ivl_18", 7 0, L_0x11e7f51e0;  1 drivers
L_0x130050178 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12e7b4bb0_0 .net/2u *"_ivl_2", 31 0, L_0x130050178;  1 drivers
v0x12e7b35a0_0 .net *"_ivl_4", 31 0, L_0x11e7f4bc0;  1 drivers
v0x12e7b3630_0 .net *"_ivl_6", 7 0, L_0x11e7f4d00;  1 drivers
L_0x1300501c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12e7ed510_0 .net/2u *"_ivl_8", 31 0, L_0x1300501c0;  1 drivers
v0x12e7ed5a0_0 .net "instruction", 31 0, L_0x11e7f5280;  alias, 1 drivers
v0x12e7eac60 .array "memfile", 1023 0, 7 0;
v0x12e7eacf0_0 .net "pc", 31 0, v0x12e7ee5c0_0;  alias, 1 drivers
L_0x11e7f4b20 .array/port v0x12e7eac60, L_0x11e7f4bc0;
L_0x11e7f4bc0 .arith/sum 32, v0x12e7ee5c0_0, L_0x130050178;
L_0x11e7f4d00 .array/port v0x12e7eac60, L_0x11e7f4da0;
L_0x11e7f4da0 .arith/sum 32, v0x12e7ee5c0_0, L_0x1300501c0;
L_0x11e7f4ee0 .array/port v0x12e7eac60, L_0x11e7f4fa0;
L_0x11e7f4fa0 .arith/sum 32, v0x12e7ee5c0_0, L_0x130050208;
L_0x11e7f51e0 .array/port v0x12e7eac60, v0x12e7ee5c0_0;
L_0x11e7f5280 .concat [ 8 8 8 8], L_0x11e7f51e0, L_0x11e7f4ee0, L_0x11e7f4d00, L_0x11e7f4b20;
S_0x11e73ff70 .scope module, "maincon" "maincontrol" 4 58, 17 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 2 "aluop";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 1 "jump";
P_0x12e7fe810 .param/l "I" 1 17 4, C4<0010011>;
P_0x12e7fe850 .param/l "I_LD" 1 17 7, C4<0000011>;
P_0x12e7fe890 .param/l "J" 1 17 9, C4<1101111>;
P_0x12e7fe8d0 .param/l "JR" 1 17 10, C4<1100111>;
P_0x12e7fe910 .param/l "R" 1 17 8, C4<0110011>;
P_0x12e7fe950 .param/l "S" 1 17 5, C4<0100011>;
P_0x12e7fe990 .param/l "SB" 1 17 6, C4<1100011>;
v0x12e7b0530_0 .var "aluop", 1 0;
v0x12e7d1700_0 .var "alusrc", 0 0;
v0x12e7d1790_0 .var "branch", 0 0;
o0x13001be80 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e7e8900_0 .net "enable_hazard_control", 0 0, o0x13001be80;  0 drivers
v0x12e7e8990_0 .var "jump", 0 0;
v0x12e7e1200_0 .var "memread", 0 0;
v0x12e7e1290_0 .var "memtoreg", 0 0;
v0x11e7770e0_0 .var "memwrite", 0 0;
v0x11e777170_0 .net "opcode", 6 0, L_0x11e7f7370;  1 drivers
v0x11e7758b0_0 .var "regwrite", 0 0;
E_0x12e7d7180 .event anyedge, v0x11e777170_0;
S_0x11e727460 .scope module, "mux1" "mux2_1" 4 46, 18 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x11e773ff0_0 .net *"_ivl_0", 31 0, L_0x11e7f4740;  1 drivers
L_0x1300500e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7726b0_0 .net *"_ivl_3", 30 0, L_0x1300500e8;  1 drivers
L_0x130050130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e772740_0 .net/2u *"_ivl_4", 31 0, L_0x130050130;  1 drivers
v0x11e770720_0 .net *"_ivl_6", 0 0, L_0x11e7f48a0;  1 drivers
v0x11e7707b0_0 .net "in1", 31 0, L_0x11e7f4600;  alias, 1 drivers
v0x11e7968c0_0 .net "in2", 31 0, v0x11e77d6c0_0;  alias, 1 drivers
v0x11e796950_0 .net "out", 31 0, L_0x11e7f49c0;  alias, 1 drivers
v0x11e78d040_0 .net "s", 0 0, L_0x11e7fcab0;  alias, 1 drivers
L_0x11e7f4740 .concat [ 1 31 0 0], L_0x11e7fcab0, L_0x1300500e8;
L_0x11e7f48a0 .cmp/eq 32, L_0x11e7f4740, L_0x130050130;
L_0x11e7f49c0 .functor MUXZ 32, v0x11e77d6c0_0, L_0x11e7f4600, L_0x11e7f48a0, C4<>;
S_0x11e72b930 .scope module, "mux10" "mux2_1" 4 92, 18 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x11e74da00_0 .net *"_ivl_0", 31 0, L_0x11e7fc8e0;  1 drivers
L_0x1300511c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e74da90_0 .net *"_ivl_3", 30 0, L_0x1300511c8;  1 drivers
L_0x130051210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e74c150_0 .net/2u *"_ivl_4", 31 0, L_0x130051210;  1 drivers
v0x11e74c1e0_0 .net *"_ivl_6", 0 0, L_0x11e7f8880;  1 drivers
v0x11e74a8a0_0 .net "in1", 31 0, v0x12e7fbcd0_0;  alias, 1 drivers
v0x11e74a930_0 .net "in2", 31 0, L_0x11e7fc740;  alias, 1 drivers
v0x11e748fd0_0 .net "out", 31 0, L_0x11e7f89a0;  alias, 1 drivers
v0x11e749060_0 .net "s", 0 0, v0x12e7bc8c0_0;  alias, 1 drivers
L_0x11e7fc8e0 .concat [ 1 31 0 0], v0x12e7bc8c0_0, L_0x1300511c8;
L_0x11e7f8880 .cmp/eq 32, L_0x11e7fc8e0, L_0x130051210;
L_0x11e7f89a0 .functor MUXZ 32, L_0x11e7fc740, v0x12e7fbcd0_0, L_0x11e7f8880, C4<>;
S_0x11e72ab20 .scope module, "mux3" "mux2_1" 4 100, 18 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x11e7470f0_0 .net *"_ivl_0", 31 0, L_0x11e7fcb60;  1 drivers
L_0x130051258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e76d1e0_0 .net *"_ivl_3", 30 0, L_0x130051258;  1 drivers
L_0x1300512a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e76d280_0 .net/2u *"_ivl_4", 31 0, L_0x1300512a0;  1 drivers
v0x11e763960_0 .net *"_ivl_6", 0 0, L_0x11e7fcc40;  1 drivers
v0x11e763a00_0 .net "in1", 31 0, v0x11e71c160_0;  alias, 1 drivers
v0x11e750740_0 .net "in2", 31 0, v0x11e7a46f0_0;  alias, 1 drivers
v0x11e724320_0 .net "out", 31 0, L_0x11e7fcd60;  alias, 1 drivers
v0x11e7243b0_0 .net "s", 0 0, v0x12e73b9f0_0;  alias, 1 drivers
L_0x11e7fcb60 .concat [ 1 31 0 0], v0x12e73b9f0_0, L_0x130051258;
L_0x11e7fcc40 .cmp/eq 32, L_0x11e7fcb60, L_0x1300512a0;
L_0x11e7fcd60 .functor MUXZ 32, v0x11e7a46f0_0, v0x11e71c160_0, L_0x11e7fcc40, C4<>;
S_0x11e7290a0 .scope module, "mux4" "mux2_1b" 4 53, 19 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
v0x11e722b20_0 .net *"_ivl_0", 31 0, L_0x11e7f55a0;  1 drivers
L_0x130050250 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7211c0_0 .net *"_ivl_3", 30 0, L_0x130050250;  1 drivers
L_0x130050298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e721250_0 .net/2u *"_ivl_4", 31 0, L_0x130050298;  1 drivers
v0x11e71f8f0_0 .net *"_ivl_6", 0 0, L_0x11e7f5740;  1 drivers
L_0x1300502e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11e71f980_0 .net "in1", 0 0, L_0x1300502e0;  1 drivers
v0x11e71d960_0 .net "in2", 0 0, v0x11e7758b0_0;  alias, 1 drivers
v0x11e71d9f0_0 .net "out", 0 0, L_0x11e7f57e0;  alias, 1 drivers
v0x11e743b00_0 .net "s", 0 0, v0x11e755be0_0;  alias, 1 drivers
L_0x11e7f55a0 .concat [ 1 31 0 0], v0x11e755be0_0, L_0x130050250;
L_0x11e7f5740 .cmp/eq 32, L_0x11e7f55a0, L_0x130050298;
L_0x11e7f57e0 .functor MUXZ 1, v0x11e7758b0_0, L_0x1300502e0, L_0x11e7f5740, C4<>;
S_0x11e728310 .scope module, "mux5" "mux2_1b" 4 54, 19 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
v0x11e73a2e0_0 .net *"_ivl_0", 31 0, L_0x11e7f5900;  1 drivers
L_0x130050328 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e727020_0 .net *"_ivl_3", 30 0, L_0x130050328;  1 drivers
L_0x130050370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7270b0_0 .net/2u *"_ivl_4", 31 0, L_0x130050370;  1 drivers
v0x11e71a320_0 .net *"_ivl_6", 0 0, L_0x11e7f59e0;  1 drivers
L_0x1300503b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11e71a3b0_0 .net "in1", 0 0, L_0x1300503b8;  1 drivers
v0x11e710aa0_0 .net "in2", 0 0, v0x11e7770e0_0;  alias, 1 drivers
v0x11e710b30_0 .net "out", 0 0, L_0x11e7f5b00;  alias, 1 drivers
v0x11e716fc0_0 .net "s", 0 0, v0x11e755be0_0;  alias, 1 drivers
L_0x11e7f5900 .concat [ 1 31 0 0], v0x11e755be0_0, L_0x130050328;
L_0x11e7f59e0 .cmp/eq 32, L_0x11e7f5900, L_0x130050370;
L_0x11e7f5b00 .functor MUXZ 1, v0x11e7770e0_0, L_0x1300503b8, L_0x11e7f59e0, C4<>;
S_0x11e716790 .scope module, "mux6" "mux2_1" 4 78, 18 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x12e7fd950_0 .net *"_ivl_0", 31 0, L_0x11e7f9e30;  1 drivers
L_0x130050c28 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7fd9e0_0 .net *"_ivl_3", 30 0, L_0x130050c28;  1 drivers
L_0x130050c70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7fcc20_0 .net/2u *"_ivl_4", 31 0, L_0x130050c70;  1 drivers
v0x12e7fccb0_0 .net *"_ivl_6", 0 0, L_0x11e7f9f10;  1 drivers
v0x12e7fc580_0 .net "in1", 31 0, L_0x11e7f9d10;  alias, 1 drivers
v0x12e7fc650_0 .net "in2", 31 0, v0x12e7873f0_0;  alias, 1 drivers
v0x12e712450_0 .net "out", 31 0, L_0x11e7fa030;  alias, 1 drivers
v0x12e7124e0_0 .net "s", 0 0, v0x11e72afa0_0;  alias, 1 drivers
L_0x11e7f9e30 .concat [ 1 31 0 0], v0x11e72afa0_0, L_0x130050c28;
L_0x11e7f9f10 .cmp/eq 32, L_0x11e7f9e30, L_0x130050c70;
L_0x11e7fa030 .functor MUXZ 32, v0x12e7873f0_0, L_0x11e7f9d10, L_0x11e7f9f10, C4<>;
S_0x12e710450 .scope module, "mux7" "mux2_1" 4 75, 18 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x12e70fae0_0 .net *"_ivl_0", 31 0, L_0x11e7f8d70;  1 drivers
L_0x1300509a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e70f370_0 .net *"_ivl_3", 30 0, L_0x1300509a0;  1 drivers
L_0x1300509e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e70f400_0 .net/2u *"_ivl_4", 31 0, L_0x1300509e8;  1 drivers
v0x12e70cb60_0 .net *"_ivl_6", 0 0, L_0x11e7f8e50;  1 drivers
v0x12e70cbf0_0 .net "in1", 31 0, L_0x11e7f8c10;  alias, 1 drivers
v0x12e70bf30_0 .net "in2", 31 0, v0x12e7f2120_0;  alias, 1 drivers
v0x12e70bfc0_0 .net "out", 31 0, L_0x11e7f8f70;  alias, 1 drivers
v0x12e7b2270_0 .net "s", 0 0, v0x12e7573d0_0;  alias, 1 drivers
L_0x11e7f8d70 .concat [ 1 31 0 0], v0x12e7573d0_0, L_0x1300509a0;
L_0x11e7f8e50 .cmp/eq 32, L_0x11e7f8d70, L_0x1300509e8;
L_0x11e7f8f70 .functor MUXZ 32, v0x12e7f2120_0, L_0x11e7f8c10, L_0x11e7f8e50, C4<>;
S_0x11e77f4d0 .scope module, "mux8" "mux2_1" 4 82, 18 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x11e77ee30_0 .net *"_ivl_0", 31 0, L_0x11e7fa150;  1 drivers
L_0x130050d00 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e77eec0_0 .net *"_ivl_3", 30 0, L_0x130050d00;  1 drivers
L_0x130050d48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e77d240_0 .net/2u *"_ivl_4", 31 0, L_0x130050d48;  1 drivers
v0x11e77d2d0_0 .net *"_ivl_6", 0 0, L_0x11e7fa230;  1 drivers
v0x11e77cba0_0 .net "in1", 31 0, L_0x11e7fa030;  alias, 1 drivers
v0x11e77cc30_0 .net "in2", 31 0, L_0x130050cb8;  alias, 1 drivers
v0x11e755df0_0 .net "out", 31 0, L_0x11e7fa350;  alias, 1 drivers
v0x11e755e80_0 .net "s", 0 0, v0x12e7573d0_0;  alias, 1 drivers
L_0x11e7fa150 .concat [ 1 31 0 0], v0x12e7573d0_0, L_0x130050d00;
L_0x11e7fa230 .cmp/eq 32, L_0x11e7fa150, L_0x130050d48;
L_0x11e7fa350 .functor MUXZ 32, L_0x130050cb8, L_0x11e7fa030, L_0x11e7fa230, C4<>;
S_0x11e753b60 .scope module, "mux9" "mux2_1" 4 66, 18 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x11e755830_0 .net *"_ivl_0", 31 0, L_0x11e7f7a50;  1 drivers
L_0x130050718 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7534c0_0 .net *"_ivl_3", 30 0, L_0x130050718;  1 drivers
L_0x130050760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e753550_0 .net/2u *"_ivl_4", 31 0, L_0x130050760;  1 drivers
v0x11e72c710_0 .net *"_ivl_6", 0 0, L_0x11e7f7b30;  1 drivers
v0x11e72c7a0_0 .net "in1", 31 0, v0x12e7f2120_0;  alias, 1 drivers
v0x11e72c070_0 .net "in2", 31 0, v0x11e739c50_0;  alias, 1 drivers
v0x11e72c140_0 .net "out", 31 0, L_0x11e7f7c50;  alias, 1 drivers
v0x11e72a480_0 .net "s", 0 0, L_0x11e7f7930;  alias, 1 drivers
L_0x11e7f7a50 .concat [ 1 31 0 0], L_0x11e7f7930, L_0x130050718;
L_0x11e7f7b30 .cmp/eq 32, L_0x11e7f7a50, L_0x130050760;
L_0x11e7f7c50 .functor MUXZ 32, v0x11e739c50_0, v0x12e7f2120_0, L_0x11e7f7b30, C4<>;
S_0x11e729de0 .scope module, "pcmod" "pc" 4 44, 20 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "out";
v0x12e7f0960_0 .net "clk", 0 0, v0x11e7f27e0_0;  alias, 1 drivers
v0x12e7f0580_0 .net "enable", 0 0, v0x11e754680_0;  alias, 1 drivers
v0x12e7f0610_0 .net "in", 31 0, L_0x11e7f49c0;  alias, 1 drivers
v0x12e7ee5c0_0 .var "out", 31 0;
v0x12e7ee650_0 .net "rst", 0 0, v0x11e7f36d0_0;  alias, 1 drivers
S_0x12e7fbed0 .scope module, "regfile" "registerfilenew" 4 56, 21 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "regwrite";
    .port_info 6 /OUTPUT 32 "readdata1";
    .port_info 7 /OUTPUT 32 "readdata2";
L_0x11e7f5f40 .functor AND 1, L_0x11e7f5c20, L_0x11e7f5e20, C4<1>, C4<1>;
L_0x11e7f6380 .functor AND 1, L_0x11e7f5f40, L_0x11e7f6270, C4<1>, C4<1>;
L_0x11e7f6750 .functor AND 1, L_0x11e7f6470, L_0x11e7f6630, C4<1>, C4<1>;
L_0x11e7f6a70 .functor AND 1, L_0x11e7f6750, L_0x11e7f6930, C4<1>, C4<1>;
v0x12e7fb250_0 .net *"_ivl_0", 0 0, L_0x11e7f5c20;  1 drivers
v0x12e7e4410_0 .net *"_ivl_10", 0 0, L_0x11e7f5f40;  1 drivers
v0x12e7e44a0_0 .net *"_ivl_12", 31 0, L_0x11e7f6030;  1 drivers
L_0x130050490 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7e2a80_0 .net *"_ivl_15", 30 0, L_0x130050490;  1 drivers
L_0x1300504d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12e7e2b10_0 .net/2u *"_ivl_16", 31 0, L_0x1300504d8;  1 drivers
v0x11e770f00_0 .net *"_ivl_18", 0 0, L_0x11e7f6270;  1 drivers
v0x11e770f90_0 .net *"_ivl_2", 31 0, L_0x11e7f5d40;  1 drivers
v0x11e770ba0_0 .net *"_ivl_22", 0 0, L_0x11e7f6470;  1 drivers
v0x11e770c30_0 .net *"_ivl_24", 31 0, L_0x11e7f6510;  1 drivers
L_0x130050520 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e795bf0_0 .net *"_ivl_27", 26 0, L_0x130050520;  1 drivers
L_0x130050568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e77df70_0 .net/2u *"_ivl_28", 31 0, L_0x130050568;  1 drivers
v0x11e77e000_0 .net *"_ivl_30", 0 0, L_0x11e7f6630;  1 drivers
v0x11e77c4f0_0 .net *"_ivl_32", 0 0, L_0x11e7f6750;  1 drivers
v0x11e77c580_0 .net *"_ivl_34", 31 0, L_0x11e7f6840;  1 drivers
L_0x1300505b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e77b7b0_0 .net *"_ivl_37", 30 0, L_0x1300505b0;  1 drivers
L_0x1300505f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x11e77b840_0 .net/2u *"_ivl_38", 31 0, L_0x1300505f8;  1 drivers
v0x11e747820_0 .net *"_ivl_40", 0 0, L_0x11e7f6930;  1 drivers
v0x11e7474c0_0 .net *"_ivl_44", 31 0, L_0x11e7f6b60;  1 drivers
v0x11e747550_0 .net *"_ivl_46", 6 0, L_0x11e7f6c60;  1 drivers
L_0x130050640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11e76c490_0 .net *"_ivl_49", 1 0, L_0x130050640;  1 drivers
L_0x130050400 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e76c520_0 .net *"_ivl_5", 26 0, L_0x130050400;  1 drivers
v0x11e754890_0 .net *"_ivl_52", 31 0, L_0x11e7f6ed0;  1 drivers
v0x11e754920_0 .net *"_ivl_54", 6 0, L_0x11e7f6f70;  1 drivers
L_0x130050688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11e752e10_0 .net *"_ivl_57", 1 0, L_0x130050688;  1 drivers
L_0x130050448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e752ea0_0 .net/2u *"_ivl_6", 31 0, L_0x130050448;  1 drivers
v0x11e7520d0_0 .net *"_ivl_8", 0 0, L_0x11e7f5e20;  1 drivers
v0x11e752160_0 .net "clk", 0 0, v0x11e7f27e0_0;  alias, 1 drivers
v0x11e71e140_0 .net "rd", 4 0, v0x12e73bb10_0;  alias, 1 drivers
v0x11e71e1d0_0 .net "readdata1", 31 0, L_0x11e7f6d80;  alias, 1 drivers
v0x11e71dde0_0 .net "readdata2", 31 0, L_0x11e7f7150;  alias, 1 drivers
v0x11e71de70 .array "regfile", 31 0, 31 0;
v0x11e742db0_0 .net "regwrite", 0 0, v0x11e7a4810_0;  alias, 1 drivers
v0x11e742e40_0 .net "rs1", 4 0, L_0x11e7f7230;  1 drivers
v0x11e7478b0_0 .net "rs2", 4 0, L_0x11e7f72d0;  1 drivers
v0x11e72b1b0_0 .net "writedata", 31 0, L_0x11e7fcd60;  alias, 1 drivers
v0x11e72b240_0 .net "x1", 0 0, L_0x11e7f6380;  1 drivers
v0x11e729730_0 .net "x2", 0 0, L_0x11e7f6a70;  1 drivers
L_0x11e7f5c20 .cmp/eq 5, v0x12e73bb10_0, L_0x11e7f7230;
L_0x11e7f5d40 .concat [ 5 27 0 0], v0x12e73bb10_0, L_0x130050400;
L_0x11e7f5e20 .cmp/ne 32, L_0x11e7f5d40, L_0x130050448;
L_0x11e7f6030 .concat [ 1 31 0 0], v0x11e7a4810_0, L_0x130050490;
L_0x11e7f6270 .cmp/eq 32, L_0x11e7f6030, L_0x1300504d8;
L_0x11e7f6470 .cmp/eq 5, v0x12e73bb10_0, L_0x11e7f72d0;
L_0x11e7f6510 .concat [ 5 27 0 0], v0x12e73bb10_0, L_0x130050520;
L_0x11e7f6630 .cmp/ne 32, L_0x11e7f6510, L_0x130050568;
L_0x11e7f6840 .concat [ 1 31 0 0], v0x11e7a4810_0, L_0x1300505b0;
L_0x11e7f6930 .cmp/eq 32, L_0x11e7f6840, L_0x1300505f8;
L_0x11e7f6b60 .array/port v0x11e71de70, L_0x11e7f6c60;
L_0x11e7f6c60 .concat [ 5 2 0 0], L_0x11e7f7230, L_0x130050640;
L_0x11e7f6d80 .functor MUXZ 32, L_0x11e7f6b60, L_0x11e7fcd60, L_0x11e7f6380, C4<>;
L_0x11e7f6ed0 .array/port v0x11e71de70, L_0x11e7f6f70;
L_0x11e7f6f70 .concat [ 5 2 0 0], L_0x11e7f72d0, L_0x130050688;
L_0x11e7f7150 .functor MUXZ 32, L_0x11e7f6ed0, L_0x11e7fcd60, L_0x11e7f6a70, C4<>;
S_0x11e7289f0 .scope module, "wb1" "memwbreg" 4 97, 22 1 0, S_0x11e792d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "readdata";
    .port_info 2 /INPUT 32 "alures_ex";
    .port_info 3 /INPUT 5 "rd_ex";
    .port_info 4 /INPUT 1 "memtoreg_ex";
    .port_info 5 /INPUT 1 "regwrite_ex";
    .port_info 6 /OUTPUT 32 "readdata_wb";
    .port_info 7 /OUTPUT 32 "alures_wb";
    .port_info 8 /OUTPUT 5 "rd_wb";
    .port_info 9 /OUTPUT 1 "memtoreg_wb";
    .port_info 10 /OUTPUT 1 "regwrite_wb";
v0x11e7297c0_0 .net "alures_ex", 31 0, v0x12e7fbcd0_0;  alias, 1 drivers
v0x11e71c160_0 .var "alures_wb", 31 0;
v0x11e71c1f0_0 .net "clk", 0 0, v0x11e7f27e0_0;  alias, 1 drivers
o0x13001d860 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x12e7ee8f0_0 .net "func3_ex", 2 0, o0x13001d860;  0 drivers
v0x12e7ee980_0 .var "func3_wb", 2 0;
v0x12e7eea10_0 .net "memtoreg_ex", 0 0, v0x12e7c8a30_0;  alias, 1 drivers
v0x12e73b9f0_0 .var "memtoreg_wb", 0 0;
v0x12e73ba80_0 .net "rd_ex", 4 0, v0x11e77fbb0_0;  alias, 1 drivers
v0x12e73bb10_0 .var "rd_wb", 4 0;
v0x11e7a4660_0 .net "readdata", 31 0, L_0x11e7fc740;  alias, 1 drivers
v0x11e7a46f0_0 .var "readdata_wb", 31 0;
v0x11e7a4780_0 .net "regwrite_ex", 0 0, v0x11e76f050_0;  alias, 1 drivers
v0x11e7a4810_0 .var "regwrite_wb", 0 0;
S_0x11e7a8c20 .scope task, "load_data" "load_data" 3 468, 3 468 0, S_0x12e7fe0d0;
 .timescale 0 0;
v0x11e7a8de0_0 .var "img_addr", 39 0;
v0x11e7a8e70_0 .var "img_full_name", 39 0;
v0x11e7a8f00_0 .var "input_from_riscv", 0 0;
v0x11e7a8f90_0 .var/i "j", 31 0;
TD_tb_ren_conv_top_wrapper.load_data ;
    %load/vec4 v0x11e7a8f00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.38, 4;
    %load/vec4 v0x11e7a8de0_0;
    %addi 4, 0, 40;
    %ix/vec4 4;
    %load/vec4a v0x11e7796d0, 4;
    %load/vec4 v0x11e7a8de0_0;
    %addi 3, 0, 40;
    %ix/vec4 4;
    %load/vec4a v0x11e7796d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11e7a8de0_0;
    %addi 2, 0, 40;
    %ix/vec4 4;
    %load/vec4a v0x11e7796d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11e7a8de0_0;
    %addi 1, 0, 40;
    %ix/vec4 4;
    %load/vec4a v0x11e7796d0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x11e7a8de0_0;
    %load/vec4a v0x11e7796d0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11e7a8e70_0, 0, 40;
    %vpi_call 3 479 "$display", "img full name is %s", v0x11e7a8e70_0 {0 0 0};
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v0x11e7a8de0_0;
    %store/vec4 v0x11e7a8e70_0, 0, 40;
T_4.39 ;
    %pushi/vec4 774778670, 0, 32; draw_string_vec4
    %pushi/vec4 774843950, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 795700841, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1937006434, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768828788, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1918986606, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768843055, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12335, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %load/vec4 v0x11e7a8e70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 512;
    %store/vec4 v0x11e7f3220_0, 0, 512;
    %vpi_call 3 490 "$readmemb", v0x11e7f3220_0, v0x11e7f3180 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
T_4.40 ;
    %load/vec4 v0x11e7f2b50_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_4.41, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7a8f90_0, 0, 32;
T_4.42 ;
    %load/vec4 v0x11e7a8f90_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_4.43, 5;
    %load/vec4 v0x11e7f2b50_0;
    %muli 28, 0, 32;
    %load/vec4 v0x11e7a8f90_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x11e7f3180, 4;
    %vpi_call 3 503 "$write", "%4d", S<0,vec4,u8> {1 0 0};
    %load/vec4 v0x11e7a8f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e7a8f90_0, 0, 32;
    %jmp T_4.42;
T_4.43 ;
    %vpi_call 3 505 "$display", "\000" {0 0 0};
    %load/vec4 v0x11e7f2b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
    %jmp T_4.40;
T_4.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f2e40_0, 0, 32;
T_4.44 ;
    %load/vec4 v0x11e7f2e40_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_4.45, 5;
    %vpi_call 3 512 "$display", "iter started with %2d", v0x11e7f2e40_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
T_4.46 ;
    %load/vec4 v0x11e7f2b50_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_4.47, 5;
    %load/vec4 v0x11e7f2b50_0;
    %muli 28, 0, 32;
    %load/vec4 v0x11e7f2e40_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x11e7f3180, 4;
    %load/vec4 v0x11e7f2b50_0;
    %muli 28, 0, 32;
    %addi 1, 0, 32;
    %load/vec4 v0x11e7f2e40_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x11e7f3180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11e7f2b50_0;
    %muli 28, 0, 32;
    %addi 2, 0, 32;
    %load/vec4 v0x11e7f2e40_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x11e7f3180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11e7f2e40_0;
    %muli 28, 0, 32;
    %load/vec4 v0x11e7f2b50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x11e7f2be0, 4, 0;
    %load/vec4 v0x11e7f2b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
    %jmp T_4.46;
T_4.47 ;
    %load/vec4 v0x11e7f2e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e7f2e40_0, 0, 32;
    %jmp T_4.44;
T_4.45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f2e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
T_4.48 ;
    %load/vec4 v0x11e7f2b50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.49, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x11e7f2b50_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 65536, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x11e7f2b50_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 256, 0, 32;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x11e7f2b50_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %add;
    %pad/u 24;
    %ix/getv/s 4, v0x11e7f2b50_0;
    %store/vec4a v0x11e7f3030, 4, 0;
    %load/vec4 v0x11e7f2b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
    %jmp T_4.48;
T_4.49 ;
    %end;
S_0x11e7a9020 .scope task, "poll_done" "poll_done" 3 363, 3 363 0, S_0x12e7fe0d0;
 .timescale 0 0;
v0x11e7a9220_0 .var/i "cnt", 31 0;
v0x11e7a92b0_0 .var "data_", 31 0;
v0x11e7a9340_0 .var "inst_no", 7 0;
E_0x11e7a91e0 .event posedge, v0x11e7f2730_0;
TD_tb_ren_conv_top_wrapper.poll_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7a92b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7a9220_0, 0, 32;
T_5.50 ;
    %load/vec4 v0x11e7a92b0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.51, 8;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x11e7a9340_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x11e7f1dd0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x11e7f1c60;
    %join;
    %load/vec4 v0x11e7f1e60_0;
    %store/vec4 v0x11e7a92b0_0, 0, 32;
    %load/vec4 v0x11e7a9220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e7a9220_0, 0, 32;
    %vpi_call 3 375 "$display", "wbs_dat_o = %3d", v0x11e7f3cb0_0 {0 0 0};
    %load/vec4 v0x11e7a9220_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.52, 5;
    %vpi_call 3 378 "$display", "Stuck in polling for done... Finishing" {0 0 0};
    %vpi_call 3 379 "$finish" {0 0 0};
T_5.52 ;
    %pushi/vec4 10, 0, 32;
T_5.54 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.55, 5;
    %jmp/1 T_5.55, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11e7a91e0;
    %jmp T_5.54;
T_5.55 ;
    %pop/vec4 1;
    %jmp T_5.50;
T_5.51 ;
    %end;
S_0x11e7a93d0 .scope task, "readback_results" "readback_results" 3 407, 3 407 0, S_0x12e7fe0d0;
 .timescale 0 0;
v0x11e7a9590_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.readback_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
T_6.56 ;
    %load/vec4 v0x11e7f2b50_0;
    %load/vec4 v0x11e7f3580_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.57, 5;
    %pushi/vec4 805502976, 0, 32;
    %load/vec4 v0x11e7a9590_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x11e7f2b50_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x11e7f1dd0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x11e7f1c60;
    %join;
    %load/vec4 v0x11e7f1e60_0;
    %pad/u 20;
    %ix/getv/s 4, v0x11e7f2b50_0;
    %store/vec4a v0x11e7f34f0, 4, 0;
    %load/vec4 v0x11e7f2b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
    %jmp T_6.56;
T_6.57 ;
    %end;
S_0x11e7a9620 .scope module, "ren_conv_top_wrapper_inst" "ren_conv_top_wrapper" 3 106, 23 3 0, S_0x12e7fe0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x11e7a9860 .param/l "COL_WIDTH" 0 23 7, +C4<00000000000000000000000000001000>;
P_0x11e7a98a0 .param/l "IMG_ADDR_WIDTH" 0 23 9, +C4<00000000000000000000000000001000>;
P_0x11e7a98e0 .param/l "KERN_CNT_WIDTH" 0 23 8, +C4<00000000000000000000000000000011>;
P_0x11e7a9920 .param/l "KERN_COL_WIDTH" 0 23 6, +C4<00000000000000000000000000000011>;
P_0x11e7a9960 .param/l "NO_OF_INSTS" 0 23 5, +C4<00000000000000000000000000000001>;
P_0x11e7a99a0 .param/l "RSLT_ADDR_WIDTH" 0 23 10, +C4<00000000000000000000000000001000>;
L_0x11e7fce40 .functor OR 1, v0x11e7ba850_0, v0x11e7cc440_0, C4<0>, C4<0>;
L_0x11e7fcf30 .functor OR 1, L_0x11e7fce40, v0x11e7ddfe0_0, C4<0>, C4<0>;
L_0x11e7fd020 .functor OR 1, L_0x11e7fcf30, v0x11e7efc60_0, C4<0>, C4<0>;
v0x11e7f0b90_0 .net *"_ivl_0", 0 0, L_0x11e7fce40;  1 drivers
v0x11e7f0c30_0 .net *"_ivl_2", 0 0, L_0x11e7fcf30;  1 drivers
v0x11e7f0cd0_0 .var "addr_r", 1 0;
v0x11e7f0d60_0 .net "wb_clk_i", 0 0, v0x11e7f3950_0;  1 drivers
v0x11e7f0e70_0 .net "wb_rst_i", 0 0, v0x11e7f39e0_0;  1 drivers
v0x11e7f0f80_0 .net "wbs_ack_o", 0 0, L_0x11e7fd020;  alias, 1 drivers
v0x11e7f1010_0 .net "wbs_ack_out_0", 0 0, v0x11e7ba850_0;  1 drivers
v0x11e7f10a0_0 .net "wbs_ack_out_1", 0 0, v0x11e7cc440_0;  1 drivers
v0x11e7f1130_0 .net "wbs_ack_out_2", 0 0, v0x11e7ddfe0_0;  1 drivers
v0x11e7f1240_0 .net "wbs_ack_out_3", 0 0, v0x11e7efc60_0;  1 drivers
v0x11e7f12d0_0 .net "wbs_adr_i", 31 0, v0x11e7f3b00_0;  1 drivers
v0x11e7f13e0_0 .net "wbs_cyc_i", 0 0, v0x11e7f3b90_0;  1 drivers
v0x11e7f14f0_0 .net "wbs_dat_i", 31 0, v0x11e7f3c20_0;  1 drivers
v0x11e7f1580_0 .var "wbs_dat_o", 31 0;
v0x11e7f1610_0 .net "wbs_dat_out_0", 31 0, L_0x11e7fd670;  1 drivers
v0x11e7f16a0_0 .net "wbs_dat_out_1", 31 0, L_0x11e805730;  1 drivers
v0x11e7f1730_0 .net "wbs_dat_out_2", 31 0, L_0x11e809b80;  1 drivers
v0x11e7f18c0_0 .net "wbs_dat_out_3", 31 0, L_0x11e80d9b0;  1 drivers
v0x11e7f1950_0 .net "wbs_sel_i", 3 0, v0x11e7f3d60_0;  1 drivers
v0x11e7f19e0_0 .net "wbs_stb_i", 0 0, v0x11e7f3360_0;  1 drivers
v0x11e7f1af0_0 .net "wbs_we_i", 0 0, v0x11e7f3ff0_0;  1 drivers
E_0x11e7a9ce0/0 .event anyedge, v0x11e7f0cd0_0, v0x11e7bb200_0, v0x11e7ccdf0_0, v0x11e7deb10_0;
E_0x11e7a9ce0/1 .event anyedge, v0x11e7f0610_0;
E_0x11e7a9ce0 .event/or E_0x11e7a9ce0/0, E_0x11e7a9ce0/1;
E_0x11e7a9d20 .event posedge, v0x11e7b99b0_0;
S_0x11e7a9d60 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 23 67, 24 6 0, S_0x11e7a9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x11e7a9f20 .param/l "COL_WIDTH" 0 24 12, +C4<00000000000000000000000000001000>;
P_0x11e7a9f60 .param/l "IMG_ADDR_WIDTH" 0 24 14, +C4<00000000000000000000000000001000>;
P_0x11e7a9fa0 .param/l "KERN_CNT_WIDTH" 0 24 13, +C4<00000000000000000000000000000011>;
P_0x11e7a9fe0 .param/l "KERN_COL_WIDTH" 0 24 11, +C4<00000000000000000000000000000011>;
P_0x11e7aa020 .param/l "MY_ADDR" 0 24 8, C4<000000000000000000000000000110000>;
P_0x11e7aa060 .param/l "MY_ADDR_LSB" 0 24 10, +C4<00000000000000000000000000011000>;
P_0x11e7aa0a0 .param/l "MY_ADDR_MSB" 0 24 9, +C4<00000000000000000000000000100000>;
P_0x11e7aa0e0 .param/l "RSLT_ADDR_WIDTH" 0 24 15, +C4<00000000000000000000000000001000>;
P_0x11e7aa120 .param/l "WBS_END_ADDR" 1 24 33, C4<010000>;
P_0x11e7aa160 .param/l "WBS_START_ADDR" 1 24 32, C4<10>;
L_0x11e7fd150 .functor BUFZ 1, v0x11e7f3950_0, C4<0>, C4<0>, C4<0>;
L_0x11e7fd1c0 .functor BUFZ 1, v0x11e7f39e0_0, C4<0>, C4<0>, C4<0>;
L_0x11e7fd510 .functor AND 1, L_0x11e7fd3f0, v0x11e7f3b90_0, C4<1>, C4<1>;
L_0x11e7fd5c0 .functor AND 1, L_0x11e7fd510, v0x11e7f3360_0, C4<1>, C4<1>;
L_0x11e7fd670 .functor BUFZ 32, v0x11e7ba7b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11e7fdaa0 .functor AND 1, L_0x11e7fd980, L_0x11e7fd5c0, C4<1>, C4<1>;
L_0x11e7fdbd0 .functor AND 1, L_0x11e7fdaa0, v0x11e7f3ff0_0, C4<1>, C4<1>;
L_0x11e7fe070 .functor AND 1, L_0x11e7fdf00, L_0x11e7fd5c0, C4<1>, C4<1>;
L_0x11e7fe130 .functor AND 1, L_0x11e7fe070, v0x11e7f3ff0_0, C4<1>, C4<1>;
L_0x11e7fe520 .functor AND 1, L_0x11e7fe400, L_0x11e7fd5c0, C4<1>, C4<1>;
L_0x11e7fe6b0 .functor AND 1, L_0x11e7fe520, v0x11e7f3ff0_0, C4<1>, C4<1>;
L_0x11e7feac0 .functor AND 1, L_0x11e7fe9a0, L_0x11e7fd5c0, C4<1>, C4<1>;
L_0x11e7febe0 .functor AND 1, L_0x11e7feac0, v0x11e7f3ff0_0, C4<1>, C4<1>;
L_0x11e804340 .functor OR 1, L_0x11e7fd1c0, L_0x11e7fef90, C4<0>, C4<0>;
L_0x11e804c30 .functor NOT 1, v0x11e7b0000_0, C4<0>, C4<0>, C4<0>;
L_0x11e804f20 .functor AND 1, v0x11e7b23b0_0, L_0x11e804c30, C4<1>, C4<1>;
L_0x130051330 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x11e7b81c0_0 .net/2u *"_ivl_10", 32 0, L_0x130051330;  1 drivers
v0x11e7b8260_0 .net *"_ivl_105", 13 0, L_0x11e804980;  1 drivers
L_0x130051648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11e7b8300_0 .net *"_ivl_111", 1 0, L_0x130051648;  1 drivers
v0x11e7b8390_0 .net *"_ivl_113", 0 0, L_0x11e804c30;  1 drivers
v0x11e7b8440_0 .net *"_ivl_118", 13 0, L_0x11e805020;  1 drivers
v0x11e7b8530_0 .net *"_ivl_12", 0 0, L_0x11e7fd3f0;  1 drivers
v0x11e7b85d0_0 .net *"_ivl_14", 0 0, L_0x11e7fd510;  1 drivers
v0x11e7b8680_0 .net *"_ivl_23", 1 0, L_0x11e7fd790;  1 drivers
v0x11e7b8730_0 .net *"_ivl_24", 31 0, L_0x11e7fd830;  1 drivers
L_0x130051378 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7b8840_0 .net *"_ivl_27", 29 0, L_0x130051378;  1 drivers
L_0x1300513c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7b88f0_0 .net/2u *"_ivl_28", 31 0, L_0x1300513c0;  1 drivers
v0x11e7b89a0_0 .net *"_ivl_30", 0 0, L_0x11e7fd980;  1 drivers
v0x11e7b8a40_0 .net *"_ivl_32", 0 0, L_0x11e7fdaa0;  1 drivers
v0x11e7b8af0_0 .net *"_ivl_37", 2 0, L_0x11e7fdc80;  1 drivers
v0x11e7b8ba0_0 .net *"_ivl_38", 31 0, L_0x11e7fde60;  1 drivers
L_0x130051408 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7b8c50_0 .net *"_ivl_41", 28 0, L_0x130051408;  1 drivers
L_0x130051450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11e7b8d00_0 .net/2u *"_ivl_42", 31 0, L_0x130051450;  1 drivers
v0x11e7b8e90_0 .net *"_ivl_44", 0 0, L_0x11e7fdf00;  1 drivers
v0x11e7b8f20_0 .net *"_ivl_46", 0 0, L_0x11e7fe070;  1 drivers
v0x11e7b8fc0_0 .net *"_ivl_5", 7 0, L_0x11e7fd230;  1 drivers
v0x11e7b9070_0 .net *"_ivl_51", 1 0, L_0x11e7fe1e0;  1 drivers
v0x11e7b9120_0 .net *"_ivl_52", 31 0, L_0x11e7fe280;  1 drivers
L_0x130051498 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7b91d0_0 .net *"_ivl_55", 29 0, L_0x130051498;  1 drivers
L_0x1300514e0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x11e7b9280_0 .net/2u *"_ivl_56", 31 0, L_0x1300514e0;  1 drivers
v0x11e7b9330_0 .net *"_ivl_58", 0 0, L_0x11e7fe400;  1 drivers
v0x11e7b93d0_0 .net *"_ivl_6", 32 0, L_0x11e7fd2d0;  1 drivers
v0x11e7b9480_0 .net *"_ivl_60", 0 0, L_0x11e7fe520;  1 drivers
v0x11e7b9530_0 .net *"_ivl_65", 1 0, L_0x11e7fe820;  1 drivers
v0x11e7b95e0_0 .net *"_ivl_66", 31 0, L_0x11e7fe8c0;  1 drivers
L_0x130051528 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7b9690_0 .net *"_ivl_69", 29 0, L_0x130051528;  1 drivers
L_0x130051570 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x11e7b9740_0 .net/2u *"_ivl_70", 31 0, L_0x130051570;  1 drivers
v0x11e7b97f0_0 .net *"_ivl_72", 0 0, L_0x11e7fe9a0;  1 drivers
v0x11e7b9890_0 .net *"_ivl_74", 0 0, L_0x11e7feac0;  1 drivers
v0x11e7b8db0_0 .net *"_ivl_83", 5 0, L_0x11e804530;  1 drivers
L_0x1300515b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11e7b9b20_0 .net *"_ivl_87", 1 0, L_0x1300515b8;  1 drivers
L_0x1300512e8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7b9bb0_0 .net *"_ivl_9", 24 0, L_0x1300512e8;  1 drivers
v0x11e7b9c50_0 .net *"_ivl_90", 5 0, L_0x11e804700;  1 drivers
L_0x130051600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11e7b9d00_0 .net *"_ivl_94", 1 0, L_0x130051600;  1 drivers
v0x11e7b9db0_0 .net *"_ivl_99", 13 0, L_0x11e8047a0;  1 drivers
v0x11e7b9e60_0 .net "accum_ovrflow", 0 0, v0x11e7b5190_0;  1 drivers
v0x11e7b9ef0_0 .net "clk", 0 0, L_0x11e7fd150;  1 drivers
v0x11e7b9f80_0 .net "cols", 7 0, L_0x11e7ff1d0;  1 drivers
v0x11e7ba020_0 .net "data_out_regs", 31 0, v0x11e7ab400_0;  1 drivers
v0x11e7ba100_0 .net "data_out_result", 19 0, v0x11e7b7f20_0;  1 drivers
v0x11e7ba190_0 .net "done", 0 0, v0x11e7b0000_0;  1 drivers
v0x11e7ba220_0 .net "en_max_pool", 0 0, L_0x11e7ff8c0;  1 drivers
v0x11e7ba330_0 .net "img_addr", 7 0, v0x11e7b0510_0;  1 drivers
v0x11e7ba3c0_0 .net "img_data", 23 0, v0x11e7ad220_0;  1 drivers
v0x11e7ba450_0 .net "kern_addr", 5 0, v0x11e7b06f0_0;  1 drivers
v0x11e7ba4e0_0 .net "kern_addr_mode", 0 0, L_0x11e7ff740;  1 drivers
v0x11e7ba570_0 .net "kern_cols", 2 0, L_0x11e7ff0b0;  1 drivers
v0x11e7ba600_0 .net "kern_data", 23 0, v0x11e7adc10_0;  1 drivers
v0x11e7ba690_0 .net "kerns", 2 0, L_0x11e7ff370;  1 drivers
v0x11e7ba720_0 .net "mask", 2 0, L_0x11e7ff960;  1 drivers
v0x11e7ba7b0_0 .var "rdata", 31 0;
v0x11e7ba850_0 .var "ready", 0 0;
v0x11e7ba8f0_0 .net "reset", 0 0, L_0x11e7fd1c0;  1 drivers
v0x11e7ba9c0_0 .net "result_addr", 7 0, v0x11e7b0ab0_0;  1 drivers
v0x11e7baa50_0 .net "result_cols", 7 0, L_0x11e7ff530;  1 drivers
v0x11e7baae0_0 .net "result_data", 19 0, v0x11e7b1e40_0;  1 drivers
v0x11e7babf0_0 .net "result_valid", 0 0, v0x11e7b23b0_0;  1 drivers
v0x11e7bad00_0 .net "shift", 3 0, L_0x11e7ff620;  1 drivers
v0x11e7bae10_0 .net "soft_reset", 0 0, L_0x11e7fef90;  1 drivers
v0x11e7baea0_0 .net "start", 0 0, L_0x11e7feef0;  1 drivers
v0x11e7baf30_0 .net "stride", 7 0, L_0x11e7ff490;  1 drivers
v0x11e7b9920_0 .net "valid", 0 0, L_0x11e7fd5c0;  1 drivers
v0x11e7b99b0_0 .net "wb_clk_i", 0 0, v0x11e7f3950_0;  alias, 1 drivers
v0x11e7b9a40_0 .net "wb_rst_i", 0 0, v0x11e7f39e0_0;  alias, 1 drivers
v0x11e7bafc0_0 .net "wbs_ack_o", 0 0, v0x11e7ba850_0;  alias, 1 drivers
v0x11e7bb050_0 .net "wbs_adr_i", 31 0, v0x11e7f3b00_0;  alias, 1 drivers
v0x11e7bb0e0_0 .net "wbs_cyc_i", 0 0, v0x11e7f3b90_0;  alias, 1 drivers
v0x11e7bb170_0 .net "wbs_dat_i", 31 0, v0x11e7f3c20_0;  alias, 1 drivers
v0x11e7bb200_0 .net "wbs_dat_o", 31 0, L_0x11e7fd670;  alias, 1 drivers
v0x11e7bb2a0_0 .net "wbs_sel_i", 3 0, v0x11e7f3d60_0;  alias, 1 drivers
v0x11e7bb350_0 .net "wbs_stb_i", 0 0, v0x11e7f3360_0;  alias, 1 drivers
v0x11e7bb3f0_0 .net "wbs_we_i", 0 0, v0x11e7f3ff0_0;  alias, 1 drivers
v0x11e7bb490_0 .net "we_img_ram", 0 0, L_0x11e7fe130;  1 drivers
v0x11e7bb520_0 .net "we_kern_ram", 0 0, L_0x11e7fe6b0;  1 drivers
v0x11e7bb5d0_0 .net "we_regs", 0 0, L_0x11e7fdbd0;  1 drivers
v0x11e7bb6a0_0 .net "we_res_ram", 0 0, L_0x11e7febe0;  1 drivers
L_0x11e7fd230 .part v0x11e7f3b00_0, 24, 8;
L_0x11e7fd2d0 .concat [ 8 25 0 0], L_0x11e7fd230, L_0x1300512e8;
L_0x11e7fd3f0 .cmp/eq 33, L_0x11e7fd2d0, L_0x130051330;
L_0x11e7fd790 .part v0x11e7f3b00_0, 16, 2;
L_0x11e7fd830 .concat [ 2 30 0 0], L_0x11e7fd790, L_0x130051378;
L_0x11e7fd980 .cmp/eq 32, L_0x11e7fd830, L_0x1300513c0;
L_0x11e7fdc80 .part v0x11e7f3b00_0, 16, 3;
L_0x11e7fde60 .concat [ 3 29 0 0], L_0x11e7fdc80, L_0x130051408;
L_0x11e7fdf00 .cmp/eq 32, L_0x11e7fde60, L_0x130051450;
L_0x11e7fe1e0 .part v0x11e7f3b00_0, 16, 2;
L_0x11e7fe280 .concat [ 2 30 0 0], L_0x11e7fe1e0, L_0x130051498;
L_0x11e7fe400 .cmp/eq 32, L_0x11e7fe280, L_0x1300514e0;
L_0x11e7fe820 .part v0x11e7f3b00_0, 16, 2;
L_0x11e7fe8c0 .concat [ 2 30 0 0], L_0x11e7fe820, L_0x130051528;
L_0x11e7fe9a0 .cmp/eq 32, L_0x11e7fe8c0, L_0x130051570;
L_0x11e7ffaf0 .part v0x11e7f3b00_0, 2, 2;
L_0x11e804530 .part L_0x11e7ff490, 0, 6;
L_0x11e804660 .concat [ 6 2 0 0], L_0x11e804530, L_0x1300515b8;
L_0x11e804700 .part L_0x11e7ff530, 0, 6;
L_0x11e804840 .concat [ 6 2 0 0], L_0x11e804700, L_0x130051600;
L_0x11e8048e0 .part v0x11e7f3c20_0, 0, 24;
L_0x11e8047a0 .part v0x11e7f3b00_0, 2, 14;
L_0x11e804a30 .part L_0x11e8047a0, 0, 8;
L_0x11e804b90 .part v0x11e7f3c20_0, 0, 24;
L_0x11e804980 .part v0x11e7f3b00_0, 2, 14;
L_0x11e804d00 .part L_0x11e804980, 0, 8;
L_0x11e804da0 .concat [ 6 2 0 0], v0x11e7b06f0_0, L_0x130051648;
L_0x11e805020 .part v0x11e7f3b00_0, 2, 14;
L_0x11e8050c0 .part L_0x11e805020, 0, 8;
S_0x11e7aa570 .scope module, "cfg_regs_inst" "regs" 24 100, 25 3 0, S_0x11e7a9d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x11e7aa3b0 .param/l "DWIDTH" 0 25 5, +C4<00000000000000000000000000100000>;
v0x11e7aba20_0 .net *"_ivl_6", 29 0, L_0x11e7fec70;  1 drivers
v0x11e7abae0_0 .net "accum_ovrflow", 0 0, v0x11e7b5190_0;  alias, 1 drivers
v0x11e7abb80_0 .net "addr", 1 0, L_0x11e7ffaf0;  1 drivers
v0x11e7abc10_0 .net "clk", 0 0, L_0x11e7fd150;  alias, 1 drivers
v0x11e7abca0_0 .net "cols", 7 0, L_0x11e7ff1d0;  alias, 1 drivers
v0x11e7abd70_0 .net "data_in", 31 0, v0x11e7f3c20_0;  alias, 1 drivers
v0x11e7abe00_0 .net "data_out", 31 0, v0x11e7ab400_0;  alias, 1 drivers
v0x11e7abeb0_0 .net "done", 0 0, v0x11e7b0000_0;  alias, 1 drivers
v0x11e7abf40_0 .net "en_max_pool", 0 0, L_0x11e7ff8c0;  alias, 1 drivers
v0x11e7ac060_0 .net "kern_addr_mode", 0 0, L_0x11e7ff740;  alias, 1 drivers
v0x11e7ac100_0 .net "kern_cols", 2 0, L_0x11e7ff0b0;  alias, 1 drivers
v0x11e7ac1b0_0 .net "kerns", 2 0, L_0x11e7ff370;  alias, 1 drivers
v0x11e7ac260_0 .net "mask", 2 0, L_0x11e7ff960;  alias, 1 drivers
v0x11e7ac310 .array "regs", 4 0;
v0x11e7ac310_0 .net v0x11e7ac310 0, 31 0, v0x11e7ab0c0_0; 1 drivers
v0x11e7ac310_1 .net v0x11e7ac310 1, 31 0, v0x11e7ab150_0; 1 drivers
v0x11e7ac310_2 .net v0x11e7ac310 2, 31 0, v0x11e7ab1e0_0; 1 drivers
v0x11e7ac310_3 .net v0x11e7ac310 3, 31 0, v0x11e7ab2b0_0; 1 drivers
o0x13001e370 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11e7ac310_4 .net v0x11e7ac310 4, 31 0, o0x13001e370; 0 drivers
v0x11e7ac480_0 .net "reset", 0 0, L_0x11e7fd1c0;  alias, 1 drivers
v0x11e7ac510_0 .net "result_cols", 7 0, L_0x11e7ff530;  alias, 1 drivers
v0x11e7ac5a0_0 .net "shift", 3 0, L_0x11e7ff620;  alias, 1 drivers
v0x11e7ac730_0 .net "soft_reset", 0 0, L_0x11e7fef90;  alias, 1 drivers
v0x11e7ac7c0_0 .net "start", 0 0, L_0x11e7feef0;  alias, 1 drivers
v0x11e7ac860_0 .net "stride", 7 0, L_0x11e7ff490;  alias, 1 drivers
v0x11e7ac910_0 .net "wr_en", 0 0, L_0x11e7fdbd0;  alias, 1 drivers
L_0x11e7fec70 .part v0x11e7ab0c0_0, 2, 30;
L_0x11e7fed50 .concat [ 1 1 30 0], v0x11e7b0000_0, v0x11e7b5190_0, L_0x11e7fec70;
L_0x11e7feef0 .part v0x11e7ab0c0_0, 2, 1;
L_0x11e7fef90 .part v0x11e7ab0c0_0, 3, 1;
L_0x11e7ff0b0 .part v0x11e7ab150_0, 0, 3;
L_0x11e7ff1d0 .part v0x11e7ab150_0, 8, 8;
L_0x11e7ff370 .part v0x11e7ab150_0, 16, 3;
L_0x11e7ff490 .part v0x11e7ab150_0, 24, 8;
L_0x11e7ff530 .part v0x11e7ab1e0_0, 0, 8;
L_0x11e7ff620 .part v0x11e7ab1e0_0, 8, 4;
L_0x11e7ff740 .part v0x11e7ab1e0_0, 16, 1;
L_0x11e7ff8c0 .part v0x11e7ab1e0_0, 17, 1;
L_0x11e7ff960 .part v0x11e7ab1e0_0, 18, 3;
S_0x11e7aaa60 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 25 42, 26 1 0, S_0x11e7aa570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x11e7aac30 .param/l "DWIDTH" 0 26 3, +C4<00000000000000000000000000100000>;
v0x11e7aaf60_0 .net "addr", 1 0, L_0x11e7ffaf0;  alias, 1 drivers
v0x11e7ab020_0 .net "clk", 0 0, L_0x11e7fd150;  alias, 1 drivers
v0x11e7ab0c0_0 .var "ctrl0", 31 0;
v0x11e7ab150_0 .var "ctrl1", 31 0;
v0x11e7ab1e0_0 .var "ctrl2", 31 0;
v0x11e7ab2b0_0 .var "ctrl3", 31 0;
v0x11e7ab350_0 .net "data_in", 31 0, v0x11e7f3c20_0;  alias, 1 drivers
v0x11e7ab400_0 .var "data_out", 31 0;
v0x11e7ab4b0_0 .net "reset", 0 0, L_0x11e7fd1c0;  alias, 1 drivers
v0x11e7ab5c0_0 .net "status0", 31 0, L_0x11e7fed50;  1 drivers
v0x11e7ab660_0 .net "status1", 31 0, v0x11e7ab150_0;  alias, 1 drivers
v0x11e7ab720_0 .net "status2", 31 0, v0x11e7ab1e0_0;  alias, 1 drivers
v0x11e7ab7b0_0 .net "status3", 31 0, v0x11e7ab2b0_0;  alias, 1 drivers
v0x11e7ab840_0 .net "wr_en", 0 0, L_0x11e7fdbd0;  alias, 1 drivers
E_0x11e7aae90/0 .event anyedge, v0x11e7aaf60_0, v0x11e7ab5c0_0, v0x11e7ab150_0, v0x11e7ab1e0_0;
E_0x11e7aae90/1 .event anyedge, v0x11e7ab2b0_0;
E_0x11e7aae90 .event/or E_0x11e7aae90/0, E_0x11e7aae90/1;
E_0x11e7aaf10 .event posedge, v0x11e7ab020_0;
S_0x11e7acb00 .scope module, "img_dffram" "dffram" 24 162, 27 1 0, S_0x11e7a9d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x11e7aa7f0 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x11e7aa830 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x11e7acee0_0 .net "adr_r", 7 0, v0x11e7b0510_0;  alias, 1 drivers
v0x11e7acf90_0 .net "adr_w", 7 0, L_0x11e804a30;  1 drivers
v0x11e7ad030_0 .net "clk", 0 0, L_0x11e7fd150;  alias, 1 drivers
v0x11e7ad0c0_0 .net "dat_i", 23 0, L_0x11e8048e0;  1 drivers
v0x11e7ad150_0 .var "dat_o", 23 0;
v0x11e7ad220_0 .var "dat_o2", 23 0;
v0x11e7ad2d0 .array "r", 255 0, 23 0;
v0x11e7ad370_0 .net "we", 0 0, L_0x11e7fe130;  alias, 1 drivers
S_0x11e7ad4c0 .scope module, "kerns_dffram" "dffram" 24 178, 27 1 0, S_0x11e7a9d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x11e7ad680 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x11e7ad6c0 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x11e7ad8f0_0 .net "adr_r", 7 0, L_0x11e804da0;  1 drivers
v0x11e7ad9a0_0 .net "adr_w", 7 0, L_0x11e804d00;  1 drivers
v0x11e7ada40_0 .net "clk", 0 0, L_0x11e7fd150;  alias, 1 drivers
v0x11e7adad0_0 .net "dat_i", 23 0, L_0x11e804b90;  1 drivers
v0x11e7adb60_0 .var "dat_o", 23 0;
v0x11e7adc10_0 .var "dat_o2", 23 0;
v0x11e7adcc0 .array "r", 255 0, 23 0;
v0x11e7add60_0 .net "we", 0 0, L_0x11e7fe6b0;  alias, 1 drivers
S_0x11e7adeb0 .scope module, "ren_conv_inst" "ren_conv" 24 132, 28 4 0, S_0x11e7a9d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x11e7ae070 .param/l "COL_WIDTH" 0 28 7, +C4<00000000000000000000000000001000>;
P_0x11e7ae0b0 .param/l "IMG_ADDR_WIDTH" 0 28 9, +C4<00000000000000000000000000001000>;
P_0x11e7ae0f0 .param/l "IMG_DWIDTH" 0 28 12, +C4<00000000000000000000000000011000>;
P_0x11e7ae130 .param/l "KERN_CNT_WIDTH" 0 28 8, +C4<00000000000000000000000000000011>;
P_0x11e7ae170 .param/l "KERN_COL_WIDTH" 0 28 6, +C4<00000000000000000000000000000011>;
P_0x11e7ae1b0 .param/l "KERN_DWIDTH" 0 28 13, +C4<00000000000000000000000000011000>;
P_0x11e7ae1f0 .param/l "RESULT_DWIDTH" 0 28 14, +C4<00000000000000000000000000010100>;
P_0x11e7ae230 .param/l "RSLT_ADDR_WIDTH" 0 28 10, +C4<00000000000000000000000000001000>;
P_0x11e7ae270 .param/l "SHFT_WIDTH" 0 28 11, +C4<00000000000000000000000000000100>;
v0x11e7b65e0_0 .net "accum_ovrflow", 0 0, v0x11e7b5190_0;  alias, 1 drivers
v0x11e7b66c0_0 .net "clk", 0 0, L_0x11e7fd150;  alias, 1 drivers
v0x11e7b6750_0 .net "clr_col_cnt", 0 0, v0x11e7af990_0;  1 drivers
v0x11e7b67e0_0 .net "clr_k_col_cnt", 0 0, v0x11e7afb60_0;  1 drivers
v0x11e7b6870_0 .net "cols", 7 0, L_0x11e7ff1d0;  alias, 1 drivers
v0x11e7b6940_0 .net "done", 0 0, v0x11e7b0000_0;  alias, 1 drivers
v0x11e7b6a10_0 .net "en_max_pool", 0 0, L_0x11e7ff8c0;  alias, 1 drivers
v0x11e7b6aa0_0 .net "img_addr", 7 0, v0x11e7b0510_0;  alias, 1 drivers
v0x11e7b6b70_0 .net "img_data", 23 0, v0x11e7ad220_0;  alias, 1 drivers
v0x11e7b6c80_0 .net "kern_addr", 5 0, v0x11e7b06f0_0;  alias, 1 drivers
v0x11e7b6d10_0 .net "kern_addr_mode", 0 0, L_0x11e7ff740;  alias, 1 drivers
v0x11e7b6de0_0 .net "kern_cols", 2 0, L_0x11e7ff0b0;  alias, 1 drivers
v0x11e7b6eb0_0 .net "kern_data", 23 0, v0x11e7adc10_0;  alias, 1 drivers
v0x11e7b6f80_0 .net "kerns", 2 0, L_0x11e7ff370;  alias, 1 drivers
v0x11e7b7050_0 .net "mask", 2 0, L_0x11e7ff960;  alias, 1 drivers
v0x11e7b70e0_0 .net "reset", 0 0, L_0x11e804340;  1 drivers
v0x11e7b7170_0 .net "result_addr", 7 0, v0x11e7b0ab0_0;  alias, 1 drivers
v0x11e7b7300_0 .net "result_cols", 7 0, L_0x11e804840;  1 drivers
v0x11e7b7390_0 .net "result_data", 19 0, v0x11e7b1e40_0;  alias, 1 drivers
v0x11e7b7420_0 .net "result_valid", 0 0, v0x11e7b23b0_0;  alias, 1 drivers
v0x11e7b74b0_0 .net "shift", 3 0, L_0x11e7ff620;  alias, 1 drivers
v0x11e7b7540_0 .net "start", 0 0, L_0x11e7feef0;  alias, 1 drivers
v0x11e7b7650_0 .net "stride", 7 0, L_0x11e804660;  1 drivers
S_0x11e7ae8e0 .scope module, "agu_inst" "agu" 28 59, 29 3 0, S_0x11e7adeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x11e7aeab0 .param/l "COL_WIDTH" 0 29 6, +C4<00000000000000000000000000001000>;
P_0x11e7aeaf0 .param/l "IMG_ADDR_WIDTH" 0 29 8, +C4<00000000000000000000000000001000>;
P_0x11e7aeb30 .param/l "KERN_CNT_WIDTH" 0 29 7, +C4<00000000000000000000000000000011>;
P_0x11e7aeb70 .param/l "KERN_COL_WIDTH" 0 29 5, +C4<00000000000000000000000000000011>;
P_0x11e7aebb0 .param/l "RSLT_ADDR_WIDTH" 0 29 9, +C4<00000000000000000000000000001000>;
v0x11e7af8f0_0 .net "clk", 0 0, L_0x11e7fd150;  alias, 1 drivers
v0x11e7af990_0 .var "clr_col_cnt", 0 0;
v0x11e7afa30_0 .var "clr_img_addr", 0 0;
v0x11e7afac0_0 .var "clr_img_st", 0 0;
v0x11e7afb60_0 .var "clr_k_col_cnt", 0 0;
v0x11e7afc40_0 .var "clr_kerns_cnt", 0 0;
v0x11e7afcd0_0 .net "clr_kerns_cnt_d", 7 0, v0x11e7af6d0_0;  1 drivers
v0x11e7afd80_0 .var "clr_result_addr", 0 0;
v0x11e7afe10_0 .var "col_cnt", 7 0;
v0x11e7aff40_0 .net "cols", 7 0, L_0x11e7ff1d0;  alias, 1 drivers
v0x11e7b0000_0 .var "done", 0 0;
v0x11e7b0090_0 .var "en_col_cnt", 0 0;
v0x11e7b0120_0 .var "en_img_addr", 0 0;
v0x11e7b01b0_0 .var "en_img_st", 0 0;
v0x11e7b0240_0 .var "en_k_col_cnt", 0 0;
v0x11e7b02d0_0 .var "en_kerns_cnt", 0 0;
v0x11e7b0370_0 .net "en_result_addr", 0 0, v0x11e7b23b0_0;  alias, 1 drivers
v0x11e7b0510_0 .var "img_addr", 7 0;
v0x11e7b05d0_0 .var "img_st", 7 0;
v0x11e7b0660_0 .var "k_col_cnt", 2 0;
v0x11e7b06f0_0 .var "kern_addr", 5 0;
v0x11e7b0780_0 .net "kern_addr_mode", 0 0, L_0x11e7ff740;  alias, 1 drivers
v0x11e7b0810_0 .net "kern_cols", 2 0, L_0x11e7ff0b0;  alias, 1 drivers
v0x11e7b08c0_0 .net "kerns", 2 0, L_0x11e7ff370;  alias, 1 drivers
v0x11e7b0970_0 .var "kerns_cnt", 2 0;
v0x11e7b0a00_0 .net "reset", 0 0, L_0x11e804340;  alias, 1 drivers
v0x11e7b0ab0_0 .var "result_addr", 7 0;
v0x11e7b0b50_0 .net "result_cols", 7 0, L_0x11e804840;  alias, 1 drivers
v0x11e7b0c00_0 .net "start", 0 0, L_0x11e7feef0;  alias, 1 drivers
v0x11e7b0cb0_0 .var "start_d", 0 0;
v0x11e7b0d40_0 .var "start_pedge", 0 0;
v0x11e7b0de0_0 .net "stride", 7 0, L_0x11e804660;  alias, 1 drivers
E_0x11e7aef50 .event anyedge, v0x11e7b0ab0_0, v0x11e7b0b50_0, v0x11e7b0370_0;
E_0x11e7aefc0 .event anyedge, v0x11e7ac7c0_0, v0x11e7b0cb0_0;
E_0x11e7af010 .event anyedge, v0x11e7ac060_0, v0x11e7b0970_0, v0x11e7b0660_0;
E_0x11e7af090 .event anyedge, v0x11e7ac7c0_0;
E_0x11e7af0d0 .event anyedge, v0x11e7afb60_0;
E_0x11e7af150 .event anyedge, v0x11e7af990_0;
E_0x11e7af1a0 .event anyedge, v0x11e7b0970_0, v0x11e7ac1b0_0, v0x11e7b02d0_0;
E_0x11e7af220 .event anyedge, v0x11e7afe10_0, v0x11e7abca0_0, v0x11e7b0090_0;
E_0x11e7af280 .event anyedge, v0x11e7b0660_0, v0x11e7ac100_0, v0x11e7ac7c0_0;
S_0x11e7af310 .scope module, "ser_shift_done" "serial_shift" 29 126, 30 1 0, S_0x11e7ae8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x11e7af1e0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x11e7af630_0 .net "clk", 0 0, L_0x11e7fd150;  alias, 1 drivers
v0x11e7af6d0_0 .var "par_out", 7 0;
v0x11e7af770_0 .net "reset", 0 0, L_0x11e804340;  alias, 1 drivers
v0x11e7af800_0 .net "ser_in", 0 0, v0x11e7afc40_0;  1 drivers
S_0x11e7b1010 .scope module, "datapath_inst" "datapath" 28 87, 31 6 0, S_0x11e7adeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x11e7b11e0 .param/l "CLR_DLY" 1 31 168, +C4<00000000000000000000000000000010>;
P_0x11e7b1220 .param/l "CLR_DLY_WIDTH" 1 31 169, +C4<00000000000000000000000000000011>;
P_0x11e7b1260 .param/l "DLY_WIDTH" 1 31 152, +C4<00000000000000000000000000010000>;
P_0x11e7b12a0 .param/l "IMG_DWIDTH" 0 31 8, +C4<00000000000000000000000000011000>;
P_0x11e7b12e0 .param/l "KERN_DWIDTH" 0 31 9, +C4<00000000000000000000000000011000>;
P_0x11e7b1320 .param/l "RESULT_DWIDTH" 0 31 10, +C4<00000000000000000000000000010100>;
P_0x11e7b1360 .param/l "SHFT_WIDTH" 0 31 11, +C4<00000000000000000000000000000100>;
L_0x11e8041c0 .functor OR 1, L_0x11e804340, L_0x11e804120, C4<0>, C4<0>;
L_0x11e8042d0 .functor AND 1, v0x11e7b55f0_0, L_0x11e804230, C4<1>, C4<1>;
v0x11e7b5030_0 .net *"_ivl_13", 0 0, L_0x11e804120;  1 drivers
v0x11e7b50f0_0 .net *"_ivl_17", 0 0, L_0x11e804230;  1 drivers
v0x11e7b5190_0 .var "accum_ovrflow", 0 0;
v0x11e7b5260_0 .net "clk", 0 0, L_0x11e7fd150;  alias, 1 drivers
v0x11e7b52f0_0 .net "clr_col_cnt", 0 0, v0x11e7af990_0;  alias, 1 drivers
v0x11e7b5400_0 .net "clr_col_cnt_d", 7 0, v0x11e7b3b40_0;  1 drivers
v0x11e7b5490_0 .net "clr_k_col_cnt", 0 0, v0x11e7afb60_0;  alias, 1 drivers
v0x11e7b5560_0 .net "clr_k_col_cnt_d", 2 0, v0x11e7b4210_0;  1 drivers
v0x11e7b55f0_0 .var "clr_mult_accum", 0 0;
v0x11e7b5700_0 .net "en_max_pool", 0 0, L_0x11e7ff8c0;  alias, 1 drivers
v0x11e7b5790_0 .net "img_data", 23 0, v0x11e7ad220_0;  alias, 1 drivers
v0x11e7b5820_0 .net "kern_data", 23 0, v0x11e7adc10_0;  alias, 1 drivers
v0x11e7b58b0_0 .net "mask", 2 0, L_0x11e7ff960;  alias, 1 drivers
v0x11e7b5960_0 .var "mult_accum", 19 0;
v0x11e7b5a10_0 .var "mult_accum_mux", 20 0;
v0x11e7b5aa0_0 .var "mult_accum_r", 20 0;
v0x11e7b5b50_0 .net "mult_out0", 15 0, v0x11e7b2a30_0;  1 drivers
v0x11e7b5d10_0 .var "mult_out0_r", 15 0;
v0x11e7b5da0_0 .net "mult_out1", 15 0, v0x11e7b3070_0;  1 drivers
v0x11e7b5e30_0 .var "mult_out1_r", 15 0;
v0x11e7b5ec0_0 .net "mult_out2", 15 0, v0x11e7b36a0_0;  1 drivers
v0x11e7b5f50_0 .var "mult_out2_r", 15 0;
v0x11e7b5ff0_0 .net "reset", 0 0, L_0x11e804340;  alias, 1 drivers
v0x11e7b6080_0 .net "result_data", 19 0, v0x11e7b1e40_0;  alias, 1 drivers
v0x11e7b6140_0 .net "result_valid", 0 0, v0x11e7b23b0_0;  alias, 1 drivers
v0x11e7b6210_0 .net "shift", 3 0, L_0x11e7ff620;  alias, 1 drivers
v0x11e7b62e0_0 .net "shift_out", 19 0, v0x11e7b4ef0_0;  1 drivers
v0x11e7b63b0_0 .net "start", 0 0, L_0x11e7feef0;  alias, 1 drivers
v0x11e7b6440_0 .net "start_d", 15 0, v0x11e7b4740_0;  1 drivers
E_0x11e7b17f0 .event anyedge, v0x11e7b4210_0, v0x11e7b4740_0;
E_0x11e7b1840 .event anyedge, v0x11e7b5aa0_0;
E_0x11e7b1890 .event anyedge, v0x11e7b55f0_0, v0x11e7b5aa0_0;
L_0x11e7ffb90 .part v0x11e7ad220_0, 0, 8;
L_0x11e7ffcb0 .part v0x11e7adc10_0, 0, 8;
L_0x11e7ffdd0 .part v0x11e7ad220_0, 8, 8;
L_0x11e7ffe70 .part v0x11e7adc10_0, 8, 8;
L_0x11e7fff10 .part v0x11e7ad220_0, 16, 8;
L_0x11e804080 .part v0x11e7adc10_0, 16, 8;
L_0x11e804120 .part v0x11e7b3b40_0, 3, 1;
L_0x11e804230 .part v0x11e7b4740_0, 2, 1;
S_0x11e7b18f0 .scope module, "max_pool_inst" "max_pool" 31 141, 32 1 0, S_0x11e7b1010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x11e7b1a60 .param/l "DWIDTH" 0 32 3, +C4<00000000000000000000000000010100>;
v0x11e7b1d00_0 .net "clk", 0 0, L_0x11e7fd150;  alias, 1 drivers
v0x11e7b1da0_0 .net "data_in", 19 0, v0x11e7b4ef0_0;  alias, 1 drivers
v0x11e7b1e40_0 .var "data_out", 19 0;
v0x11e7b1ed0_0 .var "data_r", 19 0;
v0x11e7b1f60_0 .net "en_maxpool", 0 0, L_0x11e7ff8c0;  alias, 1 drivers
v0x11e7b2030_0 .var "max_pool_out", 19 0;
v0x11e7b20c0_0 .var "max_pool_valid", 0 0;
v0x11e7b2150_0 .net "reset", 0 0, L_0x11e8041c0;  1 drivers
v0x11e7b21f0_0 .var "toggle", 0 0;
v0x11e7b2310_0 .net "valid_in", 0 0, L_0x11e8042d0;  1 drivers
v0x11e7b23b0_0 .var "valid_out", 0 0;
E_0x11e7b1c50 .event anyedge, v0x11e7b21f0_0, v0x11e7b2310_0;
E_0x11e7b1cb0 .event anyedge, v0x11e7b1ed0_0, v0x11e7b1da0_0;
S_0x11e7b24c0 .scope module, "mult_inst0" "mult" 31 58, 33 1 0, S_0x11e7b1010;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x11e7b2690 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x11e7b26d0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x11e7b28d0_0 .net "a", 7 0, L_0x11e7ffb90;  1 drivers
v0x11e7b2990_0 .net "b", 7 0, L_0x11e7ffcb0;  1 drivers
v0x11e7b2a30_0 .var "out", 15 0;
E_0x11e7b2880 .event anyedge, v0x11e7b28d0_0, v0x11e7b2990_0;
S_0x11e7b2ad0 .scope module, "mult_inst1" "mult" 31 70, 33 1 0, S_0x11e7b1010;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x11e7b2c90 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x11e7b2cd0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x11e7b2f10_0 .net "a", 7 0, L_0x11e7ffdd0;  1 drivers
v0x11e7b2fd0_0 .net "b", 7 0, L_0x11e7ffe70;  1 drivers
v0x11e7b3070_0 .var "out", 15 0;
E_0x11e7b2ec0 .event anyedge, v0x11e7b2f10_0, v0x11e7b2fd0_0;
S_0x11e7b3110 .scope module, "mult_inst2" "mult" 31 82, 33 1 0, S_0x11e7b1010;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x11e7b32d0 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x11e7b3310 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x11e7b3540_0 .net "a", 7 0, L_0x11e7fff10;  1 drivers
v0x11e7b3600_0 .net "b", 7 0, L_0x11e804080;  1 drivers
v0x11e7b36a0_0 .var "out", 15 0;
E_0x11e7b34e0 .event anyedge, v0x11e7b3540_0, v0x11e7b3600_0;
S_0x11e7b3740 .scope module, "ser_shift_clr_col" "serial_shift" 31 192, 30 1 0, S_0x11e7b1010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x11e7b3940 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x11e7b3aa0_0 .net "clk", 0 0, L_0x11e7fd150;  alias, 1 drivers
v0x11e7b3b40_0 .var "par_out", 7 0;
v0x11e7b3be0_0 .net "reset", 0 0, L_0x11e804340;  alias, 1 drivers
v0x11e7b3c70_0 .net "ser_in", 0 0, v0x11e7af990_0;  alias, 1 drivers
S_0x11e7b3d30 .scope module, "ser_shift_clr_k_col" "serial_shift" 31 176, 30 1 0, S_0x11e7b1010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x11e7b3ef0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000000011>;
v0x11e7b4070_0 .net "clk", 0 0, L_0x11e7fd150;  alias, 1 drivers
v0x11e7b4210_0 .var "par_out", 2 0;
v0x11e7b42a0_0 .net "reset", 0 0, L_0x11e804340;  alias, 1 drivers
v0x11e7b4330_0 .net "ser_in", 0 0, v0x11e7afb60_0;  alias, 1 drivers
S_0x11e7b43c0 .scope module, "ser_shift_start" "serial_shift" 31 159, 30 1 0, S_0x11e7b1010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x11e7b4530 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000010000>;
v0x11e7b46b0_0 .net "clk", 0 0, L_0x11e7fd150;  alias, 1 drivers
v0x11e7b4740_0 .var "par_out", 15 0;
v0x11e7b47e0_0 .net "reset", 0 0, L_0x11e804340;  alias, 1 drivers
v0x11e7b48f0_0 .net "ser_in", 0 0, L_0x11e7feef0;  alias, 1 drivers
S_0x11e7b4980 .scope module, "shifter_inst" "shifter" 31 129, 34 1 0, S_0x11e7b1010;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x11e7b4b40 .param/l "IN_WIDTH" 0 34 3, +C4<00000000000000000000000000010100>;
P_0x11e7b4b80 .param/l "OUT_WIDTH" 0 34 5, +C4<00000000000000000000000000010100>;
P_0x11e7b4bc0 .param/l "SHFT_WIDTH" 0 34 4, +C4<00000000000000000000000000000100>;
v0x11e7b4e30_0 .net "in", 19 0, v0x11e7b5960_0;  1 drivers
v0x11e7b4ef0_0 .var "out", 19 0;
v0x11e7b4f90_0 .net "shift", 3 0, L_0x11e7ff620;  alias, 1 drivers
E_0x11e7b4dd0 .event anyedge, v0x11e7ac5a0_0, v0x11e7b4e30_0;
S_0x11e7b7810 .scope module, "results_dffram" "dffram" 24 194, 27 1 0, S_0x11e7a9d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x11e7ae630 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x11e7ae670 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000010100>;
v0x11e7b7c00_0 .net "adr_r", 7 0, L_0x11e8050c0;  1 drivers
v0x11e7b7cb0_0 .net "adr_w", 7 0, v0x11e7b0ab0_0;  alias, 1 drivers
v0x11e7b7d50_0 .net "clk", 0 0, L_0x11e7fd150;  alias, 1 drivers
v0x11e7b7de0_0 .net "dat_i", 19 0, v0x11e7b1e40_0;  alias, 1 drivers
v0x11e7b7e70_0 .var "dat_o", 19 0;
v0x11e7b7f20_0 .var "dat_o2", 19 0;
v0x11e7b7fd0 .array "r", 255 0, 19 0;
v0x11e7b8070_0 .net "we", 0 0, L_0x11e804f20;  1 drivers
S_0x11e7bb810 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 23 93, 24 6 0, S_0x11e7a9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x11e7bb980 .param/l "COL_WIDTH" 0 24 12, +C4<00000000000000000000000000001000>;
P_0x11e7bb9c0 .param/l "IMG_ADDR_WIDTH" 0 24 14, +C4<00000000000000000000000000001000>;
P_0x11e7bba00 .param/l "KERN_CNT_WIDTH" 0 24 13, +C4<00000000000000000000000000000011>;
P_0x11e7bba40 .param/l "KERN_COL_WIDTH" 0 24 11, +C4<00000000000000000000000000000011>;
P_0x11e7bba80 .param/l "MY_ADDR" 0 24 8, C4<000000000000000000000000000110001>;
P_0x11e7bbac0 .param/l "MY_ADDR_LSB" 0 24 10, +C4<00000000000000000000000000011000>;
P_0x11e7bbb00 .param/l "MY_ADDR_MSB" 0 24 9, +C4<00000000000000000000000000100000>;
P_0x11e7bbb40 .param/l "RSLT_ADDR_WIDTH" 0 24 15, +C4<00000000000000000000000000001000>;
P_0x11e7bbb80 .param/l "WBS_END_ADDR" 1 24 33, C4<010000>;
P_0x11e7bbbc0 .param/l "WBS_START_ADDR" 1 24 32, C4<10>;
L_0x11e805250 .functor BUFZ 1, v0x11e7f3950_0, C4<0>, C4<0>, C4<0>;
L_0x11e8052c0 .functor BUFZ 1, v0x11e7f39e0_0, C4<0>, C4<0>, C4<0>;
L_0x11e805570 .functor AND 1, L_0x11e805450, v0x11e7f3b90_0, C4<1>, C4<1>;
L_0x11e805640 .functor AND 1, L_0x11e805570, v0x11e7f3360_0, C4<1>, C4<1>;
L_0x11e805730 .functor BUFZ 32, v0x11e7cc3a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11e805cf0 .functor AND 1, L_0x11e805bd0, L_0x11e805640, C4<1>, C4<1>;
L_0x11e805e20 .functor AND 1, L_0x11e805cf0, v0x11e7f3ff0_0, C4<1>, C4<1>;
L_0x11e806240 .functor AND 1, L_0x11e8060d0, L_0x11e805640, C4<1>, C4<1>;
L_0x11e806300 .functor AND 1, L_0x11e806240, v0x11e7f3ff0_0, C4<1>, C4<1>;
L_0x11e8066b0 .functor AND 1, L_0x11e8065d0, L_0x11e805640, C4<1>, C4<1>;
L_0x11e806840 .functor AND 1, L_0x11e8066b0, v0x11e7f3ff0_0, C4<1>, C4<1>;
L_0x11e806950 .functor AND 1, L_0x11e806ac0, L_0x11e805640, C4<1>, C4<1>;
L_0x11e806d10 .functor AND 1, L_0x11e806950, v0x11e7f3ff0_0, C4<1>, C4<1>;
L_0x11e8083a0 .functor OR 1, L_0x11e8052c0, L_0x11e8070c0, C4<0>, C4<0>;
L_0x11e808de0 .functor NOT 1, v0x11e7c1bf0_0, C4<0>, C4<0>, C4<0>;
L_0x11e8090d0 .functor AND 1, v0x11e7c3fa0_0, L_0x11e808de0, C4<1>, C4<1>;
L_0x1300516d8 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v0x11e7c9db0_0 .net/2u *"_ivl_10", 32 0, L_0x1300516d8;  1 drivers
v0x11e7c9e50_0 .net *"_ivl_105", 13 0, L_0x11e7dea10;  1 drivers
L_0x1300519f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11e7c9ef0_0 .net *"_ivl_111", 1 0, L_0x1300519f0;  1 drivers
v0x11e7c9f80_0 .net *"_ivl_113", 0 0, L_0x11e808de0;  1 drivers
v0x11e7ca030_0 .net *"_ivl_118", 13 0, L_0x11e8091d0;  1 drivers
v0x11e7ca120_0 .net *"_ivl_12", 0 0, L_0x11e805450;  1 drivers
v0x11e7ca1c0_0 .net *"_ivl_14", 0 0, L_0x11e805570;  1 drivers
v0x11e7ca270_0 .net *"_ivl_23", 1 0, L_0x11e805880;  1 drivers
v0x11e7ca320_0 .net *"_ivl_24", 31 0, L_0x11e7fdd20;  1 drivers
L_0x130051720 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7ca430_0 .net *"_ivl_27", 29 0, L_0x130051720;  1 drivers
L_0x130051768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7ca4e0_0 .net/2u *"_ivl_28", 31 0, L_0x130051768;  1 drivers
v0x11e7ca590_0 .net *"_ivl_30", 0 0, L_0x11e805bd0;  1 drivers
v0x11e7ca630_0 .net *"_ivl_32", 0 0, L_0x11e805cf0;  1 drivers
v0x11e7ca6e0_0 .net *"_ivl_37", 2 0, L_0x11e805ed0;  1 drivers
v0x11e7ca790_0 .net *"_ivl_38", 31 0, L_0x11e805fb0;  1 drivers
L_0x1300517b0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7ca840_0 .net *"_ivl_41", 28 0, L_0x1300517b0;  1 drivers
L_0x1300517f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11e7ca8f0_0 .net/2u *"_ivl_42", 31 0, L_0x1300517f8;  1 drivers
v0x11e7caa80_0 .net *"_ivl_44", 0 0, L_0x11e8060d0;  1 drivers
v0x11e7cab10_0 .net *"_ivl_46", 0 0, L_0x11e806240;  1 drivers
v0x11e7cabb0_0 .net *"_ivl_5", 7 0, L_0x11e805330;  1 drivers
v0x11e7cac60_0 .net *"_ivl_51", 1 0, L_0x11e8063b0;  1 drivers
v0x11e7cad10_0 .net *"_ivl_52", 31 0, L_0x11e806450;  1 drivers
L_0x130051840 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7cadc0_0 .net *"_ivl_55", 29 0, L_0x130051840;  1 drivers
L_0x130051888 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x11e7cae70_0 .net/2u *"_ivl_56", 31 0, L_0x130051888;  1 drivers
v0x11e7caf20_0 .net *"_ivl_58", 0 0, L_0x11e8065d0;  1 drivers
v0x11e7cafc0_0 .net *"_ivl_6", 32 0, L_0x11e804e40;  1 drivers
v0x11e7cb070_0 .net *"_ivl_60", 0 0, L_0x11e8066b0;  1 drivers
v0x11e7cb120_0 .net *"_ivl_65", 1 0, L_0x11e8068b0;  1 drivers
v0x11e7cb1d0_0 .net *"_ivl_66", 31 0, L_0x11e8069c0;  1 drivers
L_0x1300518d0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7cb280_0 .net *"_ivl_69", 29 0, L_0x1300518d0;  1 drivers
L_0x130051918 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x11e7cb330_0 .net/2u *"_ivl_70", 31 0, L_0x130051918;  1 drivers
v0x11e7cb3e0_0 .net *"_ivl_72", 0 0, L_0x11e806ac0;  1 drivers
v0x11e7cb480_0 .net *"_ivl_74", 0 0, L_0x11e806950;  1 drivers
v0x11e7ca9a0_0 .net *"_ivl_83", 5 0, L_0x11e808590;  1 drivers
L_0x130051960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11e7cb710_0 .net *"_ivl_87", 1 0, L_0x130051960;  1 drivers
L_0x130051690 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7cb7a0_0 .net *"_ivl_9", 24 0, L_0x130051690;  1 drivers
v0x11e7cb840_0 .net *"_ivl_90", 5 0, L_0x11e808760;  1 drivers
L_0x1300519a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11e7cb8f0_0 .net *"_ivl_94", 1 0, L_0x1300519a8;  1 drivers
v0x11e7cb9a0_0 .net *"_ivl_99", 13 0, L_0x11e808800;  1 drivers
v0x11e7cba50_0 .net "accum_ovrflow", 0 0, v0x11e7c6d80_0;  1 drivers
v0x11e7cbae0_0 .net "clk", 0 0, L_0x11e805250;  1 drivers
v0x11e7cbb70_0 .net "cols", 7 0, L_0x11e807300;  1 drivers
v0x11e7cbc10_0 .net "data_out_regs", 31 0, v0x11e7bcfc0_0;  1 drivers
v0x11e7cbcf0_0 .net "data_out_result", 19 0, v0x11e7c9b10_0;  1 drivers
v0x11e7cbd80_0 .net "done", 0 0, v0x11e7c1bf0_0;  1 drivers
v0x11e7cbe10_0 .net "en_max_pool", 0 0, L_0x11e8079f0;  1 drivers
v0x11e7cbf20_0 .net "img_addr", 7 0, v0x11e7c2100_0;  1 drivers
v0x11e7cbfb0_0 .net "img_data", 23 0, v0x11e7bee10_0;  1 drivers
v0x11e7cc040_0 .net "kern_addr", 5 0, v0x11e7c22e0_0;  1 drivers
v0x11e7cc0d0_0 .net "kern_addr_mode", 0 0, L_0x11e807870;  1 drivers
v0x11e7cc160_0 .net "kern_cols", 2 0, L_0x11e8071e0;  1 drivers
v0x11e7cc1f0_0 .net "kern_data", 23 0, v0x11e7bf800_0;  1 drivers
v0x11e7cc280_0 .net "kerns", 2 0, L_0x11e8074a0;  1 drivers
v0x11e7cc310_0 .net "mask", 2 0, L_0x11e807a90;  1 drivers
v0x11e7cc3a0_0 .var "rdata", 31 0;
v0x11e7cc440_0 .var "ready", 0 0;
v0x11e7cc4e0_0 .net "reset", 0 0, L_0x11e8052c0;  1 drivers
v0x11e7cc5b0_0 .net "result_addr", 7 0, v0x11e7c26a0_0;  1 drivers
v0x11e7cc640_0 .net "result_cols", 7 0, L_0x11e807660;  1 drivers
v0x11e7cc6d0_0 .net "result_data", 19 0, v0x11e7c3a30_0;  1 drivers
v0x11e7cc7e0_0 .net "result_valid", 0 0, v0x11e7c3fa0_0;  1 drivers
v0x11e7cc8f0_0 .net "shift", 3 0, L_0x11e807750;  1 drivers
v0x11e7cca00_0 .net "soft_reset", 0 0, L_0x11e8070c0;  1 drivers
v0x11e7cca90_0 .net "start", 0 0, L_0x11e807020;  1 drivers
v0x11e7ccb20_0 .net "stride", 7 0, L_0x11e8075c0;  1 drivers
v0x11e7cb510_0 .net "valid", 0 0, L_0x11e805640;  1 drivers
v0x11e7cb5a0_0 .net "wb_clk_i", 0 0, v0x11e7f3950_0;  alias, 1 drivers
v0x11e7cb630_0 .net "wb_rst_i", 0 0, v0x11e7f39e0_0;  alias, 1 drivers
v0x11e7ccbb0_0 .net "wbs_ack_o", 0 0, v0x11e7cc440_0;  alias, 1 drivers
v0x11e7ccc40_0 .net "wbs_adr_i", 31 0, v0x11e7f3b00_0;  alias, 1 drivers
v0x11e7cccd0_0 .net "wbs_cyc_i", 0 0, v0x11e7f3b90_0;  alias, 1 drivers
v0x11e7ccd60_0 .net "wbs_dat_i", 31 0, v0x11e7f3c20_0;  alias, 1 drivers
v0x11e7ccdf0_0 .net "wbs_dat_o", 31 0, L_0x11e805730;  alias, 1 drivers
v0x11e7cce80_0 .net "wbs_sel_i", 3 0, v0x11e7f3d60_0;  alias, 1 drivers
v0x11e7ccf10_0 .net "wbs_stb_i", 0 0, v0x11e7f3360_0;  alias, 1 drivers
v0x11e7ccfc0_0 .net "wbs_we_i", 0 0, v0x11e7f3ff0_0;  alias, 1 drivers
v0x11e7cd070_0 .net "we_img_ram", 0 0, L_0x11e806300;  1 drivers
v0x11e7cd120_0 .net "we_kern_ram", 0 0, L_0x11e806840;  1 drivers
v0x11e7cd1d0_0 .net "we_regs", 0 0, L_0x11e805e20;  1 drivers
v0x11e7cd2a0_0 .net "we_res_ram", 0 0, L_0x11e806d10;  1 drivers
L_0x11e805330 .part v0x11e7f3b00_0, 24, 8;
L_0x11e804e40 .concat [ 8 25 0 0], L_0x11e805330, L_0x130051690;
L_0x11e805450 .cmp/eq 33, L_0x11e804e40, L_0x1300516d8;
L_0x11e805880 .part v0x11e7f3b00_0, 16, 2;
L_0x11e7fdd20 .concat [ 2 30 0 0], L_0x11e805880, L_0x130051720;
L_0x11e805bd0 .cmp/eq 32, L_0x11e7fdd20, L_0x130051768;
L_0x11e805ed0 .part v0x11e7f3b00_0, 16, 3;
L_0x11e805fb0 .concat [ 3 29 0 0], L_0x11e805ed0, L_0x1300517b0;
L_0x11e8060d0 .cmp/eq 32, L_0x11e805fb0, L_0x1300517f8;
L_0x11e8063b0 .part v0x11e7f3b00_0, 16, 2;
L_0x11e806450 .concat [ 2 30 0 0], L_0x11e8063b0, L_0x130051840;
L_0x11e8065d0 .cmp/eq 32, L_0x11e806450, L_0x130051888;
L_0x11e8068b0 .part v0x11e7f3b00_0, 16, 2;
L_0x11e8069c0 .concat [ 2 30 0 0], L_0x11e8068b0, L_0x1300518d0;
L_0x11e806ac0 .cmp/eq 32, L_0x11e8069c0, L_0x130051918;
L_0x11e807c20 .part v0x11e7f3b00_0, 2, 2;
L_0x11e808590 .part L_0x11e8075c0, 0, 6;
L_0x11e8086c0 .concat [ 6 2 0 0], L_0x11e808590, L_0x130051960;
L_0x11e808760 .part L_0x11e807660, 0, 6;
L_0x11e8088a0 .concat [ 6 2 0 0], L_0x11e808760, L_0x1300519a8;
L_0x11e808940 .part v0x11e7f3c20_0, 0, 24;
L_0x11e808800 .part v0x11e7f3b00_0, 2, 14;
L_0x11e808be0 .part L_0x11e808800, 0, 8;
L_0x11e808d40 .part v0x11e7f3c20_0, 0, 24;
L_0x11e7dea10 .part v0x11e7f3b00_0, 2, 14;
L_0x11e808eb0 .part L_0x11e7dea10, 0, 8;
L_0x11e808f50 .concat [ 6 2 0 0], v0x11e7c22e0_0, L_0x1300519f0;
L_0x11e8091d0 .part v0x11e7f3b00_0, 2, 14;
L_0x11e809270 .part L_0x11e8091d0, 0, 8;
S_0x11e7bc140 .scope module, "cfg_regs_inst" "regs" 24 100, 25 3 0, S_0x11e7bb810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x11e7bbf40 .param/l "DWIDTH" 0 25 5, +C4<00000000000000000000000000100000>;
v0x11e7bd5e0_0 .net *"_ivl_6", 29 0, L_0x11e806da0;  1 drivers
v0x11e7bd6a0_0 .net "accum_ovrflow", 0 0, v0x11e7c6d80_0;  alias, 1 drivers
v0x11e7bd740_0 .net "addr", 1 0, L_0x11e807c20;  1 drivers
v0x11e7bd7d0_0 .net "clk", 0 0, L_0x11e805250;  alias, 1 drivers
v0x11e7bd860_0 .net "cols", 7 0, L_0x11e807300;  alias, 1 drivers
v0x11e7bd930_0 .net "data_in", 31 0, v0x11e7f3c20_0;  alias, 1 drivers
v0x11e7bda40_0 .net "data_out", 31 0, v0x11e7bcfc0_0;  alias, 1 drivers
v0x11e7bdaf0_0 .net "done", 0 0, v0x11e7c1bf0_0;  alias, 1 drivers
v0x11e7bdb80_0 .net "en_max_pool", 0 0, L_0x11e8079f0;  alias, 1 drivers
v0x11e7bdc90_0 .net "kern_addr_mode", 0 0, L_0x11e807870;  alias, 1 drivers
v0x11e7bdd20_0 .net "kern_cols", 2 0, L_0x11e8071e0;  alias, 1 drivers
v0x11e7bddb0_0 .net "kerns", 2 0, L_0x11e8074a0;  alias, 1 drivers
v0x11e7bde50_0 .net "mask", 2 0, L_0x11e807a90;  alias, 1 drivers
v0x11e7bdf00 .array "regs", 4 0;
v0x11e7bdf00_0 .net v0x11e7bdf00 0, 31 0, v0x11e7bcc90_0; 1 drivers
v0x11e7bdf00_1 .net v0x11e7bdf00 1, 31 0, v0x11e7bcd20_0; 1 drivers
v0x11e7bdf00_2 .net v0x11e7bdf00 2, 31 0, v0x11e7bcdb0_0; 1 drivers
v0x11e7bdf00_3 .net v0x11e7bdf00 3, 31 0, v0x11e7bce80_0; 1 drivers
o0x130021ac0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11e7bdf00_4 .net v0x11e7bdf00 4, 31 0, o0x130021ac0; 0 drivers
v0x11e7be070_0 .net "reset", 0 0, L_0x11e8052c0;  alias, 1 drivers
v0x11e7be100_0 .net "result_cols", 7 0, L_0x11e807660;  alias, 1 drivers
v0x11e7be190_0 .net "shift", 3 0, L_0x11e807750;  alias, 1 drivers
v0x11e7be320_0 .net "soft_reset", 0 0, L_0x11e8070c0;  alias, 1 drivers
v0x11e7be3b0_0 .net "start", 0 0, L_0x11e807020;  alias, 1 drivers
v0x11e7be450_0 .net "stride", 7 0, L_0x11e8075c0;  alias, 1 drivers
v0x11e7be500_0 .net "wr_en", 0 0, L_0x11e805e20;  alias, 1 drivers
L_0x11e806da0 .part v0x11e7bcc90_0, 2, 30;
L_0x11e806e80 .concat [ 1 1 30 0], v0x11e7c1bf0_0, v0x11e7c6d80_0, L_0x11e806da0;
L_0x11e807020 .part v0x11e7bcc90_0, 2, 1;
L_0x11e8070c0 .part v0x11e7bcc90_0, 3, 1;
L_0x11e8071e0 .part v0x11e7bcd20_0, 0, 3;
L_0x11e807300 .part v0x11e7bcd20_0, 8, 8;
L_0x11e8074a0 .part v0x11e7bcd20_0, 16, 3;
L_0x11e8075c0 .part v0x11e7bcd20_0, 24, 8;
L_0x11e807660 .part v0x11e7bcdb0_0, 0, 8;
L_0x11e807750 .part v0x11e7bcdb0_0, 8, 4;
L_0x11e807870 .part v0x11e7bcdb0_0, 16, 1;
L_0x11e8079f0 .part v0x11e7bcdb0_0, 17, 1;
L_0x11e807a90 .part v0x11e7bcdb0_0, 18, 3;
S_0x11e7bc630 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 25 42, 26 1 0, S_0x11e7bc140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x11e7bc800 .param/l "DWIDTH" 0 26 3, +C4<00000000000000000000000000100000>;
v0x11e7bcb30_0 .net "addr", 1 0, L_0x11e807c20;  alias, 1 drivers
v0x11e7bcbf0_0 .net "clk", 0 0, L_0x11e805250;  alias, 1 drivers
v0x11e7bcc90_0 .var "ctrl0", 31 0;
v0x11e7bcd20_0 .var "ctrl1", 31 0;
v0x11e7bcdb0_0 .var "ctrl2", 31 0;
v0x11e7bce80_0 .var "ctrl3", 31 0;
v0x11e7bcf20_0 .net "data_in", 31 0, v0x11e7f3c20_0;  alias, 1 drivers
v0x11e7bcfc0_0 .var "data_out", 31 0;
v0x11e7bd070_0 .net "reset", 0 0, L_0x11e8052c0;  alias, 1 drivers
v0x11e7bd180_0 .net "status0", 31 0, L_0x11e806e80;  1 drivers
v0x11e7bd220_0 .net "status1", 31 0, v0x11e7bcd20_0;  alias, 1 drivers
v0x11e7bd2e0_0 .net "status2", 31 0, v0x11e7bcdb0_0;  alias, 1 drivers
v0x11e7bd370_0 .net "status3", 31 0, v0x11e7bce80_0;  alias, 1 drivers
v0x11e7bd400_0 .net "wr_en", 0 0, L_0x11e805e20;  alias, 1 drivers
E_0x11e7bca60/0 .event anyedge, v0x11e7bcb30_0, v0x11e7bd180_0, v0x11e7bcd20_0, v0x11e7bcdb0_0;
E_0x11e7bca60/1 .event anyedge, v0x11e7bce80_0;
E_0x11e7bca60 .event/or E_0x11e7bca60/0, E_0x11e7bca60/1;
E_0x11e7bcae0 .event posedge, v0x11e7bcbf0_0;
S_0x11e7be6f0 .scope module, "img_dffram" "dffram" 24 162, 27 1 0, S_0x11e7bb810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x11e7bc3c0 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x11e7bc400 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x11e7bead0_0 .net "adr_r", 7 0, v0x11e7c2100_0;  alias, 1 drivers
v0x11e7beb80_0 .net "adr_w", 7 0, L_0x11e808be0;  1 drivers
v0x11e7bec20_0 .net "clk", 0 0, L_0x11e805250;  alias, 1 drivers
v0x11e7becb0_0 .net "dat_i", 23 0, L_0x11e808940;  1 drivers
v0x11e7bed40_0 .var "dat_o", 23 0;
v0x11e7bee10_0 .var "dat_o2", 23 0;
v0x11e7beec0 .array "r", 255 0, 23 0;
v0x11e7bef60_0 .net "we", 0 0, L_0x11e806300;  alias, 1 drivers
S_0x11e7bf0b0 .scope module, "kerns_dffram" "dffram" 24 178, 27 1 0, S_0x11e7bb810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x11e7bf270 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x11e7bf2b0 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x11e7bf4e0_0 .net "adr_r", 7 0, L_0x11e808f50;  1 drivers
v0x11e7bf590_0 .net "adr_w", 7 0, L_0x11e808eb0;  1 drivers
v0x11e7bf630_0 .net "clk", 0 0, L_0x11e805250;  alias, 1 drivers
v0x11e7bf6c0_0 .net "dat_i", 23 0, L_0x11e808d40;  1 drivers
v0x11e7bf750_0 .var "dat_o", 23 0;
v0x11e7bf800_0 .var "dat_o2", 23 0;
v0x11e7bf8b0 .array "r", 255 0, 23 0;
v0x11e7bf950_0 .net "we", 0 0, L_0x11e806840;  alias, 1 drivers
S_0x11e7bfaa0 .scope module, "ren_conv_inst" "ren_conv" 24 132, 28 4 0, S_0x11e7bb810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x11e7bfc60 .param/l "COL_WIDTH" 0 28 7, +C4<00000000000000000000000000001000>;
P_0x11e7bfca0 .param/l "IMG_ADDR_WIDTH" 0 28 9, +C4<00000000000000000000000000001000>;
P_0x11e7bfce0 .param/l "IMG_DWIDTH" 0 28 12, +C4<00000000000000000000000000011000>;
P_0x11e7bfd20 .param/l "KERN_CNT_WIDTH" 0 28 8, +C4<00000000000000000000000000000011>;
P_0x11e7bfd60 .param/l "KERN_COL_WIDTH" 0 28 6, +C4<00000000000000000000000000000011>;
P_0x11e7bfda0 .param/l "KERN_DWIDTH" 0 28 13, +C4<00000000000000000000000000011000>;
P_0x11e7bfde0 .param/l "RESULT_DWIDTH" 0 28 14, +C4<00000000000000000000000000010100>;
P_0x11e7bfe20 .param/l "RSLT_ADDR_WIDTH" 0 28 10, +C4<00000000000000000000000000001000>;
P_0x11e7bfe60 .param/l "SHFT_WIDTH" 0 28 11, +C4<00000000000000000000000000000100>;
v0x11e7c81d0_0 .net "accum_ovrflow", 0 0, v0x11e7c6d80_0;  alias, 1 drivers
v0x11e7c82b0_0 .net "clk", 0 0, L_0x11e805250;  alias, 1 drivers
v0x11e7c8340_0 .net "clr_col_cnt", 0 0, v0x11e7c1580_0;  1 drivers
v0x11e7c83d0_0 .net "clr_k_col_cnt", 0 0, v0x11e7c1750_0;  1 drivers
v0x11e7c8460_0 .net "cols", 7 0, L_0x11e807300;  alias, 1 drivers
v0x11e7c8530_0 .net "done", 0 0, v0x11e7c1bf0_0;  alias, 1 drivers
v0x11e7c8600_0 .net "en_max_pool", 0 0, L_0x11e8079f0;  alias, 1 drivers
v0x11e7c8690_0 .net "img_addr", 7 0, v0x11e7c2100_0;  alias, 1 drivers
v0x11e7c8760_0 .net "img_data", 23 0, v0x11e7bee10_0;  alias, 1 drivers
v0x11e7c8870_0 .net "kern_addr", 5 0, v0x11e7c22e0_0;  alias, 1 drivers
v0x11e7c8900_0 .net "kern_addr_mode", 0 0, L_0x11e807870;  alias, 1 drivers
v0x11e7c89d0_0 .net "kern_cols", 2 0, L_0x11e8071e0;  alias, 1 drivers
v0x11e7c8aa0_0 .net "kern_data", 23 0, v0x11e7bf800_0;  alias, 1 drivers
v0x11e7c8b70_0 .net "kerns", 2 0, L_0x11e8074a0;  alias, 1 drivers
v0x11e7c8c40_0 .net "mask", 2 0, L_0x11e807a90;  alias, 1 drivers
v0x11e7c8cd0_0 .net "reset", 0 0, L_0x11e8083a0;  1 drivers
v0x11e7c8d60_0 .net "result_addr", 7 0, v0x11e7c26a0_0;  alias, 1 drivers
v0x11e7c8ef0_0 .net "result_cols", 7 0, L_0x11e8088a0;  1 drivers
v0x11e7c8f80_0 .net "result_data", 19 0, v0x11e7c3a30_0;  alias, 1 drivers
v0x11e7c9010_0 .net "result_valid", 0 0, v0x11e7c3fa0_0;  alias, 1 drivers
v0x11e7c90a0_0 .net "shift", 3 0, L_0x11e807750;  alias, 1 drivers
v0x11e7c9130_0 .net "start", 0 0, L_0x11e807020;  alias, 1 drivers
v0x11e7c9240_0 .net "stride", 7 0, L_0x11e8086c0;  1 drivers
S_0x11e7c04d0 .scope module, "agu_inst" "agu" 28 59, 29 3 0, S_0x11e7bfaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x11e7c06a0 .param/l "COL_WIDTH" 0 29 6, +C4<00000000000000000000000000001000>;
P_0x11e7c06e0 .param/l "IMG_ADDR_WIDTH" 0 29 8, +C4<00000000000000000000000000001000>;
P_0x11e7c0720 .param/l "KERN_CNT_WIDTH" 0 29 7, +C4<00000000000000000000000000000011>;
P_0x11e7c0760 .param/l "KERN_COL_WIDTH" 0 29 5, +C4<00000000000000000000000000000011>;
P_0x11e7c07a0 .param/l "RSLT_ADDR_WIDTH" 0 29 9, +C4<00000000000000000000000000001000>;
v0x11e7c14e0_0 .net "clk", 0 0, L_0x11e805250;  alias, 1 drivers
v0x11e7c1580_0 .var "clr_col_cnt", 0 0;
v0x11e7c1620_0 .var "clr_img_addr", 0 0;
v0x11e7c16b0_0 .var "clr_img_st", 0 0;
v0x11e7c1750_0 .var "clr_k_col_cnt", 0 0;
v0x11e7c1830_0 .var "clr_kerns_cnt", 0 0;
v0x11e7c18c0_0 .net "clr_kerns_cnt_d", 7 0, v0x11e7c12c0_0;  1 drivers
v0x11e7c1970_0 .var "clr_result_addr", 0 0;
v0x11e7c1a00_0 .var "col_cnt", 7 0;
v0x11e7c1b30_0 .net "cols", 7 0, L_0x11e807300;  alias, 1 drivers
v0x11e7c1bf0_0 .var "done", 0 0;
v0x11e7c1c80_0 .var "en_col_cnt", 0 0;
v0x11e7c1d10_0 .var "en_img_addr", 0 0;
v0x11e7c1da0_0 .var "en_img_st", 0 0;
v0x11e7c1e30_0 .var "en_k_col_cnt", 0 0;
v0x11e7c1ec0_0 .var "en_kerns_cnt", 0 0;
v0x11e7c1f60_0 .net "en_result_addr", 0 0, v0x11e7c3fa0_0;  alias, 1 drivers
v0x11e7c2100_0 .var "img_addr", 7 0;
v0x11e7c21c0_0 .var "img_st", 7 0;
v0x11e7c2250_0 .var "k_col_cnt", 2 0;
v0x11e7c22e0_0 .var "kern_addr", 5 0;
v0x11e7c2370_0 .net "kern_addr_mode", 0 0, L_0x11e807870;  alias, 1 drivers
v0x11e7c2400_0 .net "kern_cols", 2 0, L_0x11e8071e0;  alias, 1 drivers
v0x11e7c24b0_0 .net "kerns", 2 0, L_0x11e8074a0;  alias, 1 drivers
v0x11e7c2560_0 .var "kerns_cnt", 2 0;
v0x11e7c25f0_0 .net "reset", 0 0, L_0x11e8083a0;  alias, 1 drivers
v0x11e7c26a0_0 .var "result_addr", 7 0;
v0x11e7c2740_0 .net "result_cols", 7 0, L_0x11e8088a0;  alias, 1 drivers
v0x11e7c27f0_0 .net "start", 0 0, L_0x11e807020;  alias, 1 drivers
v0x11e7c28a0_0 .var "start_d", 0 0;
v0x11e7c2930_0 .var "start_pedge", 0 0;
v0x11e7c29d0_0 .net "stride", 7 0, L_0x11e8086c0;  alias, 1 drivers
E_0x11e7c0b40 .event anyedge, v0x11e7c26a0_0, v0x11e7c2740_0, v0x11e7c1f60_0;
E_0x11e7c0bb0 .event anyedge, v0x11e7be3b0_0, v0x11e7c28a0_0;
E_0x11e7c0c00 .event anyedge, v0x11e7bdc90_0, v0x11e7c2560_0, v0x11e7c2250_0;
E_0x11e7c0c80 .event anyedge, v0x11e7be3b0_0;
E_0x11e7c0cc0 .event anyedge, v0x11e7c1750_0;
E_0x11e7c0d40 .event anyedge, v0x11e7c1580_0;
E_0x11e7c0d90 .event anyedge, v0x11e7c2560_0, v0x11e7bddb0_0, v0x11e7c1ec0_0;
E_0x11e7c0e10 .event anyedge, v0x11e7c1a00_0, v0x11e7bd860_0, v0x11e7c1c80_0;
E_0x11e7c0e70 .event anyedge, v0x11e7c2250_0, v0x11e7bdd20_0, v0x11e7be3b0_0;
S_0x11e7c0f00 .scope module, "ser_shift_done" "serial_shift" 29 126, 30 1 0, S_0x11e7c04d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x11e7c0dd0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x11e7c1220_0 .net "clk", 0 0, L_0x11e805250;  alias, 1 drivers
v0x11e7c12c0_0 .var "par_out", 7 0;
v0x11e7c1360_0 .net "reset", 0 0, L_0x11e8083a0;  alias, 1 drivers
v0x11e7c13f0_0 .net "ser_in", 0 0, v0x11e7c1830_0;  1 drivers
S_0x11e7c2c00 .scope module, "datapath_inst" "datapath" 28 87, 31 6 0, S_0x11e7bfaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x11e7c2dd0 .param/l "CLR_DLY" 1 31 168, +C4<00000000000000000000000000000010>;
P_0x11e7c2e10 .param/l "CLR_DLY_WIDTH" 1 31 169, +C4<00000000000000000000000000000011>;
P_0x11e7c2e50 .param/l "DLY_WIDTH" 1 31 152, +C4<00000000000000000000000000010000>;
P_0x11e7c2e90 .param/l "IMG_DWIDTH" 0 31 8, +C4<00000000000000000000000000011000>;
P_0x11e7c2ed0 .param/l "KERN_DWIDTH" 0 31 9, +C4<00000000000000000000000000011000>;
P_0x11e7c2f10 .param/l "RESULT_DWIDTH" 0 31 10, +C4<00000000000000000000000000010100>;
P_0x11e7c2f50 .param/l "SHFT_WIDTH" 0 31 11, +C4<00000000000000000000000000000100>;
L_0x11e808220 .functor OR 1, L_0x11e8083a0, L_0x11e808180, C4<0>, C4<0>;
L_0x11e808330 .functor AND 1, v0x11e7c71e0_0, L_0x11e808290, C4<1>, C4<1>;
v0x11e7c6c20_0 .net *"_ivl_13", 0 0, L_0x11e808180;  1 drivers
v0x11e7c6ce0_0 .net *"_ivl_17", 0 0, L_0x11e808290;  1 drivers
v0x11e7c6d80_0 .var "accum_ovrflow", 0 0;
v0x11e7c6e50_0 .net "clk", 0 0, L_0x11e805250;  alias, 1 drivers
v0x11e7c6ee0_0 .net "clr_col_cnt", 0 0, v0x11e7c1580_0;  alias, 1 drivers
v0x11e7c6ff0_0 .net "clr_col_cnt_d", 7 0, v0x11e7c5730_0;  1 drivers
v0x11e7c7080_0 .net "clr_k_col_cnt", 0 0, v0x11e7c1750_0;  alias, 1 drivers
v0x11e7c7150_0 .net "clr_k_col_cnt_d", 2 0, v0x11e7c5e00_0;  1 drivers
v0x11e7c71e0_0 .var "clr_mult_accum", 0 0;
v0x11e7c72f0_0 .net "en_max_pool", 0 0, L_0x11e8079f0;  alias, 1 drivers
v0x11e7c7380_0 .net "img_data", 23 0, v0x11e7bee10_0;  alias, 1 drivers
v0x11e7c7410_0 .net "kern_data", 23 0, v0x11e7bf800_0;  alias, 1 drivers
v0x11e7c74a0_0 .net "mask", 2 0, L_0x11e807a90;  alias, 1 drivers
v0x11e7c7550_0 .var "mult_accum", 19 0;
v0x11e7c7600_0 .var "mult_accum_mux", 20 0;
v0x11e7c7690_0 .var "mult_accum_r", 20 0;
v0x11e7c7740_0 .net "mult_out0", 15 0, v0x11e7c4620_0;  1 drivers
v0x11e7c7900_0 .var "mult_out0_r", 15 0;
v0x11e7c7990_0 .net "mult_out1", 15 0, v0x11e7c4c60_0;  1 drivers
v0x11e7c7a20_0 .var "mult_out1_r", 15 0;
v0x11e7c7ab0_0 .net "mult_out2", 15 0, v0x11e7c5290_0;  1 drivers
v0x11e7c7b40_0 .var "mult_out2_r", 15 0;
v0x11e7c7be0_0 .net "reset", 0 0, L_0x11e8083a0;  alias, 1 drivers
v0x11e7c7c70_0 .net "result_data", 19 0, v0x11e7c3a30_0;  alias, 1 drivers
v0x11e7c7d30_0 .net "result_valid", 0 0, v0x11e7c3fa0_0;  alias, 1 drivers
v0x11e7c7e00_0 .net "shift", 3 0, L_0x11e807750;  alias, 1 drivers
v0x11e7c7ed0_0 .net "shift_out", 19 0, v0x11e7c6ae0_0;  1 drivers
v0x11e7c7fa0_0 .net "start", 0 0, L_0x11e807020;  alias, 1 drivers
v0x11e7c8030_0 .net "start_d", 15 0, v0x11e7c6330_0;  1 drivers
E_0x11e7c33e0 .event anyedge, v0x11e7c5e00_0, v0x11e7c6330_0;
E_0x11e7c3430 .event anyedge, v0x11e7c7690_0;
E_0x11e7c3480 .event anyedge, v0x11e7c71e0_0, v0x11e7c7690_0;
L_0x11e807cc0 .part v0x11e7bee10_0, 0, 8;
L_0x11e807de0 .part v0x11e7bf800_0, 0, 8;
L_0x11e807f00 .part v0x11e7bee10_0, 8, 8;
L_0x11e807fa0 .part v0x11e7bf800_0, 8, 8;
L_0x11e808040 .part v0x11e7bee10_0, 16, 8;
L_0x11e8080e0 .part v0x11e7bf800_0, 16, 8;
L_0x11e808180 .part v0x11e7c5730_0, 3, 1;
L_0x11e808290 .part v0x11e7c6330_0, 2, 1;
S_0x11e7c34e0 .scope module, "max_pool_inst" "max_pool" 31 141, 32 1 0, S_0x11e7c2c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x11e7c3650 .param/l "DWIDTH" 0 32 3, +C4<00000000000000000000000000010100>;
v0x11e7c38f0_0 .net "clk", 0 0, L_0x11e805250;  alias, 1 drivers
v0x11e7c3990_0 .net "data_in", 19 0, v0x11e7c6ae0_0;  alias, 1 drivers
v0x11e7c3a30_0 .var "data_out", 19 0;
v0x11e7c3ac0_0 .var "data_r", 19 0;
v0x11e7c3b50_0 .net "en_maxpool", 0 0, L_0x11e8079f0;  alias, 1 drivers
v0x11e7c3c20_0 .var "max_pool_out", 19 0;
v0x11e7c3cb0_0 .var "max_pool_valid", 0 0;
v0x11e7c3d40_0 .net "reset", 0 0, L_0x11e808220;  1 drivers
v0x11e7c3de0_0 .var "toggle", 0 0;
v0x11e7c3f00_0 .net "valid_in", 0 0, L_0x11e808330;  1 drivers
v0x11e7c3fa0_0 .var "valid_out", 0 0;
E_0x11e7c3840 .event anyedge, v0x11e7c3de0_0, v0x11e7c3f00_0;
E_0x11e7c38a0 .event anyedge, v0x11e7c3ac0_0, v0x11e7c3990_0;
S_0x11e7c40b0 .scope module, "mult_inst0" "mult" 31 58, 33 1 0, S_0x11e7c2c00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x11e7c4280 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x11e7c42c0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x11e7c44c0_0 .net "a", 7 0, L_0x11e807cc0;  1 drivers
v0x11e7c4580_0 .net "b", 7 0, L_0x11e807de0;  1 drivers
v0x11e7c4620_0 .var "out", 15 0;
E_0x11e7c4470 .event anyedge, v0x11e7c44c0_0, v0x11e7c4580_0;
S_0x11e7c46c0 .scope module, "mult_inst1" "mult" 31 70, 33 1 0, S_0x11e7c2c00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x11e7c4880 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x11e7c48c0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x11e7c4b00_0 .net "a", 7 0, L_0x11e807f00;  1 drivers
v0x11e7c4bc0_0 .net "b", 7 0, L_0x11e807fa0;  1 drivers
v0x11e7c4c60_0 .var "out", 15 0;
E_0x11e7c4ab0 .event anyedge, v0x11e7c4b00_0, v0x11e7c4bc0_0;
S_0x11e7c4d00 .scope module, "mult_inst2" "mult" 31 82, 33 1 0, S_0x11e7c2c00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x11e7c4ec0 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x11e7c4f00 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x11e7c5130_0 .net "a", 7 0, L_0x11e808040;  1 drivers
v0x11e7c51f0_0 .net "b", 7 0, L_0x11e8080e0;  1 drivers
v0x11e7c5290_0 .var "out", 15 0;
E_0x11e7c50d0 .event anyedge, v0x11e7c5130_0, v0x11e7c51f0_0;
S_0x11e7c5330 .scope module, "ser_shift_clr_col" "serial_shift" 31 192, 30 1 0, S_0x11e7c2c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x11e7c5530 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x11e7c5690_0 .net "clk", 0 0, L_0x11e805250;  alias, 1 drivers
v0x11e7c5730_0 .var "par_out", 7 0;
v0x11e7c57d0_0 .net "reset", 0 0, L_0x11e8083a0;  alias, 1 drivers
v0x11e7c5860_0 .net "ser_in", 0 0, v0x11e7c1580_0;  alias, 1 drivers
S_0x11e7c5920 .scope module, "ser_shift_clr_k_col" "serial_shift" 31 176, 30 1 0, S_0x11e7c2c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x11e7c5ae0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000000011>;
v0x11e7c5c60_0 .net "clk", 0 0, L_0x11e805250;  alias, 1 drivers
v0x11e7c5e00_0 .var "par_out", 2 0;
v0x11e7c5e90_0 .net "reset", 0 0, L_0x11e8083a0;  alias, 1 drivers
v0x11e7c5f20_0 .net "ser_in", 0 0, v0x11e7c1750_0;  alias, 1 drivers
S_0x11e7c5fb0 .scope module, "ser_shift_start" "serial_shift" 31 159, 30 1 0, S_0x11e7c2c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x11e7c6120 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000010000>;
v0x11e7c62a0_0 .net "clk", 0 0, L_0x11e805250;  alias, 1 drivers
v0x11e7c6330_0 .var "par_out", 15 0;
v0x11e7c63d0_0 .net "reset", 0 0, L_0x11e8083a0;  alias, 1 drivers
v0x11e7c64e0_0 .net "ser_in", 0 0, L_0x11e807020;  alias, 1 drivers
S_0x11e7c6570 .scope module, "shifter_inst" "shifter" 31 129, 34 1 0, S_0x11e7c2c00;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x11e7c6730 .param/l "IN_WIDTH" 0 34 3, +C4<00000000000000000000000000010100>;
P_0x11e7c6770 .param/l "OUT_WIDTH" 0 34 5, +C4<00000000000000000000000000010100>;
P_0x11e7c67b0 .param/l "SHFT_WIDTH" 0 34 4, +C4<00000000000000000000000000000100>;
v0x11e7c6a20_0 .net "in", 19 0, v0x11e7c7550_0;  1 drivers
v0x11e7c6ae0_0 .var "out", 19 0;
v0x11e7c6b80_0 .net "shift", 3 0, L_0x11e807750;  alias, 1 drivers
E_0x11e7c69c0 .event anyedge, v0x11e7be190_0, v0x11e7c6a20_0;
S_0x11e7c9400 .scope module, "results_dffram" "dffram" 24 194, 27 1 0, S_0x11e7bb810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x11e7c0220 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x11e7c0260 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000010100>;
v0x11e7c97f0_0 .net "adr_r", 7 0, L_0x11e809270;  1 drivers
v0x11e7c98a0_0 .net "adr_w", 7 0, v0x11e7c26a0_0;  alias, 1 drivers
v0x11e7c9940_0 .net "clk", 0 0, L_0x11e805250;  alias, 1 drivers
v0x11e7c99d0_0 .net "dat_i", 19 0, v0x11e7c3a30_0;  alias, 1 drivers
v0x11e7c9a60_0 .var "dat_o", 19 0;
v0x11e7c9b10_0 .var "dat_o2", 19 0;
v0x11e7c9bc0 .array "r", 255 0, 19 0;
v0x11e7c9c60_0 .net "we", 0 0, L_0x11e8090d0;  1 drivers
S_0x11e7cd3e0 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 23 119, 24 6 0, S_0x11e7a9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x11e7cd550 .param/l "COL_WIDTH" 0 24 12, +C4<00000000000000000000000000001000>;
P_0x11e7cd590 .param/l "IMG_ADDR_WIDTH" 0 24 14, +C4<00000000000000000000000000001000>;
P_0x11e7cd5d0 .param/l "KERN_CNT_WIDTH" 0 24 13, +C4<00000000000000000000000000000011>;
P_0x11e7cd610 .param/l "KERN_COL_WIDTH" 0 24 11, +C4<00000000000000000000000000000011>;
P_0x11e7cd650 .param/l "MY_ADDR" 0 24 8, C4<000000000000000000000000000110010>;
P_0x11e7cd690 .param/l "MY_ADDR_LSB" 0 24 10, +C4<00000000000000000000000000011000>;
P_0x11e7cd6d0 .param/l "MY_ADDR_MSB" 0 24 9, +C4<00000000000000000000000000100000>;
P_0x11e7cd710 .param/l "RSLT_ADDR_WIDTH" 0 24 15, +C4<00000000000000000000000000001000>;
P_0x11e7cd750 .param/l "WBS_END_ADDR" 1 24 33, C4<010000>;
P_0x11e7cd790 .param/l "WBS_START_ADDR" 1 24 32, C4<10>;
L_0x11e809400 .functor BUFZ 1, v0x11e7f3950_0, C4<0>, C4<0>, C4<0>;
L_0x11e808ff0 .functor BUFZ 1, v0x11e7f39e0_0, C4<0>, C4<0>, C4<0>;
L_0x11e809850 .functor AND 1, L_0x11e8097b0, v0x11e7f3b90_0, C4<1>, C4<1>;
L_0x11e7f1470 .functor AND 1, L_0x11e809850, v0x11e7f3360_0, C4<1>, C4<1>;
L_0x11e809b80 .functor BUFZ 32, v0x11e7ddf40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11e809fb0 .functor AND 1, L_0x11e809e90, L_0x11e7f1470, C4<1>, C4<1>;
L_0x11e80a0e0 .functor AND 1, L_0x11e809fb0, v0x11e7f3ff0_0, C4<1>, C4<1>;
L_0x11e80a500 .functor AND 1, L_0x11e80a390, L_0x11e7f1470, C4<1>, C4<1>;
L_0x11e80a5c0 .functor AND 1, L_0x11e80a500, v0x11e7f3ff0_0, C4<1>, C4<1>;
L_0x11e80a9b0 .functor AND 1, L_0x11e80a890, L_0x11e7f1470, C4<1>, C4<1>;
L_0x11e80ab40 .functor AND 1, L_0x11e80a9b0, v0x11e7f3ff0_0, C4<1>, C4<1>;
L_0x11e80adb0 .functor AND 1, L_0x11e80aec0, L_0x11e7f1470, C4<1>, C4<1>;
L_0x11e80b110 .functor AND 1, L_0x11e80adb0, v0x11e7f3ff0_0, C4<1>, C4<1>;
L_0x11e80c780 .functor OR 1, L_0x11e808ff0, L_0x11e80b4a0, C4<0>, C4<0>;
L_0x11e80d0b0 .functor NOT 1, v0x11e7d3790_0, C4<0>, C4<0>, C4<0>;
L_0x11e80d3a0 .functor AND 1, v0x11e7d5b40_0, L_0x11e80d0b0, C4<1>, C4<1>;
L_0x130051a80 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x11e7db950_0 .net/2u *"_ivl_10", 32 0, L_0x130051a80;  1 drivers
v0x11e7db9f0_0 .net *"_ivl_105", 13 0, L_0x11e80cdc0;  1 drivers
L_0x130051d98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11e7dba90_0 .net *"_ivl_111", 1 0, L_0x130051d98;  1 drivers
v0x11e7dbb20_0 .net *"_ivl_113", 0 0, L_0x11e80d0b0;  1 drivers
v0x11e7dbbd0_0 .net *"_ivl_118", 13 0, L_0x11e80d4a0;  1 drivers
v0x11e7dbcc0_0 .net *"_ivl_12", 0 0, L_0x11e8097b0;  1 drivers
v0x11e7dbd60_0 .net *"_ivl_14", 0 0, L_0x11e809850;  1 drivers
v0x11e7dbe10_0 .net *"_ivl_23", 1 0, L_0x11e809ca0;  1 drivers
v0x11e7dbec0_0 .net *"_ivl_24", 31 0, L_0x11e809d40;  1 drivers
L_0x130051ac8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7dbfd0_0 .net *"_ivl_27", 29 0, L_0x130051ac8;  1 drivers
L_0x130051b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7dc080_0 .net/2u *"_ivl_28", 31 0, L_0x130051b10;  1 drivers
v0x11e7dc130_0 .net *"_ivl_30", 0 0, L_0x11e809e90;  1 drivers
v0x11e7dc1d0_0 .net *"_ivl_32", 0 0, L_0x11e809fb0;  1 drivers
v0x11e7dc280_0 .net *"_ivl_37", 2 0, L_0x11e80a190;  1 drivers
v0x11e7dc330_0 .net *"_ivl_38", 31 0, L_0x11e80a270;  1 drivers
L_0x130051b58 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7dc3e0_0 .net *"_ivl_41", 28 0, L_0x130051b58;  1 drivers
L_0x130051ba0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11e7dc490_0 .net/2u *"_ivl_42", 31 0, L_0x130051ba0;  1 drivers
v0x11e7dc620_0 .net *"_ivl_44", 0 0, L_0x11e80a390;  1 drivers
v0x11e7dc6b0_0 .net *"_ivl_46", 0 0, L_0x11e80a500;  1 drivers
v0x11e7dc750_0 .net *"_ivl_5", 7 0, L_0x11e809670;  1 drivers
v0x11e7dc800_0 .net *"_ivl_51", 1 0, L_0x11e80a670;  1 drivers
v0x11e7dc8b0_0 .net *"_ivl_52", 31 0, L_0x11e80a710;  1 drivers
L_0x130051be8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7dc960_0 .net *"_ivl_55", 29 0, L_0x130051be8;  1 drivers
L_0x130051c30 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x11e7dca10_0 .net/2u *"_ivl_56", 31 0, L_0x130051c30;  1 drivers
v0x11e7dcac0_0 .net *"_ivl_58", 0 0, L_0x11e80a890;  1 drivers
v0x11e7dcb60_0 .net *"_ivl_6", 32 0, L_0x11e809710;  1 drivers
v0x11e7dcc10_0 .net *"_ivl_60", 0 0, L_0x11e80a9b0;  1 drivers
v0x11e7dccc0_0 .net *"_ivl_65", 1 0, L_0x11e7fe720;  1 drivers
v0x11e7dcd70_0 .net *"_ivl_66", 31 0, L_0x11e80ae20;  1 drivers
L_0x130051c78 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7dce20_0 .net *"_ivl_69", 29 0, L_0x130051c78;  1 drivers
L_0x130051cc0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x11e7dced0_0 .net/2u *"_ivl_70", 31 0, L_0x130051cc0;  1 drivers
v0x11e7dcf80_0 .net *"_ivl_72", 0 0, L_0x11e80aec0;  1 drivers
v0x11e7dd020_0 .net *"_ivl_74", 0 0, L_0x11e80adb0;  1 drivers
v0x11e7dc540_0 .net *"_ivl_83", 5 0, L_0x11e80c970;  1 drivers
L_0x130051d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11e7dd2b0_0 .net *"_ivl_87", 1 0, L_0x130051d08;  1 drivers
L_0x130051a38 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7dd340_0 .net *"_ivl_9", 24 0, L_0x130051a38;  1 drivers
v0x11e7dd3e0_0 .net *"_ivl_90", 5 0, L_0x11e80cb40;  1 drivers
L_0x130051d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11e7dd490_0 .net *"_ivl_94", 1 0, L_0x130051d50;  1 drivers
v0x11e7dd540_0 .net *"_ivl_99", 13 0, L_0x11e80cbe0;  1 drivers
v0x11e7dd5f0_0 .net "accum_ovrflow", 0 0, v0x11e7d8920_0;  1 drivers
v0x11e7dd680_0 .net "clk", 0 0, L_0x11e809400;  1 drivers
v0x11e7dd710_0 .net "cols", 7 0, L_0x11e80b6e0;  1 drivers
v0x11e7dd7b0_0 .net "data_out_regs", 31 0, v0x11e7ceba0_0;  1 drivers
v0x11e7dd890_0 .net "data_out_result", 19 0, v0x11e7db6b0_0;  1 drivers
v0x11e7dd920_0 .net "done", 0 0, v0x11e7d3790_0;  1 drivers
v0x11e7dd9b0_0 .net "en_max_pool", 0 0, L_0x11e80bdd0;  1 drivers
v0x11e7ddac0_0 .net "img_addr", 7 0, v0x11e7d3ca0_0;  1 drivers
v0x11e7ddb50_0 .net "img_data", 23 0, v0x11e7d09b0_0;  1 drivers
v0x11e7ddbe0_0 .net "kern_addr", 5 0, v0x11e7d3e80_0;  1 drivers
v0x11e7ddc70_0 .net "kern_addr_mode", 0 0, L_0x11e80bc50;  1 drivers
v0x11e7ddd00_0 .net "kern_cols", 2 0, L_0x11e80b5c0;  1 drivers
v0x11e7ddd90_0 .net "kern_data", 23 0, v0x11e7d13a0_0;  1 drivers
v0x11e7dde20_0 .net "kerns", 2 0, L_0x11e80b880;  1 drivers
v0x11e7ddeb0_0 .net "mask", 2 0, L_0x11e80be70;  1 drivers
v0x11e7ddf40_0 .var "rdata", 31 0;
v0x11e7ddfe0_0 .var "ready", 0 0;
v0x11e7de080_0 .net "reset", 0 0, L_0x11e808ff0;  1 drivers
v0x11e7de150_0 .net "result_addr", 7 0, v0x11e7d4240_0;  1 drivers
v0x11e7de1e0_0 .net "result_cols", 7 0, L_0x11e80ba40;  1 drivers
v0x11e7de270_0 .net "result_data", 19 0, v0x11e7d55d0_0;  1 drivers
v0x11e7de380_0 .net "result_valid", 0 0, v0x11e7d5b40_0;  1 drivers
v0x11e7de490_0 .net "shift", 3 0, L_0x11e80bb30;  1 drivers
v0x11e7de5a0_0 .net "soft_reset", 0 0, L_0x11e80b4a0;  1 drivers
v0x11e7de630_0 .net "start", 0 0, L_0x11e80b400;  1 drivers
v0x11e7de6c0_0 .net "stride", 7 0, L_0x11e80b9a0;  1 drivers
v0x11e7dd0b0_0 .net "valid", 0 0, L_0x11e7f1470;  1 drivers
v0x11e7dd140_0 .net "wb_clk_i", 0 0, v0x11e7f3950_0;  alias, 1 drivers
v0x11e7dd1d0_0 .net "wb_rst_i", 0 0, v0x11e7f39e0_0;  alias, 1 drivers
v0x11e7de750_0 .net "wbs_ack_o", 0 0, v0x11e7ddfe0_0;  alias, 1 drivers
v0x11e7de7e0_0 .net "wbs_adr_i", 31 0, v0x11e7f3b00_0;  alias, 1 drivers
v0x11e7de8b0_0 .net "wbs_cyc_i", 0 0, v0x11e7f3b90_0;  alias, 1 drivers
v0x11e7de980_0 .net "wbs_dat_i", 31 0, v0x11e7f3c20_0;  alias, 1 drivers
v0x11e7deb10_0 .net "wbs_dat_o", 31 0, L_0x11e809b80;  alias, 1 drivers
v0x11e7deba0_0 .net "wbs_sel_i", 3 0, v0x11e7f3d60_0;  alias, 1 drivers
v0x11e7dec30_0 .net "wbs_stb_i", 0 0, v0x11e7f3360_0;  alias, 1 drivers
v0x11e7decc0_0 .net "wbs_we_i", 0 0, v0x11e7f3ff0_0;  alias, 1 drivers
v0x11e7ded50_0 .net "we_img_ram", 0 0, L_0x11e80a5c0;  1 drivers
v0x11e7dede0_0 .net "we_kern_ram", 0 0, L_0x11e80ab40;  1 drivers
v0x11e7dee70_0 .net "we_regs", 0 0, L_0x11e80a0e0;  1 drivers
v0x11e7def40_0 .net "we_res_ram", 0 0, L_0x11e80b110;  1 drivers
L_0x11e809670 .part v0x11e7f3b00_0, 24, 8;
L_0x11e809710 .concat [ 8 25 0 0], L_0x11e809670, L_0x130051a38;
L_0x11e8097b0 .cmp/eq 33, L_0x11e809710, L_0x130051a80;
L_0x11e809ca0 .part v0x11e7f3b00_0, 16, 2;
L_0x11e809d40 .concat [ 2 30 0 0], L_0x11e809ca0, L_0x130051ac8;
L_0x11e809e90 .cmp/eq 32, L_0x11e809d40, L_0x130051b10;
L_0x11e80a190 .part v0x11e7f3b00_0, 16, 3;
L_0x11e80a270 .concat [ 3 29 0 0], L_0x11e80a190, L_0x130051b58;
L_0x11e80a390 .cmp/eq 32, L_0x11e80a270, L_0x130051ba0;
L_0x11e80a670 .part v0x11e7f3b00_0, 16, 2;
L_0x11e80a710 .concat [ 2 30 0 0], L_0x11e80a670, L_0x130051be8;
L_0x11e80a890 .cmp/eq 32, L_0x11e80a710, L_0x130051c30;
L_0x11e7fe720 .part v0x11e7f3b00_0, 16, 2;
L_0x11e80ae20 .concat [ 2 30 0 0], L_0x11e7fe720, L_0x130051c78;
L_0x11e80aec0 .cmp/eq 32, L_0x11e80ae20, L_0x130051cc0;
L_0x11e80c000 .part v0x11e7f3b00_0, 2, 2;
L_0x11e80c970 .part L_0x11e80b9a0, 0, 6;
L_0x11e80caa0 .concat [ 6 2 0 0], L_0x11e80c970, L_0x130051d08;
L_0x11e80cb40 .part L_0x11e80ba40, 0, 6;
L_0x11e80cc80 .concat [ 6 2 0 0], L_0x11e80cb40, L_0x130051d50;
L_0x11e80cd20 .part v0x11e7f3c20_0, 0, 24;
L_0x11e80cbe0 .part v0x11e7f3b00_0, 2, 14;
L_0x11e80ce70 .part L_0x11e80cbe0, 0, 8;
L_0x11e80d010 .part v0x11e7f3c20_0, 0, 24;
L_0x11e80cdc0 .part v0x11e7f3b00_0, 2, 14;
L_0x11e80d180 .part L_0x11e80cdc0, 0, 8;
L_0x11e80d220 .concat [ 6 2 0 0], v0x11e7d3e80_0, L_0x130051d98;
L_0x11e80d4a0 .part v0x11e7f3b00_0, 2, 14;
L_0x11e805920 .part L_0x11e80d4a0, 0, 8;
S_0x11e7cdd10 .scope module, "cfg_regs_inst" "regs" 24 100, 25 3 0, S_0x11e7cd3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x11e7cded0 .param/l "DWIDTH" 0 25 5, +C4<00000000000000000000000000100000>;
v0x11e7cf1c0_0 .net *"_ivl_6", 29 0, L_0x11e80b180;  1 drivers
v0x11e7cf280_0 .net "accum_ovrflow", 0 0, v0x11e7d8920_0;  alias, 1 drivers
v0x11e7cf320_0 .net "addr", 1 0, L_0x11e80c000;  1 drivers
v0x11e7cf3b0_0 .net "clk", 0 0, L_0x11e809400;  alias, 1 drivers
v0x11e7cf440_0 .net "cols", 7 0, L_0x11e80b6e0;  alias, 1 drivers
v0x11e7cf510_0 .net "data_in", 31 0, v0x11e7f3c20_0;  alias, 1 drivers
v0x11e7cf5a0_0 .net "data_out", 31 0, v0x11e7ceba0_0;  alias, 1 drivers
v0x11e7cf640_0 .net "done", 0 0, v0x11e7d3790_0;  alias, 1 drivers
v0x11e7cf6d0_0 .net "en_max_pool", 0 0, L_0x11e80bdd0;  alias, 1 drivers
v0x11e7cf7f0_0 .net "kern_addr_mode", 0 0, L_0x11e80bc50;  alias, 1 drivers
v0x11e7cf890_0 .net "kern_cols", 2 0, L_0x11e80b5c0;  alias, 1 drivers
v0x11e7cf940_0 .net "kerns", 2 0, L_0x11e80b880;  alias, 1 drivers
v0x11e7cf9f0_0 .net "mask", 2 0, L_0x11e80be70;  alias, 1 drivers
v0x11e7cfaa0 .array "regs", 4 0;
v0x11e7cfaa0_0 .net v0x11e7cfaa0 0, 31 0, v0x11e7ce870_0; 1 drivers
v0x11e7cfaa0_1 .net v0x11e7cfaa0 1, 31 0, v0x11e7ce900_0; 1 drivers
v0x11e7cfaa0_2 .net v0x11e7cfaa0 2, 31 0, v0x11e7ce990_0; 1 drivers
v0x11e7cfaa0_3 .net v0x11e7cfaa0 3, 31 0, v0x11e7cea60_0; 1 drivers
o0x1300250c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11e7cfaa0_4 .net v0x11e7cfaa0 4, 31 0, o0x1300250c0; 0 drivers
v0x11e7cfc10_0 .net "reset", 0 0, L_0x11e808ff0;  alias, 1 drivers
v0x11e7cfca0_0 .net "result_cols", 7 0, L_0x11e80ba40;  alias, 1 drivers
v0x11e7cfd30_0 .net "shift", 3 0, L_0x11e80bb30;  alias, 1 drivers
v0x11e7cfec0_0 .net "soft_reset", 0 0, L_0x11e80b4a0;  alias, 1 drivers
v0x11e7cff50_0 .net "start", 0 0, L_0x11e80b400;  alias, 1 drivers
v0x11e7cfff0_0 .net "stride", 7 0, L_0x11e80b9a0;  alias, 1 drivers
v0x11e7d00a0_0 .net "wr_en", 0 0, L_0x11e80a0e0;  alias, 1 drivers
L_0x11e80b180 .part v0x11e7ce870_0, 2, 30;
L_0x11e80b260 .concat [ 1 1 30 0], v0x11e7d3790_0, v0x11e7d8920_0, L_0x11e80b180;
L_0x11e80b400 .part v0x11e7ce870_0, 2, 1;
L_0x11e80b4a0 .part v0x11e7ce870_0, 3, 1;
L_0x11e80b5c0 .part v0x11e7ce900_0, 0, 3;
L_0x11e80b6e0 .part v0x11e7ce900_0, 8, 8;
L_0x11e80b880 .part v0x11e7ce900_0, 16, 3;
L_0x11e80b9a0 .part v0x11e7ce900_0, 24, 8;
L_0x11e80ba40 .part v0x11e7ce990_0, 0, 8;
L_0x11e80bb30 .part v0x11e7ce990_0, 8, 4;
L_0x11e80bc50 .part v0x11e7ce990_0, 16, 1;
L_0x11e80bdd0 .part v0x11e7ce990_0, 17, 1;
L_0x11e80be70 .part v0x11e7ce990_0, 18, 3;
S_0x11e7ce240 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 25 42, 26 1 0, S_0x11e7cdd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x11e7ce400 .param/l "DWIDTH" 0 26 3, +C4<00000000000000000000000000100000>;
v0x11e7ce710_0 .net "addr", 1 0, L_0x11e80c000;  alias, 1 drivers
v0x11e7ce7d0_0 .net "clk", 0 0, L_0x11e809400;  alias, 1 drivers
v0x11e7ce870_0 .var "ctrl0", 31 0;
v0x11e7ce900_0 .var "ctrl1", 31 0;
v0x11e7ce990_0 .var "ctrl2", 31 0;
v0x11e7cea60_0 .var "ctrl3", 31 0;
v0x11e7ceb00_0 .net "data_in", 31 0, v0x11e7f3c20_0;  alias, 1 drivers
v0x11e7ceba0_0 .var "data_out", 31 0;
v0x11e7cec50_0 .net "reset", 0 0, L_0x11e808ff0;  alias, 1 drivers
v0x11e7ced60_0 .net "status0", 31 0, L_0x11e80b260;  1 drivers
v0x11e7cee00_0 .net "status1", 31 0, v0x11e7ce900_0;  alias, 1 drivers
v0x11e7ceec0_0 .net "status2", 31 0, v0x11e7ce990_0;  alias, 1 drivers
v0x11e7cef50_0 .net "status3", 31 0, v0x11e7cea60_0;  alias, 1 drivers
v0x11e7cefe0_0 .net "wr_en", 0 0, L_0x11e80a0e0;  alias, 1 drivers
E_0x11e7ce640/0 .event anyedge, v0x11e7ce710_0, v0x11e7ced60_0, v0x11e7ce900_0, v0x11e7ce990_0;
E_0x11e7ce640/1 .event anyedge, v0x11e7cea60_0;
E_0x11e7ce640 .event/or E_0x11e7ce640/0, E_0x11e7ce640/1;
E_0x11e7ce6c0 .event posedge, v0x11e7ce7d0_0;
S_0x11e7d0290 .scope module, "img_dffram" "dffram" 24 162, 27 1 0, S_0x11e7cd3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x11e7cdfd0 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x11e7ce010 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x11e7d0670_0 .net "adr_r", 7 0, v0x11e7d3ca0_0;  alias, 1 drivers
v0x11e7d0720_0 .net "adr_w", 7 0, L_0x11e80ce70;  1 drivers
v0x11e7d07c0_0 .net "clk", 0 0, L_0x11e809400;  alias, 1 drivers
v0x11e7d0850_0 .net "dat_i", 23 0, L_0x11e80cd20;  1 drivers
v0x11e7d08e0_0 .var "dat_o", 23 0;
v0x11e7d09b0_0 .var "dat_o2", 23 0;
v0x11e7d0a60 .array "r", 255 0, 23 0;
v0x11e7d0b00_0 .net "we", 0 0, L_0x11e80a5c0;  alias, 1 drivers
S_0x11e7d0c50 .scope module, "kerns_dffram" "dffram" 24 178, 27 1 0, S_0x11e7cd3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x11e7d0e10 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x11e7d0e50 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x11e7d1080_0 .net "adr_r", 7 0, L_0x11e80d220;  1 drivers
v0x11e7d1130_0 .net "adr_w", 7 0, L_0x11e80d180;  1 drivers
v0x11e7d11d0_0 .net "clk", 0 0, L_0x11e809400;  alias, 1 drivers
v0x11e7d1260_0 .net "dat_i", 23 0, L_0x11e80d010;  1 drivers
v0x11e7d12f0_0 .var "dat_o", 23 0;
v0x11e7d13a0_0 .var "dat_o2", 23 0;
v0x11e7d1450 .array "r", 255 0, 23 0;
v0x11e7d14f0_0 .net "we", 0 0, L_0x11e80ab40;  alias, 1 drivers
S_0x11e7d1640 .scope module, "ren_conv_inst" "ren_conv" 24 132, 28 4 0, S_0x11e7cd3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x11e7d1800 .param/l "COL_WIDTH" 0 28 7, +C4<00000000000000000000000000001000>;
P_0x11e7d1840 .param/l "IMG_ADDR_WIDTH" 0 28 9, +C4<00000000000000000000000000001000>;
P_0x11e7d1880 .param/l "IMG_DWIDTH" 0 28 12, +C4<00000000000000000000000000011000>;
P_0x11e7d18c0 .param/l "KERN_CNT_WIDTH" 0 28 8, +C4<00000000000000000000000000000011>;
P_0x11e7d1900 .param/l "KERN_COL_WIDTH" 0 28 6, +C4<00000000000000000000000000000011>;
P_0x11e7d1940 .param/l "KERN_DWIDTH" 0 28 13, +C4<00000000000000000000000000011000>;
P_0x11e7d1980 .param/l "RESULT_DWIDTH" 0 28 14, +C4<00000000000000000000000000010100>;
P_0x11e7d19c0 .param/l "RSLT_ADDR_WIDTH" 0 28 10, +C4<00000000000000000000000000001000>;
P_0x11e7d1a00 .param/l "SHFT_WIDTH" 0 28 11, +C4<00000000000000000000000000000100>;
v0x11e7d9d70_0 .net "accum_ovrflow", 0 0, v0x11e7d8920_0;  alias, 1 drivers
v0x11e7d9e50_0 .net "clk", 0 0, L_0x11e809400;  alias, 1 drivers
v0x11e7d9ee0_0 .net "clr_col_cnt", 0 0, v0x11e7d3120_0;  1 drivers
v0x11e7d9f70_0 .net "clr_k_col_cnt", 0 0, v0x11e7d32f0_0;  1 drivers
v0x11e7da000_0 .net "cols", 7 0, L_0x11e80b6e0;  alias, 1 drivers
v0x11e7da0d0_0 .net "done", 0 0, v0x11e7d3790_0;  alias, 1 drivers
v0x11e7da1a0_0 .net "en_max_pool", 0 0, L_0x11e80bdd0;  alias, 1 drivers
v0x11e7da230_0 .net "img_addr", 7 0, v0x11e7d3ca0_0;  alias, 1 drivers
v0x11e7da300_0 .net "img_data", 23 0, v0x11e7d09b0_0;  alias, 1 drivers
v0x11e7da410_0 .net "kern_addr", 5 0, v0x11e7d3e80_0;  alias, 1 drivers
v0x11e7da4a0_0 .net "kern_addr_mode", 0 0, L_0x11e80bc50;  alias, 1 drivers
v0x11e7da570_0 .net "kern_cols", 2 0, L_0x11e80b5c0;  alias, 1 drivers
v0x11e7da640_0 .net "kern_data", 23 0, v0x11e7d13a0_0;  alias, 1 drivers
v0x11e7da710_0 .net "kerns", 2 0, L_0x11e80b880;  alias, 1 drivers
v0x11e7da7e0_0 .net "mask", 2 0, L_0x11e80be70;  alias, 1 drivers
v0x11e7da870_0 .net "reset", 0 0, L_0x11e80c780;  1 drivers
v0x11e7da900_0 .net "result_addr", 7 0, v0x11e7d4240_0;  alias, 1 drivers
v0x11e7daa90_0 .net "result_cols", 7 0, L_0x11e80cc80;  1 drivers
v0x11e7dab20_0 .net "result_data", 19 0, v0x11e7d55d0_0;  alias, 1 drivers
v0x11e7dabb0_0 .net "result_valid", 0 0, v0x11e7d5b40_0;  alias, 1 drivers
v0x11e7dac40_0 .net "shift", 3 0, L_0x11e80bb30;  alias, 1 drivers
v0x11e7dacd0_0 .net "start", 0 0, L_0x11e80b400;  alias, 1 drivers
v0x11e7dade0_0 .net "stride", 7 0, L_0x11e80caa0;  1 drivers
S_0x11e7d2070 .scope module, "agu_inst" "agu" 28 59, 29 3 0, S_0x11e7d1640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x11e7d2240 .param/l "COL_WIDTH" 0 29 6, +C4<00000000000000000000000000001000>;
P_0x11e7d2280 .param/l "IMG_ADDR_WIDTH" 0 29 8, +C4<00000000000000000000000000001000>;
P_0x11e7d22c0 .param/l "KERN_CNT_WIDTH" 0 29 7, +C4<00000000000000000000000000000011>;
P_0x11e7d2300 .param/l "KERN_COL_WIDTH" 0 29 5, +C4<00000000000000000000000000000011>;
P_0x11e7d2340 .param/l "RSLT_ADDR_WIDTH" 0 29 9, +C4<00000000000000000000000000001000>;
v0x11e7d3080_0 .net "clk", 0 0, L_0x11e809400;  alias, 1 drivers
v0x11e7d3120_0 .var "clr_col_cnt", 0 0;
v0x11e7d31c0_0 .var "clr_img_addr", 0 0;
v0x11e7d3250_0 .var "clr_img_st", 0 0;
v0x11e7d32f0_0 .var "clr_k_col_cnt", 0 0;
v0x11e7d33d0_0 .var "clr_kerns_cnt", 0 0;
v0x11e7d3460_0 .net "clr_kerns_cnt_d", 7 0, v0x11e7d2e60_0;  1 drivers
v0x11e7d3510_0 .var "clr_result_addr", 0 0;
v0x11e7d35a0_0 .var "col_cnt", 7 0;
v0x11e7d36d0_0 .net "cols", 7 0, L_0x11e80b6e0;  alias, 1 drivers
v0x11e7d3790_0 .var "done", 0 0;
v0x11e7d3820_0 .var "en_col_cnt", 0 0;
v0x11e7d38b0_0 .var "en_img_addr", 0 0;
v0x11e7d3940_0 .var "en_img_st", 0 0;
v0x11e7d39d0_0 .var "en_k_col_cnt", 0 0;
v0x11e7d3a60_0 .var "en_kerns_cnt", 0 0;
v0x11e7d3b00_0 .net "en_result_addr", 0 0, v0x11e7d5b40_0;  alias, 1 drivers
v0x11e7d3ca0_0 .var "img_addr", 7 0;
v0x11e7d3d60_0 .var "img_st", 7 0;
v0x11e7d3df0_0 .var "k_col_cnt", 2 0;
v0x11e7d3e80_0 .var "kern_addr", 5 0;
v0x11e7d3f10_0 .net "kern_addr_mode", 0 0, L_0x11e80bc50;  alias, 1 drivers
v0x11e7d3fa0_0 .net "kern_cols", 2 0, L_0x11e80b5c0;  alias, 1 drivers
v0x11e7d4050_0 .net "kerns", 2 0, L_0x11e80b880;  alias, 1 drivers
v0x11e7d4100_0 .var "kerns_cnt", 2 0;
v0x11e7d4190_0 .net "reset", 0 0, L_0x11e80c780;  alias, 1 drivers
v0x11e7d4240_0 .var "result_addr", 7 0;
v0x11e7d42e0_0 .net "result_cols", 7 0, L_0x11e80cc80;  alias, 1 drivers
v0x11e7d4390_0 .net "start", 0 0, L_0x11e80b400;  alias, 1 drivers
v0x11e7d4440_0 .var "start_d", 0 0;
v0x11e7d44d0_0 .var "start_pedge", 0 0;
v0x11e7d4570_0 .net "stride", 7 0, L_0x11e80caa0;  alias, 1 drivers
E_0x11e7d26e0 .event anyedge, v0x11e7d4240_0, v0x11e7d42e0_0, v0x11e7d3b00_0;
E_0x11e7d2750 .event anyedge, v0x11e7cff50_0, v0x11e7d4440_0;
E_0x11e7d27a0 .event anyedge, v0x11e7cf7f0_0, v0x11e7d4100_0, v0x11e7d3df0_0;
E_0x11e7d2820 .event anyedge, v0x11e7cff50_0;
E_0x11e7d2860 .event anyedge, v0x11e7d32f0_0;
E_0x11e7d28e0 .event anyedge, v0x11e7d3120_0;
E_0x11e7d2930 .event anyedge, v0x11e7d4100_0, v0x11e7cf940_0, v0x11e7d3a60_0;
E_0x11e7d29b0 .event anyedge, v0x11e7d35a0_0, v0x11e7cf440_0, v0x11e7d3820_0;
E_0x11e7d2a10 .event anyedge, v0x11e7d3df0_0, v0x11e7cf890_0, v0x11e7cff50_0;
S_0x11e7d2aa0 .scope module, "ser_shift_done" "serial_shift" 29 126, 30 1 0, S_0x11e7d2070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x11e7d2970 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x11e7d2dc0_0 .net "clk", 0 0, L_0x11e809400;  alias, 1 drivers
v0x11e7d2e60_0 .var "par_out", 7 0;
v0x11e7d2f00_0 .net "reset", 0 0, L_0x11e80c780;  alias, 1 drivers
v0x11e7d2f90_0 .net "ser_in", 0 0, v0x11e7d33d0_0;  1 drivers
S_0x11e7d47a0 .scope module, "datapath_inst" "datapath" 28 87, 31 6 0, S_0x11e7d1640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x11e7d4970 .param/l "CLR_DLY" 1 31 168, +C4<00000000000000000000000000000010>;
P_0x11e7d49b0 .param/l "CLR_DLY_WIDTH" 1 31 169, +C4<00000000000000000000000000000011>;
P_0x11e7d49f0 .param/l "DLY_WIDTH" 1 31 152, +C4<00000000000000000000000000010000>;
P_0x11e7d4a30 .param/l "IMG_DWIDTH" 0 31 8, +C4<00000000000000000000000000011000>;
P_0x11e7d4a70 .param/l "KERN_DWIDTH" 0 31 9, +C4<00000000000000000000000000011000>;
P_0x11e7d4ab0 .param/l "RESULT_DWIDTH" 0 31 10, +C4<00000000000000000000000000010100>;
P_0x11e7d4af0 .param/l "SHFT_WIDTH" 0 31 11, +C4<00000000000000000000000000000100>;
L_0x11e80c600 .functor OR 1, L_0x11e80c780, L_0x11e80c560, C4<0>, C4<0>;
L_0x11e80c710 .functor AND 1, v0x11e7d8d80_0, L_0x11e80c670, C4<1>, C4<1>;
v0x11e7d87c0_0 .net *"_ivl_13", 0 0, L_0x11e80c560;  1 drivers
v0x11e7d8880_0 .net *"_ivl_17", 0 0, L_0x11e80c670;  1 drivers
v0x11e7d8920_0 .var "accum_ovrflow", 0 0;
v0x11e7d89f0_0 .net "clk", 0 0, L_0x11e809400;  alias, 1 drivers
v0x11e7d8a80_0 .net "clr_col_cnt", 0 0, v0x11e7d3120_0;  alias, 1 drivers
v0x11e7d8b90_0 .net "clr_col_cnt_d", 7 0, v0x11e7d72d0_0;  1 drivers
v0x11e7d8c20_0 .net "clr_k_col_cnt", 0 0, v0x11e7d32f0_0;  alias, 1 drivers
v0x11e7d8cf0_0 .net "clr_k_col_cnt_d", 2 0, v0x11e7d79a0_0;  1 drivers
v0x11e7d8d80_0 .var "clr_mult_accum", 0 0;
v0x11e7d8e90_0 .net "en_max_pool", 0 0, L_0x11e80bdd0;  alias, 1 drivers
v0x11e7d8f20_0 .net "img_data", 23 0, v0x11e7d09b0_0;  alias, 1 drivers
v0x11e7d8fb0_0 .net "kern_data", 23 0, v0x11e7d13a0_0;  alias, 1 drivers
v0x11e7d9040_0 .net "mask", 2 0, L_0x11e80be70;  alias, 1 drivers
v0x11e7d90f0_0 .var "mult_accum", 19 0;
v0x11e7d91a0_0 .var "mult_accum_mux", 20 0;
v0x11e7d9230_0 .var "mult_accum_r", 20 0;
v0x11e7d92e0_0 .net "mult_out0", 15 0, v0x11e7d61c0_0;  1 drivers
v0x11e7d94a0_0 .var "mult_out0_r", 15 0;
v0x11e7d9530_0 .net "mult_out1", 15 0, v0x11e7d6800_0;  1 drivers
v0x11e7d95c0_0 .var "mult_out1_r", 15 0;
v0x11e7d9650_0 .net "mult_out2", 15 0, v0x11e7d6e30_0;  1 drivers
v0x11e7d96e0_0 .var "mult_out2_r", 15 0;
v0x11e7d9780_0 .net "reset", 0 0, L_0x11e80c780;  alias, 1 drivers
v0x11e7d9810_0 .net "result_data", 19 0, v0x11e7d55d0_0;  alias, 1 drivers
v0x11e7d98d0_0 .net "result_valid", 0 0, v0x11e7d5b40_0;  alias, 1 drivers
v0x11e7d99a0_0 .net "shift", 3 0, L_0x11e80bb30;  alias, 1 drivers
v0x11e7d9a70_0 .net "shift_out", 19 0, v0x11e7d8680_0;  1 drivers
v0x11e7d9b40_0 .net "start", 0 0, L_0x11e80b400;  alias, 1 drivers
v0x11e7d9bd0_0 .net "start_d", 15 0, v0x11e7d7ed0_0;  1 drivers
E_0x11e7d4f80 .event anyedge, v0x11e7d79a0_0, v0x11e7d7ed0_0;
E_0x11e7d4fd0 .event anyedge, v0x11e7d9230_0;
E_0x11e7d5020 .event anyedge, v0x11e7d8d80_0, v0x11e7d9230_0;
L_0x11e80c0a0 .part v0x11e7d09b0_0, 0, 8;
L_0x11e80c1c0 .part v0x11e7d13a0_0, 0, 8;
L_0x11e80c2e0 .part v0x11e7d09b0_0, 8, 8;
L_0x11e80c380 .part v0x11e7d13a0_0, 8, 8;
L_0x11e80c420 .part v0x11e7d09b0_0, 16, 8;
L_0x11e80c4c0 .part v0x11e7d13a0_0, 16, 8;
L_0x11e80c560 .part v0x11e7d72d0_0, 3, 1;
L_0x11e80c670 .part v0x11e7d7ed0_0, 2, 1;
S_0x11e7d5080 .scope module, "max_pool_inst" "max_pool" 31 141, 32 1 0, S_0x11e7d47a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x11e7d51f0 .param/l "DWIDTH" 0 32 3, +C4<00000000000000000000000000010100>;
v0x11e7d5490_0 .net "clk", 0 0, L_0x11e809400;  alias, 1 drivers
v0x11e7d5530_0 .net "data_in", 19 0, v0x11e7d8680_0;  alias, 1 drivers
v0x11e7d55d0_0 .var "data_out", 19 0;
v0x11e7d5660_0 .var "data_r", 19 0;
v0x11e7d56f0_0 .net "en_maxpool", 0 0, L_0x11e80bdd0;  alias, 1 drivers
v0x11e7d57c0_0 .var "max_pool_out", 19 0;
v0x11e7d5850_0 .var "max_pool_valid", 0 0;
v0x11e7d58e0_0 .net "reset", 0 0, L_0x11e80c600;  1 drivers
v0x11e7d5980_0 .var "toggle", 0 0;
v0x11e7d5aa0_0 .net "valid_in", 0 0, L_0x11e80c710;  1 drivers
v0x11e7d5b40_0 .var "valid_out", 0 0;
E_0x11e7d53e0 .event anyedge, v0x11e7d5980_0, v0x11e7d5aa0_0;
E_0x11e7d5440 .event anyedge, v0x11e7d5660_0, v0x11e7d5530_0;
S_0x11e7d5c50 .scope module, "mult_inst0" "mult" 31 58, 33 1 0, S_0x11e7d47a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x11e7d5e20 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x11e7d5e60 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x11e7d6060_0 .net "a", 7 0, L_0x11e80c0a0;  1 drivers
v0x11e7d6120_0 .net "b", 7 0, L_0x11e80c1c0;  1 drivers
v0x11e7d61c0_0 .var "out", 15 0;
E_0x11e7d6010 .event anyedge, v0x11e7d6060_0, v0x11e7d6120_0;
S_0x11e7d6260 .scope module, "mult_inst1" "mult" 31 70, 33 1 0, S_0x11e7d47a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x11e7d6420 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x11e7d6460 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x11e7d66a0_0 .net "a", 7 0, L_0x11e80c2e0;  1 drivers
v0x11e7d6760_0 .net "b", 7 0, L_0x11e80c380;  1 drivers
v0x11e7d6800_0 .var "out", 15 0;
E_0x11e7d6650 .event anyedge, v0x11e7d66a0_0, v0x11e7d6760_0;
S_0x11e7d68a0 .scope module, "mult_inst2" "mult" 31 82, 33 1 0, S_0x11e7d47a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x11e7d6a60 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x11e7d6aa0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x11e7d6cd0_0 .net "a", 7 0, L_0x11e80c420;  1 drivers
v0x11e7d6d90_0 .net "b", 7 0, L_0x11e80c4c0;  1 drivers
v0x11e7d6e30_0 .var "out", 15 0;
E_0x11e7d6c70 .event anyedge, v0x11e7d6cd0_0, v0x11e7d6d90_0;
S_0x11e7d6ed0 .scope module, "ser_shift_clr_col" "serial_shift" 31 192, 30 1 0, S_0x11e7d47a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x11e7d70d0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x11e7d7230_0 .net "clk", 0 0, L_0x11e809400;  alias, 1 drivers
v0x11e7d72d0_0 .var "par_out", 7 0;
v0x11e7d7370_0 .net "reset", 0 0, L_0x11e80c780;  alias, 1 drivers
v0x11e7d7400_0 .net "ser_in", 0 0, v0x11e7d3120_0;  alias, 1 drivers
S_0x11e7d74c0 .scope module, "ser_shift_clr_k_col" "serial_shift" 31 176, 30 1 0, S_0x11e7d47a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x11e7d7680 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000000011>;
v0x11e7d7800_0 .net "clk", 0 0, L_0x11e809400;  alias, 1 drivers
v0x11e7d79a0_0 .var "par_out", 2 0;
v0x11e7d7a30_0 .net "reset", 0 0, L_0x11e80c780;  alias, 1 drivers
v0x11e7d7ac0_0 .net "ser_in", 0 0, v0x11e7d32f0_0;  alias, 1 drivers
S_0x11e7d7b50 .scope module, "ser_shift_start" "serial_shift" 31 159, 30 1 0, S_0x11e7d47a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x11e7d7cc0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000010000>;
v0x11e7d7e40_0 .net "clk", 0 0, L_0x11e809400;  alias, 1 drivers
v0x11e7d7ed0_0 .var "par_out", 15 0;
v0x11e7d7f70_0 .net "reset", 0 0, L_0x11e80c780;  alias, 1 drivers
v0x11e7d8080_0 .net "ser_in", 0 0, L_0x11e80b400;  alias, 1 drivers
S_0x11e7d8110 .scope module, "shifter_inst" "shifter" 31 129, 34 1 0, S_0x11e7d47a0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x11e7d82d0 .param/l "IN_WIDTH" 0 34 3, +C4<00000000000000000000000000010100>;
P_0x11e7d8310 .param/l "OUT_WIDTH" 0 34 5, +C4<00000000000000000000000000010100>;
P_0x11e7d8350 .param/l "SHFT_WIDTH" 0 34 4, +C4<00000000000000000000000000000100>;
v0x11e7d85c0_0 .net "in", 19 0, v0x11e7d90f0_0;  1 drivers
v0x11e7d8680_0 .var "out", 19 0;
v0x11e7d8720_0 .net "shift", 3 0, L_0x11e80bb30;  alias, 1 drivers
E_0x11e7d8560 .event anyedge, v0x11e7cfd30_0, v0x11e7d85c0_0;
S_0x11e7dafa0 .scope module, "results_dffram" "dffram" 24 194, 27 1 0, S_0x11e7cd3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x11e7d1dc0 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x11e7d1e00 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000010100>;
v0x11e7db390_0 .net "adr_r", 7 0, L_0x11e805920;  1 drivers
v0x11e7db440_0 .net "adr_w", 7 0, v0x11e7d4240_0;  alias, 1 drivers
v0x11e7db4e0_0 .net "clk", 0 0, L_0x11e809400;  alias, 1 drivers
v0x11e7db570_0 .net "dat_i", 19 0, v0x11e7d55d0_0;  alias, 1 drivers
v0x11e7db600_0 .var "dat_o", 19 0;
v0x11e7db6b0_0 .var "dat_o2", 19 0;
v0x11e7db760 .array "r", 255 0, 19 0;
v0x11e7db800_0 .net "we", 0 0, L_0x11e80d3a0;  1 drivers
S_0x11e7df070 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 23 145, 24 6 0, S_0x11e7a9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x11e7df1e0 .param/l "COL_WIDTH" 0 24 12, +C4<00000000000000000000000000001000>;
P_0x11e7df220 .param/l "IMG_ADDR_WIDTH" 0 24 14, +C4<00000000000000000000000000001000>;
P_0x11e7df260 .param/l "KERN_CNT_WIDTH" 0 24 13, +C4<00000000000000000000000000000011>;
P_0x11e7df2a0 .param/l "KERN_COL_WIDTH" 0 24 11, +C4<00000000000000000000000000000011>;
P_0x11e7df2e0 .param/l "MY_ADDR" 0 24 8, C4<000000000000000000000000000110011>;
P_0x11e7df320 .param/l "MY_ADDR_LSB" 0 24 10, +C4<00000000000000000000000000011000>;
P_0x11e7df360 .param/l "MY_ADDR_MSB" 0 24 9, +C4<00000000000000000000000000100000>;
P_0x11e7df3a0 .param/l "RSLT_ADDR_WIDTH" 0 24 15, +C4<00000000000000000000000000001000>;
P_0x11e7df3e0 .param/l "WBS_END_ADDR" 1 24 33, C4<010000>;
P_0x11e7df420 .param/l "WBS_START_ADDR" 1 24 32, C4<10>;
L_0x11e805ab0 .functor BUFZ 1, v0x11e7f3950_0, C4<0>, C4<0>, C4<0>;
L_0x11e80d540 .functor BUFZ 1, v0x11e7f39e0_0, C4<0>, C4<0>, C4<0>;
L_0x11e80d7f0 .functor AND 1, L_0x11e80d6d0, v0x11e7f3b90_0, C4<1>, C4<1>;
L_0x11e80d8c0 .functor AND 1, L_0x11e80d7f0, v0x11e7f3360_0, C4<1>, C4<1>;
L_0x11e80d9b0 .functor BUFZ 32, v0x11e7efbc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11e80de50 .functor AND 1, L_0x11e80dd30, L_0x11e80d8c0, C4<1>, C4<1>;
L_0x11e80df80 .functor AND 1, L_0x11e80de50, v0x11e7f3ff0_0, C4<1>, C4<1>;
L_0x11e80e3a0 .functor AND 1, L_0x11e80e230, L_0x11e80d8c0, C4<1>, C4<1>;
L_0x11e80e460 .functor AND 1, L_0x11e80e3a0, v0x11e7f3ff0_0, C4<1>, C4<1>;
L_0x11e80e850 .functor AND 1, L_0x11e80e730, L_0x11e80d8c0, C4<1>, C4<1>;
L_0x11e80e9e0 .functor AND 1, L_0x11e80e850, v0x11e7f3ff0_0, C4<1>, C4<1>;
L_0x11e80eaf0 .functor AND 1, L_0x11e80ec40, L_0x11e80d8c0, C4<1>, C4<1>;
L_0x11e80ee90 .functor AND 1, L_0x11e80eaf0, v0x11e7f3ff0_0, C4<1>, C4<1>;
L_0x11e810520 .functor OR 1, L_0x11e80d540, L_0x11e80f240, C4<0>, C4<0>;
L_0x11e810e50 .functor NOT 1, v0x11e7e5410_0, C4<0>, C4<0>, C4<0>;
L_0x11e811140 .functor AND 1, v0x11e7e77c0_0, L_0x11e810e50, C4<1>, C4<1>;
L_0x130051e28 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x11e7ed5d0_0 .net/2u *"_ivl_10", 32 0, L_0x130051e28;  1 drivers
v0x11e7ed670_0 .net *"_ivl_105", 13 0, L_0x11e810b60;  1 drivers
L_0x130052140 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11e7ed710_0 .net *"_ivl_111", 1 0, L_0x130052140;  1 drivers
v0x11e7ed7a0_0 .net *"_ivl_113", 0 0, L_0x11e810e50;  1 drivers
v0x11e7ed850_0 .net *"_ivl_118", 13 0, L_0x11e811240;  1 drivers
v0x11e7ed940_0 .net *"_ivl_12", 0 0, L_0x11e80d6d0;  1 drivers
v0x11e7ed9e0_0 .net *"_ivl_14", 0 0, L_0x11e80d7f0;  1 drivers
v0x11e7eda90_0 .net *"_ivl_23", 1 0, L_0x11e80db00;  1 drivers
v0x11e7edb40_0 .net *"_ivl_24", 31 0, L_0x11e80dba0;  1 drivers
L_0x130051e70 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7edc50_0 .net *"_ivl_27", 29 0, L_0x130051e70;  1 drivers
L_0x130051eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7edd00_0 .net/2u *"_ivl_28", 31 0, L_0x130051eb8;  1 drivers
v0x11e7eddb0_0 .net *"_ivl_30", 0 0, L_0x11e80dd30;  1 drivers
v0x11e7ede50_0 .net *"_ivl_32", 0 0, L_0x11e80de50;  1 drivers
v0x11e7edf00_0 .net *"_ivl_37", 2 0, L_0x11e80e030;  1 drivers
v0x11e7edfb0_0 .net *"_ivl_38", 31 0, L_0x11e80e110;  1 drivers
L_0x130051f00 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7ee060_0 .net *"_ivl_41", 28 0, L_0x130051f00;  1 drivers
L_0x130051f48 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11e7ee110_0 .net/2u *"_ivl_42", 31 0, L_0x130051f48;  1 drivers
v0x11e7ee2a0_0 .net *"_ivl_44", 0 0, L_0x11e80e230;  1 drivers
v0x11e7ee330_0 .net *"_ivl_46", 0 0, L_0x11e80e3a0;  1 drivers
v0x11e7ee3d0_0 .net *"_ivl_5", 7 0, L_0x11e80d5b0;  1 drivers
v0x11e7ee480_0 .net *"_ivl_51", 1 0, L_0x11e80e510;  1 drivers
v0x11e7ee530_0 .net *"_ivl_52", 31 0, L_0x11e80e5b0;  1 drivers
L_0x130051f90 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7ee5e0_0 .net *"_ivl_55", 29 0, L_0x130051f90;  1 drivers
L_0x130051fd8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x11e7ee690_0 .net/2u *"_ivl_56", 31 0, L_0x130051fd8;  1 drivers
v0x11e7ee740_0 .net *"_ivl_58", 0 0, L_0x11e80e730;  1 drivers
v0x11e7ee7e0_0 .net *"_ivl_6", 32 0, L_0x11e80d2c0;  1 drivers
v0x11e7ee890_0 .net *"_ivl_60", 0 0, L_0x11e80e850;  1 drivers
v0x11e7ee940_0 .net *"_ivl_65", 1 0, L_0x11e80ea50;  1 drivers
v0x11e7ee9f0_0 .net *"_ivl_66", 31 0, L_0x11e80eb60;  1 drivers
L_0x130052020 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7eeaa0_0 .net *"_ivl_69", 29 0, L_0x130052020;  1 drivers
L_0x130052068 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x11e7eeb50_0 .net/2u *"_ivl_70", 31 0, L_0x130052068;  1 drivers
v0x11e7eec00_0 .net *"_ivl_72", 0 0, L_0x11e80ec40;  1 drivers
v0x11e7eeca0_0 .net *"_ivl_74", 0 0, L_0x11e80eaf0;  1 drivers
v0x11e7ee1c0_0 .net *"_ivl_83", 5 0, L_0x11e810710;  1 drivers
L_0x1300520b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11e7eef30_0 .net *"_ivl_87", 1 0, L_0x1300520b0;  1 drivers
L_0x130051de0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e7eefc0_0 .net *"_ivl_9", 24 0, L_0x130051de0;  1 drivers
v0x11e7ef060_0 .net *"_ivl_90", 5 0, L_0x11e8108e0;  1 drivers
L_0x1300520f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11e7ef110_0 .net *"_ivl_94", 1 0, L_0x1300520f8;  1 drivers
v0x11e7ef1c0_0 .net *"_ivl_99", 13 0, L_0x11e810980;  1 drivers
v0x11e7ef270_0 .net "accum_ovrflow", 0 0, v0x11e7ea5a0_0;  1 drivers
v0x11e7ef300_0 .net "clk", 0 0, L_0x11e805ab0;  1 drivers
v0x11e7ef390_0 .net "cols", 7 0, L_0x11e80f480;  1 drivers
v0x11e7ef430_0 .net "data_out_regs", 31 0, v0x11e7e0820_0;  1 drivers
v0x11e7ef510_0 .net "data_out_result", 19 0, v0x11e7ed330_0;  1 drivers
v0x11e7ef5a0_0 .net "done", 0 0, v0x11e7e5410_0;  1 drivers
v0x11e7ef630_0 .net "en_max_pool", 0 0, L_0x11e80fb70;  1 drivers
v0x11e7ef740_0 .net "img_addr", 7 0, v0x11e7e5920_0;  1 drivers
v0x11e7ef7d0_0 .net "img_data", 23 0, v0x11e7e2630_0;  1 drivers
v0x11e7ef860_0 .net "kern_addr", 5 0, v0x11e7e5b00_0;  1 drivers
v0x11e7ef8f0_0 .net "kern_addr_mode", 0 0, L_0x11e80f9f0;  1 drivers
v0x11e7ef980_0 .net "kern_cols", 2 0, L_0x11e80f360;  1 drivers
v0x11e7efa10_0 .net "kern_data", 23 0, v0x11e7e3020_0;  1 drivers
v0x11e7efaa0_0 .net "kerns", 2 0, L_0x11e80f620;  1 drivers
v0x11e7efb30_0 .net "mask", 2 0, L_0x11e80fc10;  1 drivers
v0x11e7efbc0_0 .var "rdata", 31 0;
v0x11e7efc60_0 .var "ready", 0 0;
v0x11e7efd00_0 .net "reset", 0 0, L_0x11e80d540;  1 drivers
v0x11e7efdd0_0 .net "result_addr", 7 0, v0x11e7e5ec0_0;  1 drivers
v0x11e7efe60_0 .net "result_cols", 7 0, L_0x11e80f7e0;  1 drivers
v0x11e7efef0_0 .net "result_data", 19 0, v0x11e7e7250_0;  1 drivers
v0x11e7f0000_0 .net "result_valid", 0 0, v0x11e7e77c0_0;  1 drivers
v0x11e7f0110_0 .net "shift", 3 0, L_0x11e80f8d0;  1 drivers
v0x11e7f0220_0 .net "soft_reset", 0 0, L_0x11e80f240;  1 drivers
v0x11e7f02b0_0 .net "start", 0 0, L_0x11e80f1a0;  1 drivers
v0x11e7f0340_0 .net "stride", 7 0, L_0x11e80f740;  1 drivers
v0x11e7eed30_0 .net "valid", 0 0, L_0x11e80d8c0;  1 drivers
v0x11e7eedc0_0 .net "wb_clk_i", 0 0, v0x11e7f3950_0;  alias, 1 drivers
v0x11e7eee50_0 .net "wb_rst_i", 0 0, v0x11e7f39e0_0;  alias, 1 drivers
v0x11e7f03d0_0 .net "wbs_ack_o", 0 0, v0x11e7efc60_0;  alias, 1 drivers
v0x11e7f0460_0 .net "wbs_adr_i", 31 0, v0x11e7f3b00_0;  alias, 1 drivers
v0x11e7f04f0_0 .net "wbs_cyc_i", 0 0, v0x11e7f3b90_0;  alias, 1 drivers
v0x11e7f0580_0 .net "wbs_dat_i", 31 0, v0x11e7f3c20_0;  alias, 1 drivers
v0x11e7f0610_0 .net "wbs_dat_o", 31 0, L_0x11e80d9b0;  alias, 1 drivers
v0x11e7f06a0_0 .net "wbs_sel_i", 3 0, v0x11e7f3d60_0;  alias, 1 drivers
v0x11e7f0730_0 .net "wbs_stb_i", 0 0, v0x11e7f3360_0;  alias, 1 drivers
v0x11e7f07c0_0 .net "wbs_we_i", 0 0, v0x11e7f3ff0_0;  alias, 1 drivers
v0x11e7f0850_0 .net "we_img_ram", 0 0, L_0x11e80e460;  1 drivers
v0x11e7f08e0_0 .net "we_kern_ram", 0 0, L_0x11e80e9e0;  1 drivers
v0x11e7f0970_0 .net "we_regs", 0 0, L_0x11e80df80;  1 drivers
v0x11e7f0a40_0 .net "we_res_ram", 0 0, L_0x11e80ee90;  1 drivers
L_0x11e80d5b0 .part v0x11e7f3b00_0, 24, 8;
L_0x11e80d2c0 .concat [ 8 25 0 0], L_0x11e80d5b0, L_0x130051de0;
L_0x11e80d6d0 .cmp/eq 33, L_0x11e80d2c0, L_0x130051e28;
L_0x11e80db00 .part v0x11e7f3b00_0, 16, 2;
L_0x11e80dba0 .concat [ 2 30 0 0], L_0x11e80db00, L_0x130051e70;
L_0x11e80dd30 .cmp/eq 32, L_0x11e80dba0, L_0x130051eb8;
L_0x11e80e030 .part v0x11e7f3b00_0, 16, 3;
L_0x11e80e110 .concat [ 3 29 0 0], L_0x11e80e030, L_0x130051f00;
L_0x11e80e230 .cmp/eq 32, L_0x11e80e110, L_0x130051f48;
L_0x11e80e510 .part v0x11e7f3b00_0, 16, 2;
L_0x11e80e5b0 .concat [ 2 30 0 0], L_0x11e80e510, L_0x130051f90;
L_0x11e80e730 .cmp/eq 32, L_0x11e80e5b0, L_0x130051fd8;
L_0x11e80ea50 .part v0x11e7f3b00_0, 16, 2;
L_0x11e80eb60 .concat [ 2 30 0 0], L_0x11e80ea50, L_0x130052020;
L_0x11e80ec40 .cmp/eq 32, L_0x11e80eb60, L_0x130052068;
L_0x11e80fda0 .part v0x11e7f3b00_0, 2, 2;
L_0x11e810710 .part L_0x11e80f740, 0, 6;
L_0x11e810840 .concat [ 6 2 0 0], L_0x11e810710, L_0x1300520b0;
L_0x11e8108e0 .part L_0x11e80f7e0, 0, 6;
L_0x11e810a20 .concat [ 6 2 0 0], L_0x11e8108e0, L_0x1300520f8;
L_0x11e810ac0 .part v0x11e7f3c20_0, 0, 24;
L_0x11e810980 .part v0x11e7f3b00_0, 2, 14;
L_0x11e810c10 .part L_0x11e810980, 0, 8;
L_0x11e810db0 .part v0x11e7f3c20_0, 0, 24;
L_0x11e810b60 .part v0x11e7f3b00_0, 2, 14;
L_0x11e810f20 .part L_0x11e810b60, 0, 8;
L_0x11e810fc0 .concat [ 6 2 0 0], v0x11e7e5b00_0, L_0x130052140;
L_0x11e811240 .part v0x11e7f3b00_0, 2, 14;
L_0x11e8112e0 .part L_0x11e811240, 0, 8;
S_0x11e7df980 .scope module, "cfg_regs_inst" "regs" 24 100, 25 3 0, S_0x11e7df070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x11e7dfb40 .param/l "DWIDTH" 0 25 5, +C4<00000000000000000000000000100000>;
v0x11e7e0e40_0 .net *"_ivl_6", 29 0, L_0x11e80ef20;  1 drivers
v0x11e7e0f00_0 .net "accum_ovrflow", 0 0, v0x11e7ea5a0_0;  alias, 1 drivers
v0x11e7e0fa0_0 .net "addr", 1 0, L_0x11e80fda0;  1 drivers
v0x11e7e1030_0 .net "clk", 0 0, L_0x11e805ab0;  alias, 1 drivers
v0x11e7e10c0_0 .net "cols", 7 0, L_0x11e80f480;  alias, 1 drivers
v0x11e7e1190_0 .net "data_in", 31 0, v0x11e7f3c20_0;  alias, 1 drivers
v0x11e7e1220_0 .net "data_out", 31 0, v0x11e7e0820_0;  alias, 1 drivers
v0x11e7e12c0_0 .net "done", 0 0, v0x11e7e5410_0;  alias, 1 drivers
v0x11e7e1350_0 .net "en_max_pool", 0 0, L_0x11e80fb70;  alias, 1 drivers
v0x11e7e1470_0 .net "kern_addr_mode", 0 0, L_0x11e80f9f0;  alias, 1 drivers
v0x11e7e1510_0 .net "kern_cols", 2 0, L_0x11e80f360;  alias, 1 drivers
v0x11e7e15c0_0 .net "kerns", 2 0, L_0x11e80f620;  alias, 1 drivers
v0x11e7e1670_0 .net "mask", 2 0, L_0x11e80fc10;  alias, 1 drivers
v0x11e7e1720 .array "regs", 4 0;
v0x11e7e1720_0 .net v0x11e7e1720 0, 31 0, v0x11e7e04f0_0; 1 drivers
v0x11e7e1720_1 .net v0x11e7e1720 1, 31 0, v0x11e7e0580_0; 1 drivers
v0x11e7e1720_2 .net v0x11e7e1720 2, 31 0, v0x11e7e0610_0; 1 drivers
v0x11e7e1720_3 .net v0x11e7e1720 3, 31 0, v0x11e7e06e0_0; 1 drivers
o0x1300286c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11e7e1720_4 .net v0x11e7e1720 4, 31 0, o0x1300286c0; 0 drivers
v0x11e7e1890_0 .net "reset", 0 0, L_0x11e80d540;  alias, 1 drivers
v0x11e7e1920_0 .net "result_cols", 7 0, L_0x11e80f7e0;  alias, 1 drivers
v0x11e7e19b0_0 .net "shift", 3 0, L_0x11e80f8d0;  alias, 1 drivers
v0x11e7e1b40_0 .net "soft_reset", 0 0, L_0x11e80f240;  alias, 1 drivers
v0x11e7e1bd0_0 .net "start", 0 0, L_0x11e80f1a0;  alias, 1 drivers
v0x11e7e1c70_0 .net "stride", 7 0, L_0x11e80f740;  alias, 1 drivers
v0x11e7e1d20_0 .net "wr_en", 0 0, L_0x11e80df80;  alias, 1 drivers
L_0x11e80ef20 .part v0x11e7e04f0_0, 2, 30;
L_0x11e80f000 .concat [ 1 1 30 0], v0x11e7e5410_0, v0x11e7ea5a0_0, L_0x11e80ef20;
L_0x11e80f1a0 .part v0x11e7e04f0_0, 2, 1;
L_0x11e80f240 .part v0x11e7e04f0_0, 3, 1;
L_0x11e80f360 .part v0x11e7e0580_0, 0, 3;
L_0x11e80f480 .part v0x11e7e0580_0, 8, 8;
L_0x11e80f620 .part v0x11e7e0580_0, 16, 3;
L_0x11e80f740 .part v0x11e7e0580_0, 24, 8;
L_0x11e80f7e0 .part v0x11e7e0610_0, 0, 8;
L_0x11e80f8d0 .part v0x11e7e0610_0, 8, 4;
L_0x11e80f9f0 .part v0x11e7e0610_0, 16, 1;
L_0x11e80fb70 .part v0x11e7e0610_0, 17, 1;
L_0x11e80fc10 .part v0x11e7e0610_0, 18, 3;
S_0x11e7dfeb0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 25 42, 26 1 0, S_0x11e7df980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x11e7e0070 .param/l "DWIDTH" 0 26 3, +C4<00000000000000000000000000100000>;
v0x11e7e0390_0 .net "addr", 1 0, L_0x11e80fda0;  alias, 1 drivers
v0x11e7e0450_0 .net "clk", 0 0, L_0x11e805ab0;  alias, 1 drivers
v0x11e7e04f0_0 .var "ctrl0", 31 0;
v0x11e7e0580_0 .var "ctrl1", 31 0;
v0x11e7e0610_0 .var "ctrl2", 31 0;
v0x11e7e06e0_0 .var "ctrl3", 31 0;
v0x11e7e0780_0 .net "data_in", 31 0, v0x11e7f3c20_0;  alias, 1 drivers
v0x11e7e0820_0 .var "data_out", 31 0;
v0x11e7e08d0_0 .net "reset", 0 0, L_0x11e80d540;  alias, 1 drivers
v0x11e7e09e0_0 .net "status0", 31 0, L_0x11e80f000;  1 drivers
v0x11e7e0a80_0 .net "status1", 31 0, v0x11e7e0580_0;  alias, 1 drivers
v0x11e7e0b40_0 .net "status2", 31 0, v0x11e7e0610_0;  alias, 1 drivers
v0x11e7e0bd0_0 .net "status3", 31 0, v0x11e7e06e0_0;  alias, 1 drivers
v0x11e7e0c60_0 .net "wr_en", 0 0, L_0x11e80df80;  alias, 1 drivers
E_0x11e7e02d0/0 .event anyedge, v0x11e7e0390_0, v0x11e7e09e0_0, v0x11e7e0580_0, v0x11e7e0610_0;
E_0x11e7e02d0/1 .event anyedge, v0x11e7e06e0_0;
E_0x11e7e02d0 .event/or E_0x11e7e02d0/0, E_0x11e7e02d0/1;
E_0x11e7e0340 .event posedge, v0x11e7e0450_0;
S_0x11e7e1f10 .scope module, "img_dffram" "dffram" 24 162, 27 1 0, S_0x11e7df070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x11e7dfc40 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x11e7dfc80 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x11e7e22f0_0 .net "adr_r", 7 0, v0x11e7e5920_0;  alias, 1 drivers
v0x11e7e23a0_0 .net "adr_w", 7 0, L_0x11e810c10;  1 drivers
v0x11e7e2440_0 .net "clk", 0 0, L_0x11e805ab0;  alias, 1 drivers
v0x11e7e24d0_0 .net "dat_i", 23 0, L_0x11e810ac0;  1 drivers
v0x11e7e2560_0 .var "dat_o", 23 0;
v0x11e7e2630_0 .var "dat_o2", 23 0;
v0x11e7e26e0 .array "r", 255 0, 23 0;
v0x11e7e2780_0 .net "we", 0 0, L_0x11e80e460;  alias, 1 drivers
S_0x11e7e28d0 .scope module, "kerns_dffram" "dffram" 24 178, 27 1 0, S_0x11e7df070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x11e7e2a90 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x11e7e2ad0 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x11e7e2d00_0 .net "adr_r", 7 0, L_0x11e810fc0;  1 drivers
v0x11e7e2db0_0 .net "adr_w", 7 0, L_0x11e810f20;  1 drivers
v0x11e7e2e50_0 .net "clk", 0 0, L_0x11e805ab0;  alias, 1 drivers
v0x11e7e2ee0_0 .net "dat_i", 23 0, L_0x11e810db0;  1 drivers
v0x11e7e2f70_0 .var "dat_o", 23 0;
v0x11e7e3020_0 .var "dat_o2", 23 0;
v0x11e7e30d0 .array "r", 255 0, 23 0;
v0x11e7e3170_0 .net "we", 0 0, L_0x11e80e9e0;  alias, 1 drivers
S_0x11e7e32c0 .scope module, "ren_conv_inst" "ren_conv" 24 132, 28 4 0, S_0x11e7df070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x11e7e3480 .param/l "COL_WIDTH" 0 28 7, +C4<00000000000000000000000000001000>;
P_0x11e7e34c0 .param/l "IMG_ADDR_WIDTH" 0 28 9, +C4<00000000000000000000000000001000>;
P_0x11e7e3500 .param/l "IMG_DWIDTH" 0 28 12, +C4<00000000000000000000000000011000>;
P_0x11e7e3540 .param/l "KERN_CNT_WIDTH" 0 28 8, +C4<00000000000000000000000000000011>;
P_0x11e7e3580 .param/l "KERN_COL_WIDTH" 0 28 6, +C4<00000000000000000000000000000011>;
P_0x11e7e35c0 .param/l "KERN_DWIDTH" 0 28 13, +C4<00000000000000000000000000011000>;
P_0x11e7e3600 .param/l "RESULT_DWIDTH" 0 28 14, +C4<00000000000000000000000000010100>;
P_0x11e7e3640 .param/l "RSLT_ADDR_WIDTH" 0 28 10, +C4<00000000000000000000000000001000>;
P_0x11e7e3680 .param/l "SHFT_WIDTH" 0 28 11, +C4<00000000000000000000000000000100>;
v0x11e7eb9f0_0 .net "accum_ovrflow", 0 0, v0x11e7ea5a0_0;  alias, 1 drivers
v0x11e7ebad0_0 .net "clk", 0 0, L_0x11e805ab0;  alias, 1 drivers
v0x11e7ebb60_0 .net "clr_col_cnt", 0 0, v0x11e7e4da0_0;  1 drivers
v0x11e7ebbf0_0 .net "clr_k_col_cnt", 0 0, v0x11e7e4f70_0;  1 drivers
v0x11e7ebc80_0 .net "cols", 7 0, L_0x11e80f480;  alias, 1 drivers
v0x11e7ebd50_0 .net "done", 0 0, v0x11e7e5410_0;  alias, 1 drivers
v0x11e7ebe20_0 .net "en_max_pool", 0 0, L_0x11e80fb70;  alias, 1 drivers
v0x11e7ebeb0_0 .net "img_addr", 7 0, v0x11e7e5920_0;  alias, 1 drivers
v0x11e7ebf80_0 .net "img_data", 23 0, v0x11e7e2630_0;  alias, 1 drivers
v0x11e7ec090_0 .net "kern_addr", 5 0, v0x11e7e5b00_0;  alias, 1 drivers
v0x11e7ec120_0 .net "kern_addr_mode", 0 0, L_0x11e80f9f0;  alias, 1 drivers
v0x11e7ec1f0_0 .net "kern_cols", 2 0, L_0x11e80f360;  alias, 1 drivers
v0x11e7ec2c0_0 .net "kern_data", 23 0, v0x11e7e3020_0;  alias, 1 drivers
v0x11e7ec390_0 .net "kerns", 2 0, L_0x11e80f620;  alias, 1 drivers
v0x11e7ec460_0 .net "mask", 2 0, L_0x11e80fc10;  alias, 1 drivers
v0x11e7ec4f0_0 .net "reset", 0 0, L_0x11e810520;  1 drivers
v0x11e7ec580_0 .net "result_addr", 7 0, v0x11e7e5ec0_0;  alias, 1 drivers
v0x11e7ec710_0 .net "result_cols", 7 0, L_0x11e810a20;  1 drivers
v0x11e7ec7a0_0 .net "result_data", 19 0, v0x11e7e7250_0;  alias, 1 drivers
v0x11e7ec830_0 .net "result_valid", 0 0, v0x11e7e77c0_0;  alias, 1 drivers
v0x11e7ec8c0_0 .net "shift", 3 0, L_0x11e80f8d0;  alias, 1 drivers
v0x11e7ec950_0 .net "start", 0 0, L_0x11e80f1a0;  alias, 1 drivers
v0x11e7eca60_0 .net "stride", 7 0, L_0x11e810840;  1 drivers
S_0x11e7e3cf0 .scope module, "agu_inst" "agu" 28 59, 29 3 0, S_0x11e7e32c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x11e7e3ec0 .param/l "COL_WIDTH" 0 29 6, +C4<00000000000000000000000000001000>;
P_0x11e7e3f00 .param/l "IMG_ADDR_WIDTH" 0 29 8, +C4<00000000000000000000000000001000>;
P_0x11e7e3f40 .param/l "KERN_CNT_WIDTH" 0 29 7, +C4<00000000000000000000000000000011>;
P_0x11e7e3f80 .param/l "KERN_COL_WIDTH" 0 29 5, +C4<00000000000000000000000000000011>;
P_0x11e7e3fc0 .param/l "RSLT_ADDR_WIDTH" 0 29 9, +C4<00000000000000000000000000001000>;
v0x11e7e4d00_0 .net "clk", 0 0, L_0x11e805ab0;  alias, 1 drivers
v0x11e7e4da0_0 .var "clr_col_cnt", 0 0;
v0x11e7e4e40_0 .var "clr_img_addr", 0 0;
v0x11e7e4ed0_0 .var "clr_img_st", 0 0;
v0x11e7e4f70_0 .var "clr_k_col_cnt", 0 0;
v0x11e7e5050_0 .var "clr_kerns_cnt", 0 0;
v0x11e7e50e0_0 .net "clr_kerns_cnt_d", 7 0, v0x11e7e4ae0_0;  1 drivers
v0x11e7e5190_0 .var "clr_result_addr", 0 0;
v0x11e7e5220_0 .var "col_cnt", 7 0;
v0x11e7e5350_0 .net "cols", 7 0, L_0x11e80f480;  alias, 1 drivers
v0x11e7e5410_0 .var "done", 0 0;
v0x11e7e54a0_0 .var "en_col_cnt", 0 0;
v0x11e7e5530_0 .var "en_img_addr", 0 0;
v0x11e7e55c0_0 .var "en_img_st", 0 0;
v0x11e7e5650_0 .var "en_k_col_cnt", 0 0;
v0x11e7e56e0_0 .var "en_kerns_cnt", 0 0;
v0x11e7e5780_0 .net "en_result_addr", 0 0, v0x11e7e77c0_0;  alias, 1 drivers
v0x11e7e5920_0 .var "img_addr", 7 0;
v0x11e7e59e0_0 .var "img_st", 7 0;
v0x11e7e5a70_0 .var "k_col_cnt", 2 0;
v0x11e7e5b00_0 .var "kern_addr", 5 0;
v0x11e7e5b90_0 .net "kern_addr_mode", 0 0, L_0x11e80f9f0;  alias, 1 drivers
v0x11e7e5c20_0 .net "kern_cols", 2 0, L_0x11e80f360;  alias, 1 drivers
v0x11e7e5cd0_0 .net "kerns", 2 0, L_0x11e80f620;  alias, 1 drivers
v0x11e7e5d80_0 .var "kerns_cnt", 2 0;
v0x11e7e5e10_0 .net "reset", 0 0, L_0x11e810520;  alias, 1 drivers
v0x11e7e5ec0_0 .var "result_addr", 7 0;
v0x11e7e5f60_0 .net "result_cols", 7 0, L_0x11e810a20;  alias, 1 drivers
v0x11e7e6010_0 .net "start", 0 0, L_0x11e80f1a0;  alias, 1 drivers
v0x11e7e60c0_0 .var "start_d", 0 0;
v0x11e7e6150_0 .var "start_pedge", 0 0;
v0x11e7e61f0_0 .net "stride", 7 0, L_0x11e810840;  alias, 1 drivers
E_0x11e7e4360 .event anyedge, v0x11e7e5ec0_0, v0x11e7e5f60_0, v0x11e7e5780_0;
E_0x11e7e43d0 .event anyedge, v0x11e7e1bd0_0, v0x11e7e60c0_0;
E_0x11e7e4420 .event anyedge, v0x11e7e1470_0, v0x11e7e5d80_0, v0x11e7e5a70_0;
E_0x11e7e44a0 .event anyedge, v0x11e7e1bd0_0;
E_0x11e7e44e0 .event anyedge, v0x11e7e4f70_0;
E_0x11e7e4560 .event anyedge, v0x11e7e4da0_0;
E_0x11e7e45b0 .event anyedge, v0x11e7e5d80_0, v0x11e7e15c0_0, v0x11e7e56e0_0;
E_0x11e7e4630 .event anyedge, v0x11e7e5220_0, v0x11e7e10c0_0, v0x11e7e54a0_0;
E_0x11e7e4690 .event anyedge, v0x11e7e5a70_0, v0x11e7e1510_0, v0x11e7e1bd0_0;
S_0x11e7e4720 .scope module, "ser_shift_done" "serial_shift" 29 126, 30 1 0, S_0x11e7e3cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x11e7e45f0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x11e7e4a40_0 .net "clk", 0 0, L_0x11e805ab0;  alias, 1 drivers
v0x11e7e4ae0_0 .var "par_out", 7 0;
v0x11e7e4b80_0 .net "reset", 0 0, L_0x11e810520;  alias, 1 drivers
v0x11e7e4c10_0 .net "ser_in", 0 0, v0x11e7e5050_0;  1 drivers
S_0x11e7e6420 .scope module, "datapath_inst" "datapath" 28 87, 31 6 0, S_0x11e7e32c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x11e7e65f0 .param/l "CLR_DLY" 1 31 168, +C4<00000000000000000000000000000010>;
P_0x11e7e6630 .param/l "CLR_DLY_WIDTH" 1 31 169, +C4<00000000000000000000000000000011>;
P_0x11e7e6670 .param/l "DLY_WIDTH" 1 31 152, +C4<00000000000000000000000000010000>;
P_0x11e7e66b0 .param/l "IMG_DWIDTH" 0 31 8, +C4<00000000000000000000000000011000>;
P_0x11e7e66f0 .param/l "KERN_DWIDTH" 0 31 9, +C4<00000000000000000000000000011000>;
P_0x11e7e6730 .param/l "RESULT_DWIDTH" 0 31 10, +C4<00000000000000000000000000010100>;
P_0x11e7e6770 .param/l "SHFT_WIDTH" 0 31 11, +C4<00000000000000000000000000000100>;
L_0x11e8103a0 .functor OR 1, L_0x11e810520, L_0x11e810300, C4<0>, C4<0>;
L_0x11e8104b0 .functor AND 1, v0x11e7eaa00_0, L_0x11e810410, C4<1>, C4<1>;
v0x11e7ea440_0 .net *"_ivl_13", 0 0, L_0x11e810300;  1 drivers
v0x11e7ea500_0 .net *"_ivl_17", 0 0, L_0x11e810410;  1 drivers
v0x11e7ea5a0_0 .var "accum_ovrflow", 0 0;
v0x11e7ea670_0 .net "clk", 0 0, L_0x11e805ab0;  alias, 1 drivers
v0x11e7ea700_0 .net "clr_col_cnt", 0 0, v0x11e7e4da0_0;  alias, 1 drivers
v0x11e7ea810_0 .net "clr_col_cnt_d", 7 0, v0x11e7e8f50_0;  1 drivers
v0x11e7ea8a0_0 .net "clr_k_col_cnt", 0 0, v0x11e7e4f70_0;  alias, 1 drivers
v0x11e7ea970_0 .net "clr_k_col_cnt_d", 2 0, v0x11e7e9620_0;  1 drivers
v0x11e7eaa00_0 .var "clr_mult_accum", 0 0;
v0x11e7eab10_0 .net "en_max_pool", 0 0, L_0x11e80fb70;  alias, 1 drivers
v0x11e7eaba0_0 .net "img_data", 23 0, v0x11e7e2630_0;  alias, 1 drivers
v0x11e7eac30_0 .net "kern_data", 23 0, v0x11e7e3020_0;  alias, 1 drivers
v0x11e7eacc0_0 .net "mask", 2 0, L_0x11e80fc10;  alias, 1 drivers
v0x11e7ead70_0 .var "mult_accum", 19 0;
v0x11e7eae20_0 .var "mult_accum_mux", 20 0;
v0x11e7eaeb0_0 .var "mult_accum_r", 20 0;
v0x11e7eaf60_0 .net "mult_out0", 15 0, v0x11e7e7e40_0;  1 drivers
v0x11e7eb120_0 .var "mult_out0_r", 15 0;
v0x11e7eb1b0_0 .net "mult_out1", 15 0, v0x11e7e8480_0;  1 drivers
v0x11e7eb240_0 .var "mult_out1_r", 15 0;
v0x11e7eb2d0_0 .net "mult_out2", 15 0, v0x11e7e8ab0_0;  1 drivers
v0x11e7eb360_0 .var "mult_out2_r", 15 0;
v0x11e7eb400_0 .net "reset", 0 0, L_0x11e810520;  alias, 1 drivers
v0x11e7eb490_0 .net "result_data", 19 0, v0x11e7e7250_0;  alias, 1 drivers
v0x11e7eb550_0 .net "result_valid", 0 0, v0x11e7e77c0_0;  alias, 1 drivers
v0x11e7eb620_0 .net "shift", 3 0, L_0x11e80f8d0;  alias, 1 drivers
v0x11e7eb6f0_0 .net "shift_out", 19 0, v0x11e7ea300_0;  1 drivers
v0x11e7eb7c0_0 .net "start", 0 0, L_0x11e80f1a0;  alias, 1 drivers
v0x11e7eb850_0 .net "start_d", 15 0, v0x11e7e9b50_0;  1 drivers
E_0x11e7e6c00 .event anyedge, v0x11e7e9620_0, v0x11e7e9b50_0;
E_0x11e7e6c50 .event anyedge, v0x11e7eaeb0_0;
E_0x11e7e6ca0 .event anyedge, v0x11e7eaa00_0, v0x11e7eaeb0_0;
L_0x11e80fe40 .part v0x11e7e2630_0, 0, 8;
L_0x11e80ff60 .part v0x11e7e3020_0, 0, 8;
L_0x11e810080 .part v0x11e7e2630_0, 8, 8;
L_0x11e810120 .part v0x11e7e3020_0, 8, 8;
L_0x11e8101c0 .part v0x11e7e2630_0, 16, 8;
L_0x11e810260 .part v0x11e7e3020_0, 16, 8;
L_0x11e810300 .part v0x11e7e8f50_0, 3, 1;
L_0x11e810410 .part v0x11e7e9b50_0, 2, 1;
S_0x11e7e6d00 .scope module, "max_pool_inst" "max_pool" 31 141, 32 1 0, S_0x11e7e6420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x11e7e6e70 .param/l "DWIDTH" 0 32 3, +C4<00000000000000000000000000010100>;
v0x11e7e7110_0 .net "clk", 0 0, L_0x11e805ab0;  alias, 1 drivers
v0x11e7e71b0_0 .net "data_in", 19 0, v0x11e7ea300_0;  alias, 1 drivers
v0x11e7e7250_0 .var "data_out", 19 0;
v0x11e7e72e0_0 .var "data_r", 19 0;
v0x11e7e7370_0 .net "en_maxpool", 0 0, L_0x11e80fb70;  alias, 1 drivers
v0x11e7e7440_0 .var "max_pool_out", 19 0;
v0x11e7e74d0_0 .var "max_pool_valid", 0 0;
v0x11e7e7560_0 .net "reset", 0 0, L_0x11e8103a0;  1 drivers
v0x11e7e7600_0 .var "toggle", 0 0;
v0x11e7e7720_0 .net "valid_in", 0 0, L_0x11e8104b0;  1 drivers
v0x11e7e77c0_0 .var "valid_out", 0 0;
E_0x11e7e7060 .event anyedge, v0x11e7e7600_0, v0x11e7e7720_0;
E_0x11e7e70c0 .event anyedge, v0x11e7e72e0_0, v0x11e7e71b0_0;
S_0x11e7e78d0 .scope module, "mult_inst0" "mult" 31 58, 33 1 0, S_0x11e7e6420;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x11e7e7aa0 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x11e7e7ae0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x11e7e7ce0_0 .net "a", 7 0, L_0x11e80fe40;  1 drivers
v0x11e7e7da0_0 .net "b", 7 0, L_0x11e80ff60;  1 drivers
v0x11e7e7e40_0 .var "out", 15 0;
E_0x11e7e7c90 .event anyedge, v0x11e7e7ce0_0, v0x11e7e7da0_0;
S_0x11e7e7ee0 .scope module, "mult_inst1" "mult" 31 70, 33 1 0, S_0x11e7e6420;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x11e7e80a0 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x11e7e80e0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x11e7e8320_0 .net "a", 7 0, L_0x11e810080;  1 drivers
v0x11e7e83e0_0 .net "b", 7 0, L_0x11e810120;  1 drivers
v0x11e7e8480_0 .var "out", 15 0;
E_0x11e7e82d0 .event anyedge, v0x11e7e8320_0, v0x11e7e83e0_0;
S_0x11e7e8520 .scope module, "mult_inst2" "mult" 31 82, 33 1 0, S_0x11e7e6420;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x11e7e86e0 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x11e7e8720 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x11e7e8950_0 .net "a", 7 0, L_0x11e8101c0;  1 drivers
v0x11e7e8a10_0 .net "b", 7 0, L_0x11e810260;  1 drivers
v0x11e7e8ab0_0 .var "out", 15 0;
E_0x11e7e88f0 .event anyedge, v0x11e7e8950_0, v0x11e7e8a10_0;
S_0x11e7e8b50 .scope module, "ser_shift_clr_col" "serial_shift" 31 192, 30 1 0, S_0x11e7e6420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x11e7e8d50 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x11e7e8eb0_0 .net "clk", 0 0, L_0x11e805ab0;  alias, 1 drivers
v0x11e7e8f50_0 .var "par_out", 7 0;
v0x11e7e8ff0_0 .net "reset", 0 0, L_0x11e810520;  alias, 1 drivers
v0x11e7e9080_0 .net "ser_in", 0 0, v0x11e7e4da0_0;  alias, 1 drivers
S_0x11e7e9140 .scope module, "ser_shift_clr_k_col" "serial_shift" 31 176, 30 1 0, S_0x11e7e6420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x11e7e9300 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000000011>;
v0x11e7e9480_0 .net "clk", 0 0, L_0x11e805ab0;  alias, 1 drivers
v0x11e7e9620_0 .var "par_out", 2 0;
v0x11e7e96b0_0 .net "reset", 0 0, L_0x11e810520;  alias, 1 drivers
v0x11e7e9740_0 .net "ser_in", 0 0, v0x11e7e4f70_0;  alias, 1 drivers
S_0x11e7e97d0 .scope module, "ser_shift_start" "serial_shift" 31 159, 30 1 0, S_0x11e7e6420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x11e7e9940 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000010000>;
v0x11e7e9ac0_0 .net "clk", 0 0, L_0x11e805ab0;  alias, 1 drivers
v0x11e7e9b50_0 .var "par_out", 15 0;
v0x11e7e9bf0_0 .net "reset", 0 0, L_0x11e810520;  alias, 1 drivers
v0x11e7e9d00_0 .net "ser_in", 0 0, L_0x11e80f1a0;  alias, 1 drivers
S_0x11e7e9d90 .scope module, "shifter_inst" "shifter" 31 129, 34 1 0, S_0x11e7e6420;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x11e7e9f50 .param/l "IN_WIDTH" 0 34 3, +C4<00000000000000000000000000010100>;
P_0x11e7e9f90 .param/l "OUT_WIDTH" 0 34 5, +C4<00000000000000000000000000010100>;
P_0x11e7e9fd0 .param/l "SHFT_WIDTH" 0 34 4, +C4<00000000000000000000000000000100>;
v0x11e7ea240_0 .net "in", 19 0, v0x11e7ead70_0;  1 drivers
v0x11e7ea300_0 .var "out", 19 0;
v0x11e7ea3a0_0 .net "shift", 3 0, L_0x11e80f8d0;  alias, 1 drivers
E_0x11e7ea1e0 .event anyedge, v0x11e7e19b0_0, v0x11e7ea240_0;
S_0x11e7ecc20 .scope module, "results_dffram" "dffram" 24 194, 27 1 0, S_0x11e7df070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x11e7e3a40 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x11e7e3a80 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000010100>;
v0x11e7ed010_0 .net "adr_r", 7 0, L_0x11e8112e0;  1 drivers
v0x11e7ed0c0_0 .net "adr_w", 7 0, v0x11e7e5ec0_0;  alias, 1 drivers
v0x11e7ed160_0 .net "clk", 0 0, L_0x11e805ab0;  alias, 1 drivers
v0x11e7ed1f0_0 .net "dat_i", 19 0, v0x11e7e7250_0;  alias, 1 drivers
v0x11e7ed280_0 .var "dat_o", 19 0;
v0x11e7ed330_0 .var "dat_o2", 19 0;
v0x11e7ed3e0 .array "r", 255 0, 19 0;
v0x11e7ed480_0 .net "we", 0 0, L_0x11e811140;  1 drivers
S_0x11e7f1c60 .scope task, "wb_read" "wb_read" 3 667, 3 667 0, S_0x12e7fe0d0;
 .timescale 0 0;
v0x11e7f1dd0_0 .var "addr", 31 0;
v0x11e7f1e60_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_read ;
    %wait E_0x11e7a91e0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11e7f3360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11e7f3b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7f3ff0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x11e7f3d60_0, 0, 4;
    %load/vec4 v0x11e7f1dd0_0;
    %store/vec4 v0x11e7f3b00_0, 0, 32;
    %wait E_0x11e7a91e0;
T_7.58 ;
    %load/vec4 v0x11e7f3a70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.59, 8;
    %wait E_0x11e7a91e0;
    %jmp T_7.58;
T_7.59 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x11e7f3360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7f3b90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x11e7f3ff0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x11e7f3d60_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x11e7f3b00_0, 0, 32;
    %load/vec4 v0x11e7f3cb0_0;
    %store/vec4 v0x11e7f1e60_0, 0, 32;
    %vpi_call 3 692 "$display", "WISHBONE READ: Address=0x%h, Data= %3d, wbs_dat_o= %3d", v0x11e7f1dd0_0, v0x11e7f1e60_0, v0x11e7f3cb0_0 {0 0 0};
    %end;
S_0x11e7f1f00 .scope task, "wb_write" "wb_write" 3 639, 3 639 0, S_0x12e7fe0d0;
 .timescale 0 0;
v0x11e7f20c0_0 .var "addr", 31 0;
v0x11e7f2180_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_write ;
    %wait E_0x11e7a91e0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11e7f3360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11e7f3b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11e7f3ff0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x11e7f3d60_0, 0, 4;
    %load/vec4 v0x11e7f2180_0;
    %store/vec4 v0x11e7f3c20_0, 0, 32;
    %load/vec4 v0x11e7f20c0_0;
    %store/vec4 v0x11e7f3b00_0, 0, 32;
    %wait E_0x11e7a91e0;
T_8.60 ;
    %load/vec4 v0x11e7f3a70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_8.61, 8;
    %wait E_0x11e7a91e0;
    %jmp T_8.60;
T_8.61 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x11e7f3360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7f3b90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x11e7f3ff0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x11e7f3d60_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x11e7f3c20_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x11e7f3b00_0, 0, 32;
    %end;
S_0x11e7f2230 .scope task, "write_image" "write_image" 3 536, 3 536 0, S_0x12e7fe0d0;
 .timescale 0 0;
v0x11e7f23f0_0 .var "next_iter", 7 0;
TD_tb_ren_conv_top_wrapper.write_image ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
T_9.62 ;
    %load/vec4 v0x11e7f2b50_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_9.63, 5;
    %pushi/vec4 805568512, 0, 32;
    %load/vec4 v0x11e7f2b50_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x11e7f20c0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x11e7f2b50_0;
    %add;
    %load/vec4 v0x11e7f23f0_0;
    %pad/u 32;
    %muli 28, 0, 32;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x11e7f2be0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11e7f2180_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x11e7f1f00;
    %join;
    %load/vec4 v0x11e7f2b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
    %jmp T_9.62;
T_9.63 ;
    %end;
S_0x11e7f24b0 .scope task, "write_kernel" "write_kernel" 3 555, 3 555 0, S_0x12e7fe0d0;
 .timescale 0 0;
v0x11e7f2670_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_kernel ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
T_10.64 ;
    %load/vec4 v0x11e7f2b50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.65, 5;
    %pushi/vec4 805437440, 0, 32;
    %load/vec4 v0x11e7f2b50_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x11e7f20c0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x11e7f2b50_0;
    %load/vec4a v0x11e7f3030, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11e7f2180_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x11e7f1f00;
    %join;
    %pushi/vec4 822214656, 0, 32;
    %load/vec4 v0x11e7f2b50_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x11e7f20c0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x11e7f2b50_0;
    %load/vec4a v0x11e7f3030, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11e7f2180_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x11e7f1f00;
    %join;
    %pushi/vec4 838991872, 0, 32;
    %load/vec4 v0x11e7f2b50_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x11e7f20c0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x11e7f2b50_0;
    %load/vec4a v0x11e7f3030, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11e7f2180_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x11e7f1f00;
    %join;
    %pushi/vec4 855769088, 0, 32;
    %load/vec4 v0x11e7f2b50_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x11e7f20c0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x11e7f2b50_0;
    %load/vec4a v0x11e7f3030, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11e7f2180_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x11e7f1f00;
    %join;
    %load/vec4 v0x11e7f2b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
    %jmp T_10.64;
T_10.65 ;
    %end;
    .scope S_0x12e7f9c00;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7bcc00, 0, 4;
    %end;
    .thread T_11;
    .scope S_0x12e7f9c00;
T_12 ;
    %wait E_0x11e70ab90;
    %load/vec4 v0x12e7c8ed0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e7c6570_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x11e796ec0_0;
    %load/vec4 v0x12e7c6570_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e7bcc00, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x11e729de0;
T_13 ;
    %wait E_0x11e74fdd0;
    %load/vec4 v0x12e7ee650_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e7ee5c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12e7f0580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x12e7f0610_0;
    %assign/vec4 v0x12e7ee5c0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x11e752780;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e7b9df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e7baaf0_0, 0;
    %end;
    .thread T_14;
    .scope S_0x11e752780;
T_15 ;
    %wait E_0x11e74fdd0;
    %load/vec4 v0x12e7bb830_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.2, 4;
    %load/vec4 v0x12e7b7620_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x12e7b9d60_0;
    %assign/vec4 v0x12e7b9df0_0, 0;
    %load/vec4 v0x12e7baa60_0;
    %assign/vec4 v0x12e7baaf0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e7b9df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e7baaf0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x11e755010;
T_16 ;
    %wait E_0x11e755610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e755be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e754680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e755c70_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x12e7fbed0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e71de70, 0, 4;
    %end;
    .thread T_17;
    .scope S_0x12e7fbed0;
T_18 ;
    %wait E_0x11e74fdd0;
    %load/vec4 v0x11e742db0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11e71e140_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x11e72b1b0_0;
    %load/vec4 v0x11e71e140_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e71de70, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x11e7519f0;
T_19 ;
    %wait E_0x11e7881e0;
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e7d9a60_0, 0;
    %jmp T_19.7;
T_19.0 ;
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e7d9a60_0, 0;
    %jmp T_19.7;
T_19.1 ;
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e7d9a60_0, 0;
    %jmp T_19.7;
T_19.2 ;
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x12e7d9a60_0, 0;
    %jmp T_19.7;
T_19.3 ;
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x12e7d9a60_0, 0;
    %jmp T_19.7;
T_19.4 ;
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x12e7d9a60_0, 0;
    %jmp T_19.7;
T_19.5 ;
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7b76b0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x12e7d9a60_0, 0;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x11e73ff70;
T_20 ;
    %wait E_0x12e7d7180;
    %load/vec4 v0x11e777170_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %pushi/vec4 0, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x12e7e8990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7d1790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11e7770e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7e1200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11e7758b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7e1290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7d1700_0, 0;
    %assign/vec4 v0x12e7b0530_0, 0;
    %jmp T_20.8;
T_20.0 ;
    %pushi/vec4 272, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x12e7e8990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7d1790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11e7770e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7e1200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11e7758b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7e1290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7d1700_0, 0;
    %assign/vec4 v0x12e7b0530_0, 0;
    %jmp T_20.8;
T_20.1 ;
    %pushi/vec4 504, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x12e7e8990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7d1790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11e7770e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7e1200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11e7758b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7e1290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7d1700_0, 0;
    %assign/vec4 v0x12e7b0530_0, 0;
    %jmp T_20.8;
T_20.2 ;
    %pushi/vec4 452, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x12e7e8990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7d1790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11e7770e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7e1200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11e7758b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7e1290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7d1700_0, 0;
    %assign/vec4 v0x12e7b0530_0, 0;
    %jmp T_20.8;
T_20.3 ;
    %pushi/vec4 130, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x12e7e8990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7d1790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11e7770e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7e1200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11e7758b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7e1290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7d1700_0, 0;
    %assign/vec4 v0x12e7b0530_0, 0;
    %jmp T_20.8;
T_20.4 ;
    %pushi/vec4 80, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x12e7e8990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7d1790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11e7770e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7e1200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11e7758b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7e1290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7d1700_0, 0;
    %assign/vec4 v0x12e7b0530_0, 0;
    %jmp T_20.8;
T_20.5 ;
    %pushi/vec4 209, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x12e7e8990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7d1790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11e7770e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7e1200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11e7758b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7e1290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7d1700_0, 0;
    %assign/vec4 v0x12e7b0530_0, 0;
    %jmp T_20.8;
T_20.6 ;
    %pushi/vec4 209, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x12e7e8990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7d1790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11e7770e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7e1200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11e7758b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7e1290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e7d1700_0, 0;
    %assign/vec4 v0x12e7b0530_0, 0;
    %jmp T_20.8;
T_20.8 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x11e754200;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e729bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e757460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7f6b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7f52a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e72afa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11e72c500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e7f2120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e739c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e72a300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e7873f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12e73f450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11e7103e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7ee100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7f97c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12e76f3e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12e7b4f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7573d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x12e7f39f0_0, 0;
    %end;
    .thread T_21;
    .scope S_0x11e754200;
T_22 ;
    %wait E_0x11e74fdd0;
    %load/vec4 v0x12e7f0190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e729bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e757460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7f6b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7f52a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e72afa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11e72c500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e7f2120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e739c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e72a300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e7873f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12e73f450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11e7103e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7ee100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7f97c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12e76f3e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12e7b4f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7573d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x12e7f39f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x11e729c60_0;
    %assign/vec4 v0x11e729bd0_0, 0;
    %load/vec4 v0x12e7f6ac0_0;
    %assign/vec4 v0x12e757460_0, 0;
    %load/vec4 v0x12e7f5210_0;
    %assign/vec4 v0x12e7f6b50_0, 0;
    %load/vec4 v0x12e7f3960_0;
    %assign/vec4 v0x12e7f52a0_0, 0;
    %load/vec4 v0x11e72b030_0;
    %assign/vec4 v0x11e72afa0_0, 0;
    %load/vec4 v0x11e72c590_0;
    %assign/vec4 v0x11e72c500_0, 0;
    %load/vec4 v0x12e7f0100_0;
    %assign/vec4 v0x12e7f2120_0, 0;
    %load/vec4 v0x11e739bc0_0;
    %assign/vec4 v0x11e739c50_0, 0;
    %load/vec4 v0x11e72a270_0;
    %assign/vec4 v0x11e72a300_0, 0;
    %load/vec4 v0x12e7ee190_0;
    %assign/vec4 v0x12e7873f0_0, 0;
    %load/vec4 v0x12e73f3c0_0;
    %assign/vec4 v0x12e73f450_0, 0;
    %load/vec4 v0x11e718d00_0;
    %assign/vec4 v0x11e7103e0_0, 0;
    %load/vec4 v0x11e710470_0;
    %assign/vec4 v0x12e7ee100_0, 0;
    %load/vec4 v0x12e7f9850_0;
    %assign/vec4 v0x12e7f97c0_0, 0;
    %load/vec4 v0x12e76f470_0;
    %assign/vec4 v0x12e76f3e0_0, 0;
    %load/vec4 v0x12e7b4fe0_0;
    %assign/vec4 v0x12e7b4f50_0, 0;
    %load/vec4 v0x12e787480_0;
    %assign/vec4 v0x12e7573d0_0, 0;
    %load/vec4 v0x12e7f2090_0;
    %assign/vec4 v0x12e7f39f0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x11e77be60;
T_23 ;
    %wait E_0x11e751520;
    %load/vec4 v0x11e74fd00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.5;
T_23.0 ;
    %load/vec4 v0x11e74f9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %jmp T_23.13;
T_23.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.13;
T_23.7 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.13;
T_23.8 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.13;
T_23.9 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.13;
T_23.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.13;
T_23.11 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.13;
T_23.12 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.13;
T_23.13 ;
    %pop/vec4 1;
    %jmp T_23.5;
T_23.1 ;
    %load/vec4 v0x11e744100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.15;
T_23.14 ;
    %load/vec4 v0x11e74f9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %jmp T_23.19;
T_23.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.19;
T_23.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.19;
T_23.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.19;
T_23.19 ;
    %pop/vec4 1;
T_23.15 ;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x11e73f6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_23.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_23.21, 6;
    %jmp T_23.22;
T_23.20 ;
    %load/vec4 v0x11e74f9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.29, 6;
    %jmp T_23.30;
T_23.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.30;
T_23.24 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.30;
T_23.25 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.30;
T_23.26 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.30;
T_23.27 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.30;
T_23.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.30;
T_23.29 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.30;
T_23.30 ;
    %pop/vec4 1;
    %jmp T_23.22;
T_23.21 ;
    %load/vec4 v0x11e74f9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.31, 6;
    %jmp T_23.32;
T_23.31 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.32;
T_23.32 ;
    %pop/vec4 1;
    %jmp T_23.22;
T_23.22 ;
    %pop/vec4 1;
    %jmp T_23.5;
T_23.3 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x11e751180_0, 0;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x11e750b40;
T_24 ;
    %wait E_0x11e735400;
    %load/vec4 v0x11e77ca20_0;
    %load/vec4 v0x11e77d0c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11e77d0c0_0;
    %load/vec4 v0x11e76bbc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x11e77de20_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x11e76bb30_0;
    %load/vec4 v0x11e77c990_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11e77c990_0;
    %load/vec4 v0x11e76bbc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x11e77de20_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11e77de20_0, 0;
T_24.3 ;
T_24.1 ;
    %load/vec4 v0x11e77ca20_0;
    %load/vec4 v0x11e77d0c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11e77d0c0_0;
    %load/vec4 v0x11e7632a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x11e77d030_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x11e76bb30_0;
    %load/vec4 v0x11e77c990_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11e77c990_0;
    %load/vec4 v0x11e7632a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x11e77d030_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11e77d030_0, 0;
T_24.7 ;
T_24.5 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x11e77d8e0;
T_25 ;
    %wait E_0x11e75e060;
    %load/vec4 v0x11e754e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e751ee0_0, 0;
    %jmp T_25.11;
T_25.0 ;
    %load/vec4 v0x11e755580_0;
    %load/vec4 v0x11e750310_0;
    %and;
    %assign/vec4 v0x11e751ee0_0, 0;
    %jmp T_25.11;
T_25.1 ;
    %load/vec4 v0x11e755580_0;
    %load/vec4 v0x11e750310_0;
    %or;
    %assign/vec4 v0x11e751ee0_0, 0;
    %jmp T_25.11;
T_25.2 ;
    %load/vec4 v0x11e755580_0;
    %load/vec4 v0x11e750310_0;
    %add;
    %assign/vec4 v0x11e751ee0_0, 0;
    %jmp T_25.11;
T_25.3 ;
    %load/vec4 v0x11e755580_0;
    %ix/getv 4, v0x11e750310_0;
    %shiftl 4;
    %assign/vec4 v0x11e751ee0_0, 0;
    %jmp T_25.11;
T_25.4 ;
    %load/vec4 v0x11e755580_0;
    %ix/getv 4, v0x11e750310_0;
    %shiftr 4;
    %assign/vec4 v0x11e751ee0_0, 0;
    %jmp T_25.11;
T_25.5 ;
    %load/vec4 v0x11e755580_0;
    %ix/getv 4, v0x11e750310_0;
    %shiftr 4;
    %assign/vec4 v0x11e751ee0_0, 0;
    %jmp T_25.11;
T_25.6 ;
    %load/vec4 v0x11e755580_0;
    %load/vec4 v0x11e750310_0;
    %sub;
    %assign/vec4 v0x11e751ee0_0, 0;
    %jmp T_25.11;
T_25.7 ;
    %load/vec4 v0x11e755580_0;
    %load/vec4 v0x11e750310_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_25.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_25.13, 8;
T_25.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_25.13, 8;
 ; End of false expr.
    %blend;
T_25.13;
    %assign/vec4 v0x11e751ee0_0, 0;
    %jmp T_25.11;
T_25.8 ;
    %load/vec4 v0x11e755580_0;
    %load/vec4 v0x11e750310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %assign/vec4 v0x11e751ee0_0, 0;
    %jmp T_25.11;
T_25.9 ;
    %load/vec4 v0x11e755580_0;
    %load/vec4 v0x11e750310_0;
    %xor;
    %assign/vec4 v0x11e751ee0_0, 0;
    %jmp T_25.11;
T_25.11 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x11e769e80;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e77c2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7fb6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7bc8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7c8a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7da270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e77d6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e7fbcd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e7fbd60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11e77fbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e76f050_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e7eb3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7c7810_0, 0;
    %end;
    .thread T_26;
    .scope S_0x11e769e80;
T_27 ;
    %wait E_0x11e74fdd0;
    %load/vec4 v0x11e77fb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e77c2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7fb6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7bc8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7c8a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7da270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e77d6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e7fbcd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e7fbd60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11e77fbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e76f050_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e7eb3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e7c7810_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x11e77d750_0;
    %assign/vec4 v0x11e77c2f0_0, 0;
    %load/vec4 v0x12e70df10_0;
    %assign/vec4 v0x12e7fb6c0_0, 0;
    %load/vec4 v0x12e7bc950_0;
    %assign/vec4 v0x12e7bc8c0_0, 0;
    %load/vec4 v0x12e7c8ac0_0;
    %assign/vec4 v0x12e7c8a30_0, 0;
    %load/vec4 v0x12e7da300_0;
    %assign/vec4 v0x12e7da270_0, 0;
    %load/vec4 v0x11e76edc0_0;
    %assign/vec4 v0x11e77d6c0_0, 0;
    %load/vec4 v0x12e708c90_0;
    %assign/vec4 v0x12e7fbcd0_0, 0;
    %load/vec4 v0x12e7fb630_0;
    %assign/vec4 v0x12e7fbd60_0, 0;
    %load/vec4 v0x11e76efc0_0;
    %assign/vec4 v0x11e77fbb0_0, 0;
    %load/vec4 v0x11e76ed30_0;
    %assign/vec4 v0x11e76f050_0, 0;
    %load/vec4 v0x12e7eb470_0;
    %assign/vec4 v0x12e7eb3e0_0, 0;
    %load/vec4 v0x12e7c78a0_0;
    %assign/vec4 v0x12e7c7810_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x11e77b0d0;
T_28 ;
    %wait E_0x11e74fdd0;
    %load/vec4 v0x11e74fff0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x11e72cd40_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_28.2, 4;
    %load/vec4 v0x12e708c00_0;
    %split/vec4 8;
    %ix/getv 3, v0x12e7f90b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7796d0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x12e7f90b0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7796d0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x12e7f90b0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7796d0, 0, 4;
    %load/vec4 v0x12e7f90b0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7796d0, 0, 4;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x11e72cd40_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_28.4, 4;
    %load/vec4 v0x12e708c00_0;
    %parti/s 16, 0, 2;
    %split/vec4 8;
    %ix/getv 3, v0x12e7f90b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7796d0, 0, 4;
    %load/vec4 v0x12e7f90b0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7796d0, 0, 4;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x12e708c00_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x12e7f90b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7796d0, 0, 4;
T_28.5 ;
T_28.3 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x11e7289f0;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e73b9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e71c160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7a46f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12e73bb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7a4810_0, 0;
    %end;
    .thread T_29;
    .scope S_0x11e7289f0;
T_30 ;
    %wait E_0x11e74fdd0;
    %load/vec4 v0x12e7eea10_0;
    %assign/vec4 v0x12e73b9f0_0, 0;
    %load/vec4 v0x11e7297c0_0;
    %assign/vec4 v0x11e71c160_0, 0;
    %load/vec4 v0x11e7a4660_0;
    %assign/vec4 v0x11e7a46f0_0, 0;
    %load/vec4 v0x12e73ba80_0;
    %assign/vec4 v0x12e73bb10_0, 0;
    %load/vec4 v0x11e7a4780_0;
    %assign/vec4 v0x11e7a4810_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0x11e7aaa60;
T_31 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7ab4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7ab0c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7ab150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7ab1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7ab2b0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x11e7ab840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x11e7aaf60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %jmp T_31.8;
T_31.4 ;
    %load/vec4 v0x11e7ab350_0;
    %assign/vec4 v0x11e7ab0c0_0, 0;
    %jmp T_31.8;
T_31.5 ;
    %load/vec4 v0x11e7ab350_0;
    %assign/vec4 v0x11e7ab150_0, 0;
    %jmp T_31.8;
T_31.6 ;
    %load/vec4 v0x11e7ab350_0;
    %assign/vec4 v0x11e7ab1e0_0, 0;
    %jmp T_31.8;
T_31.7 ;
    %load/vec4 v0x11e7ab350_0;
    %assign/vec4 v0x11e7ab2b0_0, 0;
    %jmp T_31.8;
T_31.8 ;
    %pop/vec4 1;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x11e7aaa60;
T_32 ;
    %wait E_0x11e7aae90;
    %load/vec4 v0x11e7aaf60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0x11e7ab5c0_0;
    %store/vec4 v0x11e7ab400_0, 0, 32;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0x11e7ab660_0;
    %store/vec4 v0x11e7ab400_0, 0, 32;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0x11e7ab720_0;
    %store/vec4 v0x11e7ab400_0, 0, 32;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v0x11e7ab7b0_0;
    %store/vec4 v0x11e7ab400_0, 0, 32;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x11e7af310;
T_33 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7af770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7af6d0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x11e7af6d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x11e7af800_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e7af6d0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x11e7ae8e0;
T_34 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b0a00_0;
    %load/vec4 v0x11e7afb60_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11e7b0660_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x11e7b0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x11e7b0660_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x11e7b0660_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x11e7ae8e0;
T_35 ;
    %wait E_0x11e7af280;
    %load/vec4 v0x11e7b0660_0;
    %load/vec4 v0x11e7b0810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11e7b0c00_0;
    %and;
    %store/vec4 v0x11e7afb60_0, 0, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x11e7ae8e0;
T_36 ;
    %wait E_0x11e7af090;
    %load/vec4 v0x11e7b0c00_0;
    %store/vec4 v0x11e7b0240_0, 0, 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x11e7ae8e0;
T_37 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b0a00_0;
    %load/vec4 v0x11e7af990_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7afe10_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x11e7b0090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x11e7afe10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x11e7afe10_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x11e7ae8e0;
T_38 ;
    %wait E_0x11e7af220;
    %load/vec4 v0x11e7afe10_0;
    %load/vec4 v0x11e7aff40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11e7b0090_0;
    %and;
    %store/vec4 v0x11e7af990_0, 0, 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x11e7ae8e0;
T_39 ;
    %wait E_0x11e7af0d0;
    %load/vec4 v0x11e7afb60_0;
    %store/vec4 v0x11e7b0090_0, 0, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x11e7ae8e0;
T_40 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b0a00_0;
    %load/vec4 v0x11e7afc40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11e7b0970_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x11e7b02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x11e7b0970_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x11e7b0970_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x11e7ae8e0;
T_41 ;
    %wait E_0x11e7af1a0;
    %load/vec4 v0x11e7b0970_0;
    %load/vec4 v0x11e7b08c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11e7b02d0_0;
    %and;
    %store/vec4 v0x11e7afc40_0, 0, 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x11e7ae8e0;
T_42 ;
    %wait E_0x11e7af150;
    %load/vec4 v0x11e7af990_0;
    %store/vec4 v0x11e7b02d0_0, 0, 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x11e7ae8e0;
T_43 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b0a00_0;
    %load/vec4 v0x11e7afac0_0;
    %or;
    %load/vec4 v0x11e7b0d40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x11e7b0de0_0;
    %assign/vec4 v0x11e7b05d0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x11e7b01b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x11e7b05d0_0;
    %load/vec4 v0x11e7b0de0_0;
    %add;
    %assign/vec4 v0x11e7b05d0_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x11e7ae8e0;
T_44 ;
    %wait E_0x11e7af150;
    %load/vec4 v0x11e7af990_0;
    %store/vec4 v0x11e7afac0_0, 0, 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x11e7ae8e0;
T_45 ;
    %wait E_0x11e7af0d0;
    %load/vec4 v0x11e7afb60_0;
    %store/vec4 v0x11e7b01b0_0, 0, 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x11e7ae8e0;
T_46 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b0a00_0;
    %load/vec4 v0x11e7afac0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7b0510_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x11e7afa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x11e7b05d0_0;
    %assign/vec4 v0x11e7b0510_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x11e7b0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0x11e7b0510_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x11e7b0510_0, 0;
T_46.4 ;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x11e7ae8e0;
T_47 ;
    %wait E_0x11e7af0d0;
    %load/vec4 v0x11e7afb60_0;
    %store/vec4 v0x11e7afa30_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x11e7ae8e0;
T_48 ;
    %wait E_0x11e7af090;
    %load/vec4 v0x11e7b0c00_0;
    %store/vec4 v0x11e7b0120_0, 0, 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x11e7ae8e0;
T_49 ;
    %wait E_0x11e7af010;
    %load/vec4 v0x11e7b0780_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %load/vec4 v0x11e7b0970_0;
    %load/vec4 v0x11e7b0660_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x11e7b0970_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11e7b0660_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x11e7b06f0_0, 0, 6;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x11e7ae8e0;
T_50 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b0a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7b0cb0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x11e7b0c00_0;
    %assign/vec4 v0x11e7b0cb0_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x11e7ae8e0;
T_51 ;
    %wait E_0x11e7aefc0;
    %load/vec4 v0x11e7b0c00_0;
    %load/vec4 v0x11e7b0cb0_0;
    %inv;
    %and;
    %store/vec4 v0x11e7b0d40_0, 0, 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x11e7ae8e0;
T_52 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b0a00_0;
    %load/vec4 v0x11e7afd80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7b0ab0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x11e7b0370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x11e7b0ab0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x11e7b0ab0_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x11e7ae8e0;
T_53 ;
    %wait E_0x11e7aef50;
    %load/vec4 v0x11e7b0ab0_0;
    %load/vec4 v0x11e7b0b50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11e7b0370_0;
    %and;
    %store/vec4 v0x11e7afd80_0, 0, 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x11e7ae8e0;
T_54 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b0a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7b0000_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x11e7afcd0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e7b0000_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x11e7b24c0;
T_55 ;
    %wait E_0x11e7b2880;
    %load/vec4 v0x11e7b28d0_0;
    %pad/u 16;
    %load/vec4 v0x11e7b2990_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x11e7b2a30_0, 0, 16;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x11e7b2ad0;
T_56 ;
    %wait E_0x11e7b2ec0;
    %load/vec4 v0x11e7b2f10_0;
    %pad/u 16;
    %load/vec4 v0x11e7b2fd0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x11e7b3070_0, 0, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x11e7b3110;
T_57 ;
    %wait E_0x11e7b34e0;
    %load/vec4 v0x11e7b3540_0;
    %pad/u 16;
    %load/vec4 v0x11e7b3600_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x11e7b36a0_0, 0, 16;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x11e7b4980;
T_58 ;
    %wait E_0x11e7b4dd0;
    %load/vec4 v0x11e7b4f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_58.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_58.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_58.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_58.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_58.12, 6;
    %jmp T_58.13;
T_58.0 ;
    %load/vec4 v0x11e7b4e30_0;
    %store/vec4 v0x11e7b4ef0_0, 0, 20;
    %jmp T_58.13;
T_58.1 ;
    %load/vec4 v0x11e7b4e30_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x11e7b4ef0_0, 0, 20;
    %jmp T_58.13;
T_58.2 ;
    %load/vec4 v0x11e7b4e30_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x11e7b4ef0_0, 0, 20;
    %jmp T_58.13;
T_58.3 ;
    %load/vec4 v0x11e7b4e30_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x11e7b4ef0_0, 0, 20;
    %jmp T_58.13;
T_58.4 ;
    %load/vec4 v0x11e7b4e30_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x11e7b4ef0_0, 0, 20;
    %jmp T_58.13;
T_58.5 ;
    %load/vec4 v0x11e7b4e30_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x11e7b4ef0_0, 0, 20;
    %jmp T_58.13;
T_58.6 ;
    %load/vec4 v0x11e7b4e30_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x11e7b4ef0_0, 0, 20;
    %jmp T_58.13;
T_58.7 ;
    %load/vec4 v0x11e7b4e30_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x11e7b4ef0_0, 0, 20;
    %jmp T_58.13;
T_58.8 ;
    %load/vec4 v0x11e7b4e30_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x11e7b4ef0_0, 0, 20;
    %jmp T_58.13;
T_58.9 ;
    %load/vec4 v0x11e7b4e30_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x11e7b4ef0_0, 0, 20;
    %jmp T_58.13;
T_58.10 ;
    %load/vec4 v0x11e7b4e30_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x11e7b4ef0_0, 0, 20;
    %jmp T_58.13;
T_58.11 ;
    %load/vec4 v0x11e7b4e30_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x11e7b4ef0_0, 0, 20;
    %jmp T_58.13;
T_58.12 ;
    %load/vec4 v0x11e7b4e30_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x11e7b4ef0_0, 0, 20;
    %jmp T_58.13;
T_58.13 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x11e7b18f0;
T_59 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b2150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x11e7b1ed0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x11e7b2310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x11e7b1da0_0;
    %assign/vec4 v0x11e7b1ed0_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x11e7b18f0;
T_60 ;
    %wait E_0x11e7b1cb0;
    %load/vec4 v0x11e7b1da0_0;
    %load/vec4 v0x11e7b1ed0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_60.0, 8;
    %load/vec4 v0x11e7b1ed0_0;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %load/vec4 v0x11e7b1da0_0;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %assign/vec4 v0x11e7b2030_0, 0;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x11e7b18f0;
T_61 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b2150_0;
    %load/vec4 v0x11e7b1f60_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7b21f0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x11e7b2310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x11e7b21f0_0;
    %inv;
    %assign/vec4 v0x11e7b21f0_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x11e7b18f0;
T_62 ;
    %wait E_0x11e7b1c50;
    %load/vec4 v0x11e7b21f0_0;
    %load/vec4 v0x11e7b2310_0;
    %and;
    %assign/vec4 v0x11e7b20c0_0, 0;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x11e7b18f0;
T_63 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b2150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x11e7b1e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7b23b0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x11e7b1f60_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.2, 8;
    %load/vec4 v0x11e7b2030_0;
    %jmp/1 T_63.3, 8;
T_63.2 ; End of true expr.
    %load/vec4 v0x11e7b1da0_0;
    %jmp/0 T_63.3, 8;
 ; End of false expr.
    %blend;
T_63.3;
    %assign/vec4 v0x11e7b1e40_0, 0;
    %load/vec4 v0x11e7b1f60_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.4, 8;
    %load/vec4 v0x11e7b20c0_0;
    %jmp/1 T_63.5, 8;
T_63.4 ; End of true expr.
    %load/vec4 v0x11e7b2310_0;
    %jmp/0 T_63.5, 8;
 ; End of false expr.
    %blend;
T_63.5;
    %assign/vec4 v0x11e7b23b0_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x11e7b43c0;
T_64 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b47e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11e7b4740_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x11e7b4740_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x11e7b48f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e7b4740_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x11e7b3d30;
T_65 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b42a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11e7b4210_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x11e7b4210_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x11e7b4330_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e7b4210_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x11e7b3740;
T_66 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b3be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7b3b40_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x11e7b3b40_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x11e7b3c70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e7b3b40_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x11e7b1010;
T_67 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b5ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11e7b5d10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11e7b5e30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11e7b5f50_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x11e7b58b0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x11e7b5b50_0;
    %and;
    %assign/vec4 v0x11e7b5d10_0, 0;
    %load/vec4 v0x11e7b58b0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x11e7b5da0_0;
    %and;
    %assign/vec4 v0x11e7b5e30_0, 0;
    %load/vec4 v0x11e7b58b0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x11e7b5ec0_0;
    %and;
    %assign/vec4 v0x11e7b5f50_0, 0;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x11e7b1010;
T_68 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b5ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x11e7b5aa0_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x11e7b5a10_0;
    %load/vec4 v0x11e7b5d10_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x11e7b5d10_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x11e7b5e30_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x11e7b5e30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x11e7b5f50_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x11e7b5f50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x11e7b5aa0_0, 0;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x11e7b1010;
T_69 ;
    %wait E_0x11e7b1890;
    %load/vec4 v0x11e7b55f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_69.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %load/vec4 v0x11e7b5aa0_0;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %store/vec4 v0x11e7b5a10_0, 0, 21;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x11e7b1010;
T_70 ;
    %wait E_0x11e7b1840;
    %load/vec4 v0x11e7b5aa0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x11e7b5960_0, 0, 20;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x11e7b1010;
T_71 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b5ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7b5190_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x11e7b5aa0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x11e7b5aa0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x11e7b6440_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e7b5190_0, 0;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x11e7b1010;
T_72 ;
    %wait E_0x11e7b17f0;
    %load/vec4 v0x11e7b5560_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x11e7b6440_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x11e7b55f0_0, 0, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x11e7acb00;
T_73 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7ad370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %load/vec4 v0x11e7ad0c0_0;
    %load/vec4 v0x11e7acf90_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7ad2d0, 0, 4;
T_73.0 ;
    %load/vec4 v0x11e7acf90_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7ad2d0, 4;
    %assign/vec4 v0x11e7ad150_0, 0;
    %load/vec4 v0x11e7acee0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7ad2d0, 4;
    %assign/vec4 v0x11e7ad220_0, 0;
    %jmp T_73;
    .thread T_73;
    .scope S_0x11e7ad4c0;
T_74 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7add60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x11e7adad0_0;
    %load/vec4 v0x11e7ad9a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7adcc0, 0, 4;
T_74.0 ;
    %load/vec4 v0x11e7ad9a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7adcc0, 4;
    %assign/vec4 v0x11e7adb60_0, 0;
    %load/vec4 v0x11e7ad8f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7adcc0, 4;
    %assign/vec4 v0x11e7adc10_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x11e7b7810;
T_75 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7b8070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %load/vec4 v0x11e7b7de0_0;
    %load/vec4 v0x11e7b7cb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7b7fd0, 0, 4;
T_75.0 ;
    %load/vec4 v0x11e7b7cb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7b7fd0, 4;
    %assign/vec4 v0x11e7b7e70_0, 0;
    %load/vec4 v0x11e7b7c00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7b7fd0, 4;
    %assign/vec4 v0x11e7b7f20_0, 0;
    %jmp T_75;
    .thread T_75;
    .scope S_0x11e7a9d60;
T_76 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7ba8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7ba7b0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x11e7bb050_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_76.2, 4;
    %load/vec4 v0x11e7ba020_0;
    %assign/vec4 v0x11e7ba7b0_0, 0;
    %jmp T_76.3;
T_76.2 ;
    %load/vec4 v0x11e7bb050_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_76.4, 4;
    %load/vec4 v0x11e7ba100_0;
    %pad/u 32;
    %assign/vec4 v0x11e7ba7b0_0, 0;
T_76.4 ;
T_76.3 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x11e7a9d60;
T_77 ;
    %wait E_0x11e7aaf10;
    %load/vec4 v0x11e7ba8f0_0;
    %load/vec4 v0x11e7ba850_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7ba850_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x11e7b9920_0;
    %load/vec4 v0x11e7ba850_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e7ba850_0, 0;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x11e7bc630;
T_78 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7bd070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7bcc90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7bcd20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7bcdb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7bce80_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x11e7bd400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x11e7bcb30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_78.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_78.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_78.7, 6;
    %jmp T_78.8;
T_78.4 ;
    %load/vec4 v0x11e7bcf20_0;
    %assign/vec4 v0x11e7bcc90_0, 0;
    %jmp T_78.8;
T_78.5 ;
    %load/vec4 v0x11e7bcf20_0;
    %assign/vec4 v0x11e7bcd20_0, 0;
    %jmp T_78.8;
T_78.6 ;
    %load/vec4 v0x11e7bcf20_0;
    %assign/vec4 v0x11e7bcdb0_0, 0;
    %jmp T_78.8;
T_78.7 ;
    %load/vec4 v0x11e7bcf20_0;
    %assign/vec4 v0x11e7bce80_0, 0;
    %jmp T_78.8;
T_78.8 ;
    %pop/vec4 1;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x11e7bc630;
T_79 ;
    %wait E_0x11e7bca60;
    %load/vec4 v0x11e7bcb30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %jmp T_79.4;
T_79.0 ;
    %load/vec4 v0x11e7bd180_0;
    %store/vec4 v0x11e7bcfc0_0, 0, 32;
    %jmp T_79.4;
T_79.1 ;
    %load/vec4 v0x11e7bd220_0;
    %store/vec4 v0x11e7bcfc0_0, 0, 32;
    %jmp T_79.4;
T_79.2 ;
    %load/vec4 v0x11e7bd2e0_0;
    %store/vec4 v0x11e7bcfc0_0, 0, 32;
    %jmp T_79.4;
T_79.3 ;
    %load/vec4 v0x11e7bd370_0;
    %store/vec4 v0x11e7bcfc0_0, 0, 32;
    %jmp T_79.4;
T_79.4 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x11e7c0f00;
T_80 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c1360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7c12c0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x11e7c12c0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x11e7c13f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e7c12c0_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x11e7c04d0;
T_81 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c25f0_0;
    %load/vec4 v0x11e7c1750_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11e7c2250_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x11e7c1e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0x11e7c2250_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x11e7c2250_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x11e7c04d0;
T_82 ;
    %wait E_0x11e7c0e70;
    %load/vec4 v0x11e7c2250_0;
    %load/vec4 v0x11e7c2400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11e7c27f0_0;
    %and;
    %store/vec4 v0x11e7c1750_0, 0, 1;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x11e7c04d0;
T_83 ;
    %wait E_0x11e7c0c80;
    %load/vec4 v0x11e7c27f0_0;
    %store/vec4 v0x11e7c1e30_0, 0, 1;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x11e7c04d0;
T_84 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c25f0_0;
    %load/vec4 v0x11e7c1580_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7c1a00_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x11e7c1c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0x11e7c1a00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x11e7c1a00_0, 0;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x11e7c04d0;
T_85 ;
    %wait E_0x11e7c0e10;
    %load/vec4 v0x11e7c1a00_0;
    %load/vec4 v0x11e7c1b30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11e7c1c80_0;
    %and;
    %store/vec4 v0x11e7c1580_0, 0, 1;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x11e7c04d0;
T_86 ;
    %wait E_0x11e7c0cc0;
    %load/vec4 v0x11e7c1750_0;
    %store/vec4 v0x11e7c1c80_0, 0, 1;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x11e7c04d0;
T_87 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c25f0_0;
    %load/vec4 v0x11e7c1830_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11e7c2560_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x11e7c1ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0x11e7c2560_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x11e7c2560_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x11e7c04d0;
T_88 ;
    %wait E_0x11e7c0d90;
    %load/vec4 v0x11e7c2560_0;
    %load/vec4 v0x11e7c24b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11e7c1ec0_0;
    %and;
    %store/vec4 v0x11e7c1830_0, 0, 1;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x11e7c04d0;
T_89 ;
    %wait E_0x11e7c0d40;
    %load/vec4 v0x11e7c1580_0;
    %store/vec4 v0x11e7c1ec0_0, 0, 1;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x11e7c04d0;
T_90 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c25f0_0;
    %load/vec4 v0x11e7c16b0_0;
    %or;
    %load/vec4 v0x11e7c2930_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0x11e7c29d0_0;
    %assign/vec4 v0x11e7c21c0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x11e7c1da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0x11e7c21c0_0;
    %load/vec4 v0x11e7c29d0_0;
    %add;
    %assign/vec4 v0x11e7c21c0_0, 0;
T_90.2 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x11e7c04d0;
T_91 ;
    %wait E_0x11e7c0d40;
    %load/vec4 v0x11e7c1580_0;
    %store/vec4 v0x11e7c16b0_0, 0, 1;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x11e7c04d0;
T_92 ;
    %wait E_0x11e7c0cc0;
    %load/vec4 v0x11e7c1750_0;
    %store/vec4 v0x11e7c1da0_0, 0, 1;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x11e7c04d0;
T_93 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c25f0_0;
    %load/vec4 v0x11e7c16b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7c2100_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x11e7c1620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %load/vec4 v0x11e7c21c0_0;
    %assign/vec4 v0x11e7c2100_0, 0;
    %jmp T_93.3;
T_93.2 ;
    %load/vec4 v0x11e7c1d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %load/vec4 v0x11e7c2100_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x11e7c2100_0, 0;
T_93.4 ;
T_93.3 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x11e7c04d0;
T_94 ;
    %wait E_0x11e7c0cc0;
    %load/vec4 v0x11e7c1750_0;
    %store/vec4 v0x11e7c1620_0, 0, 1;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x11e7c04d0;
T_95 ;
    %wait E_0x11e7c0c80;
    %load/vec4 v0x11e7c27f0_0;
    %store/vec4 v0x11e7c1d10_0, 0, 1;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x11e7c04d0;
T_96 ;
    %wait E_0x11e7c0c00;
    %load/vec4 v0x11e7c2370_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %load/vec4 v0x11e7c2560_0;
    %load/vec4 v0x11e7c2250_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x11e7c2560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11e7c2250_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x11e7c22e0_0, 0, 6;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x11e7c04d0;
T_97 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c25f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7c28a0_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x11e7c27f0_0;
    %assign/vec4 v0x11e7c28a0_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x11e7c04d0;
T_98 ;
    %wait E_0x11e7c0bb0;
    %load/vec4 v0x11e7c27f0_0;
    %load/vec4 v0x11e7c28a0_0;
    %inv;
    %and;
    %store/vec4 v0x11e7c2930_0, 0, 1;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x11e7c04d0;
T_99 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c25f0_0;
    %load/vec4 v0x11e7c1970_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7c26a0_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x11e7c1f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0x11e7c26a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x11e7c26a0_0, 0;
T_99.2 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x11e7c04d0;
T_100 ;
    %wait E_0x11e7c0b40;
    %load/vec4 v0x11e7c26a0_0;
    %load/vec4 v0x11e7c2740_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11e7c1f60_0;
    %and;
    %store/vec4 v0x11e7c1970_0, 0, 1;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0x11e7c04d0;
T_101 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c25f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7c1bf0_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x11e7c18c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e7c1bf0_0, 0;
T_101.2 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x11e7c40b0;
T_102 ;
    %wait E_0x11e7c4470;
    %load/vec4 v0x11e7c44c0_0;
    %pad/u 16;
    %load/vec4 v0x11e7c4580_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x11e7c4620_0, 0, 16;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x11e7c46c0;
T_103 ;
    %wait E_0x11e7c4ab0;
    %load/vec4 v0x11e7c4b00_0;
    %pad/u 16;
    %load/vec4 v0x11e7c4bc0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x11e7c4c60_0, 0, 16;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x11e7c4d00;
T_104 ;
    %wait E_0x11e7c50d0;
    %load/vec4 v0x11e7c5130_0;
    %pad/u 16;
    %load/vec4 v0x11e7c51f0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x11e7c5290_0, 0, 16;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x11e7c6570;
T_105 ;
    %wait E_0x11e7c69c0;
    %load/vec4 v0x11e7c6b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_105.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_105.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_105.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_105.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_105.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_105.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_105.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_105.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_105.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_105.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_105.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_105.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_105.12, 6;
    %jmp T_105.13;
T_105.0 ;
    %load/vec4 v0x11e7c6a20_0;
    %store/vec4 v0x11e7c6ae0_0, 0, 20;
    %jmp T_105.13;
T_105.1 ;
    %load/vec4 v0x11e7c6a20_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x11e7c6ae0_0, 0, 20;
    %jmp T_105.13;
T_105.2 ;
    %load/vec4 v0x11e7c6a20_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x11e7c6ae0_0, 0, 20;
    %jmp T_105.13;
T_105.3 ;
    %load/vec4 v0x11e7c6a20_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x11e7c6ae0_0, 0, 20;
    %jmp T_105.13;
T_105.4 ;
    %load/vec4 v0x11e7c6a20_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x11e7c6ae0_0, 0, 20;
    %jmp T_105.13;
T_105.5 ;
    %load/vec4 v0x11e7c6a20_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x11e7c6ae0_0, 0, 20;
    %jmp T_105.13;
T_105.6 ;
    %load/vec4 v0x11e7c6a20_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x11e7c6ae0_0, 0, 20;
    %jmp T_105.13;
T_105.7 ;
    %load/vec4 v0x11e7c6a20_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x11e7c6ae0_0, 0, 20;
    %jmp T_105.13;
T_105.8 ;
    %load/vec4 v0x11e7c6a20_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x11e7c6ae0_0, 0, 20;
    %jmp T_105.13;
T_105.9 ;
    %load/vec4 v0x11e7c6a20_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x11e7c6ae0_0, 0, 20;
    %jmp T_105.13;
T_105.10 ;
    %load/vec4 v0x11e7c6a20_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x11e7c6ae0_0, 0, 20;
    %jmp T_105.13;
T_105.11 ;
    %load/vec4 v0x11e7c6a20_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x11e7c6ae0_0, 0, 20;
    %jmp T_105.13;
T_105.12 ;
    %load/vec4 v0x11e7c6a20_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x11e7c6ae0_0, 0, 20;
    %jmp T_105.13;
T_105.13 ;
    %pop/vec4 1;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0x11e7c34e0;
T_106 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c3d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x11e7c3ac0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x11e7c3f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v0x11e7c3990_0;
    %assign/vec4 v0x11e7c3ac0_0, 0;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x11e7c34e0;
T_107 ;
    %wait E_0x11e7c38a0;
    %load/vec4 v0x11e7c3990_0;
    %load/vec4 v0x11e7c3ac0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_107.0, 8;
    %load/vec4 v0x11e7c3ac0_0;
    %jmp/1 T_107.1, 8;
T_107.0 ; End of true expr.
    %load/vec4 v0x11e7c3990_0;
    %jmp/0 T_107.1, 8;
 ; End of false expr.
    %blend;
T_107.1;
    %assign/vec4 v0x11e7c3c20_0, 0;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0x11e7c34e0;
T_108 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c3d40_0;
    %load/vec4 v0x11e7c3b50_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7c3de0_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x11e7c3f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x11e7c3de0_0;
    %inv;
    %assign/vec4 v0x11e7c3de0_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x11e7c34e0;
T_109 ;
    %wait E_0x11e7c3840;
    %load/vec4 v0x11e7c3de0_0;
    %load/vec4 v0x11e7c3f00_0;
    %and;
    %assign/vec4 v0x11e7c3cb0_0, 0;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x11e7c34e0;
T_110 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c3d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x11e7c3a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7c3fa0_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x11e7c3b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_110.2, 8;
    %load/vec4 v0x11e7c3c20_0;
    %jmp/1 T_110.3, 8;
T_110.2 ; End of true expr.
    %load/vec4 v0x11e7c3990_0;
    %jmp/0 T_110.3, 8;
 ; End of false expr.
    %blend;
T_110.3;
    %assign/vec4 v0x11e7c3a30_0, 0;
    %load/vec4 v0x11e7c3b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_110.4, 8;
    %load/vec4 v0x11e7c3cb0_0;
    %jmp/1 T_110.5, 8;
T_110.4 ; End of true expr.
    %load/vec4 v0x11e7c3f00_0;
    %jmp/0 T_110.5, 8;
 ; End of false expr.
    %blend;
T_110.5;
    %assign/vec4 v0x11e7c3fa0_0, 0;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x11e7c5fb0;
T_111 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c63d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11e7c6330_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x11e7c6330_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x11e7c64e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e7c6330_0, 0;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x11e7c5920;
T_112 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c5e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11e7c5e00_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x11e7c5e00_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x11e7c5f20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e7c5e00_0, 0;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x11e7c5330;
T_113 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c57d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7c5730_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x11e7c5730_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x11e7c5860_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e7c5730_0, 0;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x11e7c2c00;
T_114 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c7be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11e7c7900_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11e7c7a20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11e7c7b40_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x11e7c74a0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x11e7c7740_0;
    %and;
    %assign/vec4 v0x11e7c7900_0, 0;
    %load/vec4 v0x11e7c74a0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x11e7c7990_0;
    %and;
    %assign/vec4 v0x11e7c7a20_0, 0;
    %load/vec4 v0x11e7c74a0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x11e7c7ab0_0;
    %and;
    %assign/vec4 v0x11e7c7b40_0, 0;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x11e7c2c00;
T_115 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c7be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x11e7c7690_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x11e7c7600_0;
    %load/vec4 v0x11e7c7900_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x11e7c7900_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x11e7c7a20_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x11e7c7a20_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x11e7c7b40_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x11e7c7b40_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x11e7c7690_0, 0;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x11e7c2c00;
T_116 ;
    %wait E_0x11e7c3480;
    %load/vec4 v0x11e7c71e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_116.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_116.1, 8;
T_116.0 ; End of true expr.
    %load/vec4 v0x11e7c7690_0;
    %jmp/0 T_116.1, 8;
 ; End of false expr.
    %blend;
T_116.1;
    %store/vec4 v0x11e7c7600_0, 0, 21;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x11e7c2c00;
T_117 ;
    %wait E_0x11e7c3430;
    %load/vec4 v0x11e7c7690_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x11e7c7550_0, 0, 20;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x11e7c2c00;
T_118 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c7be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7c6d80_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x11e7c7690_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x11e7c7690_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x11e7c8030_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e7c6d80_0, 0;
T_118.2 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x11e7c2c00;
T_119 ;
    %wait E_0x11e7c33e0;
    %load/vec4 v0x11e7c7150_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x11e7c8030_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x11e7c71e0_0, 0, 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x11e7be6f0;
T_120 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7bef60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %load/vec4 v0x11e7becb0_0;
    %load/vec4 v0x11e7beb80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7beec0, 0, 4;
T_120.0 ;
    %load/vec4 v0x11e7beb80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7beec0, 4;
    %assign/vec4 v0x11e7bed40_0, 0;
    %load/vec4 v0x11e7bead0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7beec0, 4;
    %assign/vec4 v0x11e7bee10_0, 0;
    %jmp T_120;
    .thread T_120;
    .scope S_0x11e7bf0b0;
T_121 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7bf950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x11e7bf6c0_0;
    %load/vec4 v0x11e7bf590_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7bf8b0, 0, 4;
T_121.0 ;
    %load/vec4 v0x11e7bf590_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7bf8b0, 4;
    %assign/vec4 v0x11e7bf750_0, 0;
    %load/vec4 v0x11e7bf4e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7bf8b0, 4;
    %assign/vec4 v0x11e7bf800_0, 0;
    %jmp T_121;
    .thread T_121;
    .scope S_0x11e7c9400;
T_122 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7c9c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %load/vec4 v0x11e7c99d0_0;
    %load/vec4 v0x11e7c98a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7c9bc0, 0, 4;
T_122.0 ;
    %load/vec4 v0x11e7c98a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7c9bc0, 4;
    %assign/vec4 v0x11e7c9a60_0, 0;
    %load/vec4 v0x11e7c97f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7c9bc0, 4;
    %assign/vec4 v0x11e7c9b10_0, 0;
    %jmp T_122;
    .thread T_122;
    .scope S_0x11e7bb810;
T_123 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7cc4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7cc3a0_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x11e7ccc40_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_123.2, 4;
    %load/vec4 v0x11e7cbc10_0;
    %assign/vec4 v0x11e7cc3a0_0, 0;
    %jmp T_123.3;
T_123.2 ;
    %load/vec4 v0x11e7ccc40_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_123.4, 4;
    %load/vec4 v0x11e7cbcf0_0;
    %pad/u 32;
    %assign/vec4 v0x11e7cc3a0_0, 0;
T_123.4 ;
T_123.3 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x11e7bb810;
T_124 ;
    %wait E_0x11e7bcae0;
    %load/vec4 v0x11e7cc4e0_0;
    %load/vec4 v0x11e7cc440_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7cc440_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x11e7cb510_0;
    %load/vec4 v0x11e7cc440_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e7cc440_0, 0;
T_124.2 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x11e7ce240;
T_125 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7cec50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7ce870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7ce900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7ce990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7cea60_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x11e7cefe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %load/vec4 v0x11e7ce710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_125.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_125.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_125.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_125.7, 6;
    %jmp T_125.8;
T_125.4 ;
    %load/vec4 v0x11e7ceb00_0;
    %assign/vec4 v0x11e7ce870_0, 0;
    %jmp T_125.8;
T_125.5 ;
    %load/vec4 v0x11e7ceb00_0;
    %assign/vec4 v0x11e7ce900_0, 0;
    %jmp T_125.8;
T_125.6 ;
    %load/vec4 v0x11e7ceb00_0;
    %assign/vec4 v0x11e7ce990_0, 0;
    %jmp T_125.8;
T_125.7 ;
    %load/vec4 v0x11e7ceb00_0;
    %assign/vec4 v0x11e7cea60_0, 0;
    %jmp T_125.8;
T_125.8 ;
    %pop/vec4 1;
T_125.2 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x11e7ce240;
T_126 ;
    %wait E_0x11e7ce640;
    %load/vec4 v0x11e7ce710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_126.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_126.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_126.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_126.3, 6;
    %jmp T_126.4;
T_126.0 ;
    %load/vec4 v0x11e7ced60_0;
    %store/vec4 v0x11e7ceba0_0, 0, 32;
    %jmp T_126.4;
T_126.1 ;
    %load/vec4 v0x11e7cee00_0;
    %store/vec4 v0x11e7ceba0_0, 0, 32;
    %jmp T_126.4;
T_126.2 ;
    %load/vec4 v0x11e7ceec0_0;
    %store/vec4 v0x11e7ceba0_0, 0, 32;
    %jmp T_126.4;
T_126.3 ;
    %load/vec4 v0x11e7cef50_0;
    %store/vec4 v0x11e7ceba0_0, 0, 32;
    %jmp T_126.4;
T_126.4 ;
    %pop/vec4 1;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_0x11e7d2aa0;
T_127 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d2f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7d2e60_0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0x11e7d2e60_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x11e7d2f90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e7d2e60_0, 0;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x11e7d2070;
T_128 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d4190_0;
    %load/vec4 v0x11e7d32f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11e7d3df0_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x11e7d39d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %load/vec4 v0x11e7d3df0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x11e7d3df0_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x11e7d2070;
T_129 ;
    %wait E_0x11e7d2a10;
    %load/vec4 v0x11e7d3df0_0;
    %load/vec4 v0x11e7d3fa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11e7d4390_0;
    %and;
    %store/vec4 v0x11e7d32f0_0, 0, 1;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x11e7d2070;
T_130 ;
    %wait E_0x11e7d2820;
    %load/vec4 v0x11e7d4390_0;
    %store/vec4 v0x11e7d39d0_0, 0, 1;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x11e7d2070;
T_131 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d4190_0;
    %load/vec4 v0x11e7d3120_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7d35a0_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x11e7d3820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v0x11e7d35a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x11e7d35a0_0, 0;
T_131.2 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x11e7d2070;
T_132 ;
    %wait E_0x11e7d29b0;
    %load/vec4 v0x11e7d35a0_0;
    %load/vec4 v0x11e7d36d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11e7d3820_0;
    %and;
    %store/vec4 v0x11e7d3120_0, 0, 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x11e7d2070;
T_133 ;
    %wait E_0x11e7d2860;
    %load/vec4 v0x11e7d32f0_0;
    %store/vec4 v0x11e7d3820_0, 0, 1;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x11e7d2070;
T_134 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d4190_0;
    %load/vec4 v0x11e7d33d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11e7d4100_0, 0;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0x11e7d3a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.2, 8;
    %load/vec4 v0x11e7d4100_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x11e7d4100_0, 0;
T_134.2 ;
T_134.1 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x11e7d2070;
T_135 ;
    %wait E_0x11e7d2930;
    %load/vec4 v0x11e7d4100_0;
    %load/vec4 v0x11e7d4050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11e7d3a60_0;
    %and;
    %store/vec4 v0x11e7d33d0_0, 0, 1;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x11e7d2070;
T_136 ;
    %wait E_0x11e7d28e0;
    %load/vec4 v0x11e7d3120_0;
    %store/vec4 v0x11e7d3a60_0, 0, 1;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x11e7d2070;
T_137 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d4190_0;
    %load/vec4 v0x11e7d3250_0;
    %or;
    %load/vec4 v0x11e7d44d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %load/vec4 v0x11e7d4570_0;
    %assign/vec4 v0x11e7d3d60_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x11e7d3940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %load/vec4 v0x11e7d3d60_0;
    %load/vec4 v0x11e7d4570_0;
    %add;
    %assign/vec4 v0x11e7d3d60_0, 0;
T_137.2 ;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x11e7d2070;
T_138 ;
    %wait E_0x11e7d28e0;
    %load/vec4 v0x11e7d3120_0;
    %store/vec4 v0x11e7d3250_0, 0, 1;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x11e7d2070;
T_139 ;
    %wait E_0x11e7d2860;
    %load/vec4 v0x11e7d32f0_0;
    %store/vec4 v0x11e7d3940_0, 0, 1;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x11e7d2070;
T_140 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d4190_0;
    %load/vec4 v0x11e7d3250_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7d3ca0_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x11e7d31c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %load/vec4 v0x11e7d3d60_0;
    %assign/vec4 v0x11e7d3ca0_0, 0;
    %jmp T_140.3;
T_140.2 ;
    %load/vec4 v0x11e7d38b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.4, 8;
    %load/vec4 v0x11e7d3ca0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x11e7d3ca0_0, 0;
T_140.4 ;
T_140.3 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x11e7d2070;
T_141 ;
    %wait E_0x11e7d2860;
    %load/vec4 v0x11e7d32f0_0;
    %store/vec4 v0x11e7d31c0_0, 0, 1;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x11e7d2070;
T_142 ;
    %wait E_0x11e7d2820;
    %load/vec4 v0x11e7d4390_0;
    %store/vec4 v0x11e7d38b0_0, 0, 1;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x11e7d2070;
T_143 ;
    %wait E_0x11e7d27a0;
    %load/vec4 v0x11e7d3f10_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %load/vec4 v0x11e7d4100_0;
    %load/vec4 v0x11e7d3df0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x11e7d4100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11e7d3df0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x11e7d3e80_0, 0, 6;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x11e7d2070;
T_144 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d4190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7d4440_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x11e7d4390_0;
    %assign/vec4 v0x11e7d4440_0, 0;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x11e7d2070;
T_145 ;
    %wait E_0x11e7d2750;
    %load/vec4 v0x11e7d4390_0;
    %load/vec4 v0x11e7d4440_0;
    %inv;
    %and;
    %store/vec4 v0x11e7d44d0_0, 0, 1;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x11e7d2070;
T_146 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d4190_0;
    %load/vec4 v0x11e7d3510_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7d4240_0, 0;
    %jmp T_146.1;
T_146.0 ;
    %load/vec4 v0x11e7d3b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.2, 8;
    %load/vec4 v0x11e7d4240_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x11e7d4240_0, 0;
T_146.2 ;
T_146.1 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x11e7d2070;
T_147 ;
    %wait E_0x11e7d26e0;
    %load/vec4 v0x11e7d4240_0;
    %load/vec4 v0x11e7d42e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11e7d3b00_0;
    %and;
    %store/vec4 v0x11e7d3510_0, 0, 1;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_0x11e7d2070;
T_148 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d4190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7d3790_0, 0;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v0x11e7d3460_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e7d3790_0, 0;
T_148.2 ;
T_148.1 ;
    %jmp T_148;
    .thread T_148;
    .scope S_0x11e7d5c50;
T_149 ;
    %wait E_0x11e7d6010;
    %load/vec4 v0x11e7d6060_0;
    %pad/u 16;
    %load/vec4 v0x11e7d6120_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x11e7d61c0_0, 0, 16;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x11e7d6260;
T_150 ;
    %wait E_0x11e7d6650;
    %load/vec4 v0x11e7d66a0_0;
    %pad/u 16;
    %load/vec4 v0x11e7d6760_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x11e7d6800_0, 0, 16;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_0x11e7d68a0;
T_151 ;
    %wait E_0x11e7d6c70;
    %load/vec4 v0x11e7d6cd0_0;
    %pad/u 16;
    %load/vec4 v0x11e7d6d90_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x11e7d6e30_0, 0, 16;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x11e7d8110;
T_152 ;
    %wait E_0x11e7d8560;
    %load/vec4 v0x11e7d8720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_152.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_152.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_152.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_152.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_152.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_152.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_152.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_152.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_152.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_152.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_152.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_152.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_152.12, 6;
    %jmp T_152.13;
T_152.0 ;
    %load/vec4 v0x11e7d85c0_0;
    %store/vec4 v0x11e7d8680_0, 0, 20;
    %jmp T_152.13;
T_152.1 ;
    %load/vec4 v0x11e7d85c0_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x11e7d8680_0, 0, 20;
    %jmp T_152.13;
T_152.2 ;
    %load/vec4 v0x11e7d85c0_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x11e7d8680_0, 0, 20;
    %jmp T_152.13;
T_152.3 ;
    %load/vec4 v0x11e7d85c0_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x11e7d8680_0, 0, 20;
    %jmp T_152.13;
T_152.4 ;
    %load/vec4 v0x11e7d85c0_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x11e7d8680_0, 0, 20;
    %jmp T_152.13;
T_152.5 ;
    %load/vec4 v0x11e7d85c0_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x11e7d8680_0, 0, 20;
    %jmp T_152.13;
T_152.6 ;
    %load/vec4 v0x11e7d85c0_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x11e7d8680_0, 0, 20;
    %jmp T_152.13;
T_152.7 ;
    %load/vec4 v0x11e7d85c0_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x11e7d8680_0, 0, 20;
    %jmp T_152.13;
T_152.8 ;
    %load/vec4 v0x11e7d85c0_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x11e7d8680_0, 0, 20;
    %jmp T_152.13;
T_152.9 ;
    %load/vec4 v0x11e7d85c0_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x11e7d8680_0, 0, 20;
    %jmp T_152.13;
T_152.10 ;
    %load/vec4 v0x11e7d85c0_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x11e7d8680_0, 0, 20;
    %jmp T_152.13;
T_152.11 ;
    %load/vec4 v0x11e7d85c0_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x11e7d8680_0, 0, 20;
    %jmp T_152.13;
T_152.12 ;
    %load/vec4 v0x11e7d85c0_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x11e7d8680_0, 0, 20;
    %jmp T_152.13;
T_152.13 ;
    %pop/vec4 1;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_0x11e7d5080;
T_153 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d58e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x11e7d5660_0, 0;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0x11e7d5aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %load/vec4 v0x11e7d5530_0;
    %assign/vec4 v0x11e7d5660_0, 0;
T_153.2 ;
T_153.1 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x11e7d5080;
T_154 ;
    %wait E_0x11e7d5440;
    %load/vec4 v0x11e7d5530_0;
    %load/vec4 v0x11e7d5660_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_154.0, 8;
    %load/vec4 v0x11e7d5660_0;
    %jmp/1 T_154.1, 8;
T_154.0 ; End of true expr.
    %load/vec4 v0x11e7d5530_0;
    %jmp/0 T_154.1, 8;
 ; End of false expr.
    %blend;
T_154.1;
    %assign/vec4 v0x11e7d57c0_0, 0;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x11e7d5080;
T_155 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d58e0_0;
    %load/vec4 v0x11e7d56f0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7d5980_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x11e7d5aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x11e7d5980_0;
    %inv;
    %assign/vec4 v0x11e7d5980_0, 0;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x11e7d5080;
T_156 ;
    %wait E_0x11e7d53e0;
    %load/vec4 v0x11e7d5980_0;
    %load/vec4 v0x11e7d5aa0_0;
    %and;
    %assign/vec4 v0x11e7d5850_0, 0;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x11e7d5080;
T_157 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d58e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x11e7d55d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7d5b40_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0x11e7d56f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_157.2, 8;
    %load/vec4 v0x11e7d57c0_0;
    %jmp/1 T_157.3, 8;
T_157.2 ; End of true expr.
    %load/vec4 v0x11e7d5530_0;
    %jmp/0 T_157.3, 8;
 ; End of false expr.
    %blend;
T_157.3;
    %assign/vec4 v0x11e7d55d0_0, 0;
    %load/vec4 v0x11e7d56f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_157.4, 8;
    %load/vec4 v0x11e7d5850_0;
    %jmp/1 T_157.5, 8;
T_157.4 ; End of true expr.
    %load/vec4 v0x11e7d5aa0_0;
    %jmp/0 T_157.5, 8;
 ; End of false expr.
    %blend;
T_157.5;
    %assign/vec4 v0x11e7d5b40_0, 0;
T_157.1 ;
    %jmp T_157;
    .thread T_157;
    .scope S_0x11e7d7b50;
T_158 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d7f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11e7d7ed0_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x11e7d7ed0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x11e7d8080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e7d7ed0_0, 0;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x11e7d74c0;
T_159 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d7a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11e7d79a0_0, 0;
    %jmp T_159.1;
T_159.0 ;
    %load/vec4 v0x11e7d79a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x11e7d7ac0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e7d79a0_0, 0;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0x11e7d6ed0;
T_160 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d7370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7d72d0_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x11e7d72d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x11e7d7400_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e7d72d0_0, 0;
T_160.1 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x11e7d47a0;
T_161 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d9780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11e7d94a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11e7d95c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11e7d96e0_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x11e7d9040_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x11e7d92e0_0;
    %and;
    %assign/vec4 v0x11e7d94a0_0, 0;
    %load/vec4 v0x11e7d9040_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x11e7d9530_0;
    %and;
    %assign/vec4 v0x11e7d95c0_0, 0;
    %load/vec4 v0x11e7d9040_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x11e7d9650_0;
    %and;
    %assign/vec4 v0x11e7d96e0_0, 0;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x11e7d47a0;
T_162 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d9780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x11e7d9230_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x11e7d91a0_0;
    %load/vec4 v0x11e7d94a0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x11e7d94a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x11e7d95c0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x11e7d95c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x11e7d96e0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x11e7d96e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x11e7d9230_0, 0;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x11e7d47a0;
T_163 ;
    %wait E_0x11e7d5020;
    %load/vec4 v0x11e7d8d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_163.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_163.1, 8;
T_163.0 ; End of true expr.
    %load/vec4 v0x11e7d9230_0;
    %jmp/0 T_163.1, 8;
 ; End of false expr.
    %blend;
T_163.1;
    %store/vec4 v0x11e7d91a0_0, 0, 21;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x11e7d47a0;
T_164 ;
    %wait E_0x11e7d4fd0;
    %load/vec4 v0x11e7d9230_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x11e7d90f0_0, 0, 20;
    %jmp T_164;
    .thread T_164, $push;
    .scope S_0x11e7d47a0;
T_165 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d9780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7d8920_0, 0;
    %jmp T_165.1;
T_165.0 ;
    %load/vec4 v0x11e7d9230_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x11e7d9230_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x11e7d9bd0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e7d8920_0, 0;
T_165.2 ;
T_165.1 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x11e7d47a0;
T_166 ;
    %wait E_0x11e7d4f80;
    %load/vec4 v0x11e7d8cf0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x11e7d9bd0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x11e7d8d80_0, 0, 1;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x11e7d0290;
T_167 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d0b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %load/vec4 v0x11e7d0850_0;
    %load/vec4 v0x11e7d0720_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7d0a60, 0, 4;
T_167.0 ;
    %load/vec4 v0x11e7d0720_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7d0a60, 4;
    %assign/vec4 v0x11e7d08e0_0, 0;
    %load/vec4 v0x11e7d0670_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7d0a60, 4;
    %assign/vec4 v0x11e7d09b0_0, 0;
    %jmp T_167;
    .thread T_167;
    .scope S_0x11e7d0c50;
T_168 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7d14f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %load/vec4 v0x11e7d1260_0;
    %load/vec4 v0x11e7d1130_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7d1450, 0, 4;
T_168.0 ;
    %load/vec4 v0x11e7d1130_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7d1450, 4;
    %assign/vec4 v0x11e7d12f0_0, 0;
    %load/vec4 v0x11e7d1080_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7d1450, 4;
    %assign/vec4 v0x11e7d13a0_0, 0;
    %jmp T_168;
    .thread T_168;
    .scope S_0x11e7dafa0;
T_169 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7db800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %load/vec4 v0x11e7db570_0;
    %load/vec4 v0x11e7db440_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7db760, 0, 4;
T_169.0 ;
    %load/vec4 v0x11e7db440_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7db760, 4;
    %assign/vec4 v0x11e7db600_0, 0;
    %load/vec4 v0x11e7db390_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7db760, 4;
    %assign/vec4 v0x11e7db6b0_0, 0;
    %jmp T_169;
    .thread T_169;
    .scope S_0x11e7cd3e0;
T_170 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7de080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7ddf40_0, 0;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0x11e7de7e0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_170.2, 4;
    %load/vec4 v0x11e7dd7b0_0;
    %assign/vec4 v0x11e7ddf40_0, 0;
    %jmp T_170.3;
T_170.2 ;
    %load/vec4 v0x11e7de7e0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_170.4, 4;
    %load/vec4 v0x11e7dd890_0;
    %pad/u 32;
    %assign/vec4 v0x11e7ddf40_0, 0;
T_170.4 ;
T_170.3 ;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_0x11e7cd3e0;
T_171 ;
    %wait E_0x11e7ce6c0;
    %load/vec4 v0x11e7de080_0;
    %load/vec4 v0x11e7ddfe0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7ddfe0_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x11e7dd0b0_0;
    %load/vec4 v0x11e7ddfe0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e7ddfe0_0, 0;
T_171.2 ;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x11e7dfeb0;
T_172 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e08d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7e04f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7e0580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7e0610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7e06e0_0, 0;
    %jmp T_172.1;
T_172.0 ;
    %load/vec4 v0x11e7e0c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.2, 8;
    %load/vec4 v0x11e7e0390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_172.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_172.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_172.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_172.7, 6;
    %jmp T_172.8;
T_172.4 ;
    %load/vec4 v0x11e7e0780_0;
    %assign/vec4 v0x11e7e04f0_0, 0;
    %jmp T_172.8;
T_172.5 ;
    %load/vec4 v0x11e7e0780_0;
    %assign/vec4 v0x11e7e0580_0, 0;
    %jmp T_172.8;
T_172.6 ;
    %load/vec4 v0x11e7e0780_0;
    %assign/vec4 v0x11e7e0610_0, 0;
    %jmp T_172.8;
T_172.7 ;
    %load/vec4 v0x11e7e0780_0;
    %assign/vec4 v0x11e7e06e0_0, 0;
    %jmp T_172.8;
T_172.8 ;
    %pop/vec4 1;
T_172.2 ;
T_172.1 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x11e7dfeb0;
T_173 ;
    %wait E_0x11e7e02d0;
    %load/vec4 v0x11e7e0390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_173.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_173.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_173.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_173.3, 6;
    %jmp T_173.4;
T_173.0 ;
    %load/vec4 v0x11e7e09e0_0;
    %store/vec4 v0x11e7e0820_0, 0, 32;
    %jmp T_173.4;
T_173.1 ;
    %load/vec4 v0x11e7e0a80_0;
    %store/vec4 v0x11e7e0820_0, 0, 32;
    %jmp T_173.4;
T_173.2 ;
    %load/vec4 v0x11e7e0b40_0;
    %store/vec4 v0x11e7e0820_0, 0, 32;
    %jmp T_173.4;
T_173.3 ;
    %load/vec4 v0x11e7e0bd0_0;
    %store/vec4 v0x11e7e0820_0, 0, 32;
    %jmp T_173.4;
T_173.4 ;
    %pop/vec4 1;
    %jmp T_173;
    .thread T_173, $push;
    .scope S_0x11e7e4720;
T_174 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e4b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7e4ae0_0, 0;
    %jmp T_174.1;
T_174.0 ;
    %load/vec4 v0x11e7e4ae0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x11e7e4c10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e7e4ae0_0, 0;
T_174.1 ;
    %jmp T_174;
    .thread T_174;
    .scope S_0x11e7e3cf0;
T_175 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e5e10_0;
    %load/vec4 v0x11e7e4f70_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11e7e5a70_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x11e7e5650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %load/vec4 v0x11e7e5a70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x11e7e5a70_0, 0;
T_175.2 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x11e7e3cf0;
T_176 ;
    %wait E_0x11e7e4690;
    %load/vec4 v0x11e7e5a70_0;
    %load/vec4 v0x11e7e5c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11e7e6010_0;
    %and;
    %store/vec4 v0x11e7e4f70_0, 0, 1;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x11e7e3cf0;
T_177 ;
    %wait E_0x11e7e44a0;
    %load/vec4 v0x11e7e6010_0;
    %store/vec4 v0x11e7e5650_0, 0, 1;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x11e7e3cf0;
T_178 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e5e10_0;
    %load/vec4 v0x11e7e4da0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7e5220_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0x11e7e54a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.2, 8;
    %load/vec4 v0x11e7e5220_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x11e7e5220_0, 0;
T_178.2 ;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x11e7e3cf0;
T_179 ;
    %wait E_0x11e7e4630;
    %load/vec4 v0x11e7e5220_0;
    %load/vec4 v0x11e7e5350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11e7e54a0_0;
    %and;
    %store/vec4 v0x11e7e4da0_0, 0, 1;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x11e7e3cf0;
T_180 ;
    %wait E_0x11e7e44e0;
    %load/vec4 v0x11e7e4f70_0;
    %store/vec4 v0x11e7e54a0_0, 0, 1;
    %jmp T_180;
    .thread T_180, $push;
    .scope S_0x11e7e3cf0;
T_181 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e5e10_0;
    %load/vec4 v0x11e7e5050_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11e7e5d80_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x11e7e56e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %load/vec4 v0x11e7e5d80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x11e7e5d80_0, 0;
T_181.2 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x11e7e3cf0;
T_182 ;
    %wait E_0x11e7e45b0;
    %load/vec4 v0x11e7e5d80_0;
    %load/vec4 v0x11e7e5cd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11e7e56e0_0;
    %and;
    %store/vec4 v0x11e7e5050_0, 0, 1;
    %jmp T_182;
    .thread T_182, $push;
    .scope S_0x11e7e3cf0;
T_183 ;
    %wait E_0x11e7e4560;
    %load/vec4 v0x11e7e4da0_0;
    %store/vec4 v0x11e7e56e0_0, 0, 1;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x11e7e3cf0;
T_184 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e5e10_0;
    %load/vec4 v0x11e7e4ed0_0;
    %or;
    %load/vec4 v0x11e7e6150_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %load/vec4 v0x11e7e61f0_0;
    %assign/vec4 v0x11e7e59e0_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x11e7e55c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.2, 8;
    %load/vec4 v0x11e7e59e0_0;
    %load/vec4 v0x11e7e61f0_0;
    %add;
    %assign/vec4 v0x11e7e59e0_0, 0;
T_184.2 ;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x11e7e3cf0;
T_185 ;
    %wait E_0x11e7e4560;
    %load/vec4 v0x11e7e4da0_0;
    %store/vec4 v0x11e7e4ed0_0, 0, 1;
    %jmp T_185;
    .thread T_185, $push;
    .scope S_0x11e7e3cf0;
T_186 ;
    %wait E_0x11e7e44e0;
    %load/vec4 v0x11e7e4f70_0;
    %store/vec4 v0x11e7e55c0_0, 0, 1;
    %jmp T_186;
    .thread T_186, $push;
    .scope S_0x11e7e3cf0;
T_187 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e5e10_0;
    %load/vec4 v0x11e7e4ed0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7e5920_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x11e7e4e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.2, 8;
    %load/vec4 v0x11e7e59e0_0;
    %assign/vec4 v0x11e7e5920_0, 0;
    %jmp T_187.3;
T_187.2 ;
    %load/vec4 v0x11e7e5530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.4, 8;
    %load/vec4 v0x11e7e5920_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x11e7e5920_0, 0;
T_187.4 ;
T_187.3 ;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x11e7e3cf0;
T_188 ;
    %wait E_0x11e7e44e0;
    %load/vec4 v0x11e7e4f70_0;
    %store/vec4 v0x11e7e4e40_0, 0, 1;
    %jmp T_188;
    .thread T_188, $push;
    .scope S_0x11e7e3cf0;
T_189 ;
    %wait E_0x11e7e44a0;
    %load/vec4 v0x11e7e6010_0;
    %store/vec4 v0x11e7e5530_0, 0, 1;
    %jmp T_189;
    .thread T_189, $push;
    .scope S_0x11e7e3cf0;
T_190 ;
    %wait E_0x11e7e4420;
    %load/vec4 v0x11e7e5b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %load/vec4 v0x11e7e5d80_0;
    %load/vec4 v0x11e7e5a70_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x11e7e5d80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11e7e5a70_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x11e7e5b00_0, 0, 6;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x11e7e3cf0;
T_191 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e5e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7e60c0_0, 0;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v0x11e7e6010_0;
    %assign/vec4 v0x11e7e60c0_0, 0;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_0x11e7e3cf0;
T_192 ;
    %wait E_0x11e7e43d0;
    %load/vec4 v0x11e7e6010_0;
    %load/vec4 v0x11e7e60c0_0;
    %inv;
    %and;
    %store/vec4 v0x11e7e6150_0, 0, 1;
    %jmp T_192;
    .thread T_192, $push;
    .scope S_0x11e7e3cf0;
T_193 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e5e10_0;
    %load/vec4 v0x11e7e5190_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7e5ec0_0, 0;
    %jmp T_193.1;
T_193.0 ;
    %load/vec4 v0x11e7e5780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.2, 8;
    %load/vec4 v0x11e7e5ec0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x11e7e5ec0_0, 0;
T_193.2 ;
T_193.1 ;
    %jmp T_193;
    .thread T_193;
    .scope S_0x11e7e3cf0;
T_194 ;
    %wait E_0x11e7e4360;
    %load/vec4 v0x11e7e5ec0_0;
    %load/vec4 v0x11e7e5f60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11e7e5780_0;
    %and;
    %store/vec4 v0x11e7e5190_0, 0, 1;
    %jmp T_194;
    .thread T_194, $push;
    .scope S_0x11e7e3cf0;
T_195 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e5e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7e5410_0, 0;
    %jmp T_195.1;
T_195.0 ;
    %load/vec4 v0x11e7e50e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e7e5410_0, 0;
T_195.2 ;
T_195.1 ;
    %jmp T_195;
    .thread T_195;
    .scope S_0x11e7e78d0;
T_196 ;
    %wait E_0x11e7e7c90;
    %load/vec4 v0x11e7e7ce0_0;
    %pad/u 16;
    %load/vec4 v0x11e7e7da0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x11e7e7e40_0, 0, 16;
    %jmp T_196;
    .thread T_196, $push;
    .scope S_0x11e7e7ee0;
T_197 ;
    %wait E_0x11e7e82d0;
    %load/vec4 v0x11e7e8320_0;
    %pad/u 16;
    %load/vec4 v0x11e7e83e0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x11e7e8480_0, 0, 16;
    %jmp T_197;
    .thread T_197, $push;
    .scope S_0x11e7e8520;
T_198 ;
    %wait E_0x11e7e88f0;
    %load/vec4 v0x11e7e8950_0;
    %pad/u 16;
    %load/vec4 v0x11e7e8a10_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x11e7e8ab0_0, 0, 16;
    %jmp T_198;
    .thread T_198, $push;
    .scope S_0x11e7e9d90;
T_199 ;
    %wait E_0x11e7ea1e0;
    %load/vec4 v0x11e7ea3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_199.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_199.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_199.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_199.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_199.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_199.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_199.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_199.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_199.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_199.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_199.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_199.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_199.12, 6;
    %jmp T_199.13;
T_199.0 ;
    %load/vec4 v0x11e7ea240_0;
    %store/vec4 v0x11e7ea300_0, 0, 20;
    %jmp T_199.13;
T_199.1 ;
    %load/vec4 v0x11e7ea240_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x11e7ea300_0, 0, 20;
    %jmp T_199.13;
T_199.2 ;
    %load/vec4 v0x11e7ea240_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x11e7ea300_0, 0, 20;
    %jmp T_199.13;
T_199.3 ;
    %load/vec4 v0x11e7ea240_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x11e7ea300_0, 0, 20;
    %jmp T_199.13;
T_199.4 ;
    %load/vec4 v0x11e7ea240_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x11e7ea300_0, 0, 20;
    %jmp T_199.13;
T_199.5 ;
    %load/vec4 v0x11e7ea240_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x11e7ea300_0, 0, 20;
    %jmp T_199.13;
T_199.6 ;
    %load/vec4 v0x11e7ea240_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x11e7ea300_0, 0, 20;
    %jmp T_199.13;
T_199.7 ;
    %load/vec4 v0x11e7ea240_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x11e7ea300_0, 0, 20;
    %jmp T_199.13;
T_199.8 ;
    %load/vec4 v0x11e7ea240_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x11e7ea300_0, 0, 20;
    %jmp T_199.13;
T_199.9 ;
    %load/vec4 v0x11e7ea240_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x11e7ea300_0, 0, 20;
    %jmp T_199.13;
T_199.10 ;
    %load/vec4 v0x11e7ea240_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x11e7ea300_0, 0, 20;
    %jmp T_199.13;
T_199.11 ;
    %load/vec4 v0x11e7ea240_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x11e7ea300_0, 0, 20;
    %jmp T_199.13;
T_199.12 ;
    %load/vec4 v0x11e7ea240_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x11e7ea300_0, 0, 20;
    %jmp T_199.13;
T_199.13 ;
    %pop/vec4 1;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_0x11e7e6d00;
T_200 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e7560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x11e7e72e0_0, 0;
    %jmp T_200.1;
T_200.0 ;
    %load/vec4 v0x11e7e7720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.2, 8;
    %load/vec4 v0x11e7e71b0_0;
    %assign/vec4 v0x11e7e72e0_0, 0;
T_200.2 ;
T_200.1 ;
    %jmp T_200;
    .thread T_200;
    .scope S_0x11e7e6d00;
T_201 ;
    %wait E_0x11e7e70c0;
    %load/vec4 v0x11e7e71b0_0;
    %load/vec4 v0x11e7e72e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_201.0, 8;
    %load/vec4 v0x11e7e72e0_0;
    %jmp/1 T_201.1, 8;
T_201.0 ; End of true expr.
    %load/vec4 v0x11e7e71b0_0;
    %jmp/0 T_201.1, 8;
 ; End of false expr.
    %blend;
T_201.1;
    %assign/vec4 v0x11e7e7440_0, 0;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x11e7e6d00;
T_202 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e7560_0;
    %load/vec4 v0x11e7e7370_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7e7600_0, 0;
    %jmp T_202.1;
T_202.0 ;
    %load/vec4 v0x11e7e7720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.2, 8;
    %load/vec4 v0x11e7e7600_0;
    %inv;
    %assign/vec4 v0x11e7e7600_0, 0;
T_202.2 ;
T_202.1 ;
    %jmp T_202;
    .thread T_202;
    .scope S_0x11e7e6d00;
T_203 ;
    %wait E_0x11e7e7060;
    %load/vec4 v0x11e7e7600_0;
    %load/vec4 v0x11e7e7720_0;
    %and;
    %assign/vec4 v0x11e7e74d0_0, 0;
    %jmp T_203;
    .thread T_203, $push;
    .scope S_0x11e7e6d00;
T_204 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e7560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x11e7e7250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7e77c0_0, 0;
    %jmp T_204.1;
T_204.0 ;
    %load/vec4 v0x11e7e7370_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.2, 8;
    %load/vec4 v0x11e7e7440_0;
    %jmp/1 T_204.3, 8;
T_204.2 ; End of true expr.
    %load/vec4 v0x11e7e71b0_0;
    %jmp/0 T_204.3, 8;
 ; End of false expr.
    %blend;
T_204.3;
    %assign/vec4 v0x11e7e7250_0, 0;
    %load/vec4 v0x11e7e7370_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.4, 8;
    %load/vec4 v0x11e7e74d0_0;
    %jmp/1 T_204.5, 8;
T_204.4 ; End of true expr.
    %load/vec4 v0x11e7e7720_0;
    %jmp/0 T_204.5, 8;
 ; End of false expr.
    %blend;
T_204.5;
    %assign/vec4 v0x11e7e77c0_0, 0;
T_204.1 ;
    %jmp T_204;
    .thread T_204;
    .scope S_0x11e7e97d0;
T_205 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e9bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11e7e9b50_0, 0;
    %jmp T_205.1;
T_205.0 ;
    %load/vec4 v0x11e7e9b50_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x11e7e9d00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e7e9b50_0, 0;
T_205.1 ;
    %jmp T_205;
    .thread T_205;
    .scope S_0x11e7e9140;
T_206 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e96b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x11e7e9620_0, 0;
    %jmp T_206.1;
T_206.0 ;
    %load/vec4 v0x11e7e9620_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x11e7e9740_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e7e9620_0, 0;
T_206.1 ;
    %jmp T_206;
    .thread T_206;
    .scope S_0x11e7e8b50;
T_207 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e8ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11e7e8f50_0, 0;
    %jmp T_207.1;
T_207.0 ;
    %load/vec4 v0x11e7e8f50_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x11e7e9080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11e7e8f50_0, 0;
T_207.1 ;
    %jmp T_207;
    .thread T_207;
    .scope S_0x11e7e6420;
T_208 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7eb400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11e7eb120_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11e7eb240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11e7eb360_0, 0;
    %jmp T_208.1;
T_208.0 ;
    %load/vec4 v0x11e7eacc0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x11e7eaf60_0;
    %and;
    %assign/vec4 v0x11e7eb120_0, 0;
    %load/vec4 v0x11e7eacc0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x11e7eb1b0_0;
    %and;
    %assign/vec4 v0x11e7eb240_0, 0;
    %load/vec4 v0x11e7eacc0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x11e7eb2d0_0;
    %and;
    %assign/vec4 v0x11e7eb360_0, 0;
T_208.1 ;
    %jmp T_208;
    .thread T_208;
    .scope S_0x11e7e6420;
T_209 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7eb400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_209.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x11e7eaeb0_0, 0;
    %jmp T_209.1;
T_209.0 ;
    %load/vec4 v0x11e7eae20_0;
    %load/vec4 v0x11e7eb120_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x11e7eb120_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x11e7eb240_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x11e7eb240_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x11e7eb360_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x11e7eb360_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x11e7eaeb0_0, 0;
T_209.1 ;
    %jmp T_209;
    .thread T_209;
    .scope S_0x11e7e6420;
T_210 ;
    %wait E_0x11e7e6ca0;
    %load/vec4 v0x11e7eaa00_0;
    %flag_set/vec4 8;
    %jmp/0 T_210.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_210.1, 8;
T_210.0 ; End of true expr.
    %load/vec4 v0x11e7eaeb0_0;
    %jmp/0 T_210.1, 8;
 ; End of false expr.
    %blend;
T_210.1;
    %store/vec4 v0x11e7eae20_0, 0, 21;
    %jmp T_210;
    .thread T_210, $push;
    .scope S_0x11e7e6420;
T_211 ;
    %wait E_0x11e7e6c50;
    %load/vec4 v0x11e7eaeb0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x11e7ead70_0, 0, 20;
    %jmp T_211;
    .thread T_211, $push;
    .scope S_0x11e7e6420;
T_212 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7eb400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7ea5a0_0, 0;
    %jmp T_212.1;
T_212.0 ;
    %load/vec4 v0x11e7eaeb0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x11e7eaeb0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x11e7eb850_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e7ea5a0_0, 0;
T_212.2 ;
T_212.1 ;
    %jmp T_212;
    .thread T_212;
    .scope S_0x11e7e6420;
T_213 ;
    %wait E_0x11e7e6c00;
    %load/vec4 v0x11e7ea970_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x11e7eb850_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x11e7eaa00_0, 0, 1;
    %jmp T_213;
    .thread T_213, $push;
    .scope S_0x11e7e1f10;
T_214 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e2780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.0, 8;
    %load/vec4 v0x11e7e24d0_0;
    %load/vec4 v0x11e7e23a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7e26e0, 0, 4;
T_214.0 ;
    %load/vec4 v0x11e7e23a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7e26e0, 4;
    %assign/vec4 v0x11e7e2560_0, 0;
    %load/vec4 v0x11e7e22f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7e26e0, 4;
    %assign/vec4 v0x11e7e2630_0, 0;
    %jmp T_214;
    .thread T_214;
    .scope S_0x11e7e28d0;
T_215 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7e3170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_215.0, 8;
    %load/vec4 v0x11e7e2ee0_0;
    %load/vec4 v0x11e7e2db0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7e30d0, 0, 4;
T_215.0 ;
    %load/vec4 v0x11e7e2db0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7e30d0, 4;
    %assign/vec4 v0x11e7e2f70_0, 0;
    %load/vec4 v0x11e7e2d00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7e30d0, 4;
    %assign/vec4 v0x11e7e3020_0, 0;
    %jmp T_215;
    .thread T_215;
    .scope S_0x11e7ecc20;
T_216 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7ed480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_216.0, 8;
    %load/vec4 v0x11e7ed1f0_0;
    %load/vec4 v0x11e7ed0c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7ed3e0, 0, 4;
T_216.0 ;
    %load/vec4 v0x11e7ed0c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7ed3e0, 4;
    %assign/vec4 v0x11e7ed280_0, 0;
    %load/vec4 v0x11e7ed010_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11e7ed3e0, 4;
    %assign/vec4 v0x11e7ed330_0, 0;
    %jmp T_216;
    .thread T_216;
    .scope S_0x11e7df070;
T_217 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7efd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e7efbc0_0, 0;
    %jmp T_217.1;
T_217.0 ;
    %load/vec4 v0x11e7f0460_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_217.2, 4;
    %load/vec4 v0x11e7ef430_0;
    %assign/vec4 v0x11e7efbc0_0, 0;
    %jmp T_217.3;
T_217.2 ;
    %load/vec4 v0x11e7f0460_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_217.4, 4;
    %load/vec4 v0x11e7ef510_0;
    %pad/u 32;
    %assign/vec4 v0x11e7efbc0_0, 0;
T_217.4 ;
T_217.3 ;
T_217.1 ;
    %jmp T_217;
    .thread T_217;
    .scope S_0x11e7df070;
T_218 ;
    %wait E_0x11e7e0340;
    %load/vec4 v0x11e7efd00_0;
    %load/vec4 v0x11e7efc60_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_218.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11e7efc60_0, 0;
    %jmp T_218.1;
T_218.0 ;
    %load/vec4 v0x11e7eed30_0;
    %load/vec4 v0x11e7efc60_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_218.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11e7efc60_0, 0;
T_218.2 ;
T_218.1 ;
    %jmp T_218;
    .thread T_218;
    .scope S_0x11e7a9620;
T_219 ;
    %wait E_0x11e7a9d20;
    %load/vec4 v0x11e7f12d0_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0x11e7f0cd0_0, 0;
    %jmp T_219;
    .thread T_219;
    .scope S_0x11e7a9620;
T_220 ;
    %wait E_0x11e7a9ce0;
    %load/vec4 v0x11e7f0cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_220.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_220.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_220.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_220.3, 6;
    %jmp T_220.4;
T_220.0 ;
    %load/vec4 v0x11e7f1610_0;
    %store/vec4 v0x11e7f1580_0, 0, 32;
    %jmp T_220.4;
T_220.1 ;
    %load/vec4 v0x11e7f16a0_0;
    %store/vec4 v0x11e7f1580_0, 0, 32;
    %jmp T_220.4;
T_220.2 ;
    %load/vec4 v0x11e7f1730_0;
    %store/vec4 v0x11e7f1580_0, 0, 32;
    %jmp T_220.4;
T_220.3 ;
    %load/vec4 v0x11e7f18c0_0;
    %store/vec4 v0x11e7f1580_0, 0, 32;
    %jmp T_220.4;
T_220.4 ;
    %pop/vec4 1;
    %jmp T_220;
    .thread T_220, $push;
    .scope S_0x12e7fe0d0;
T_221 ;
    %wait E_0x12e7c8fa0;
    %load/vec4 v0x11e7f2730_0;
    %store/vec4 v0x11e7f3950_0, 0, 1;
    %jmp T_221;
    .thread T_221, $push;
    .scope S_0x12e7fe0d0;
T_222 ;
    %wait E_0x12e7f3bc0;
    %load/vec4 v0x11e7f3460_0;
    %store/vec4 v0x11e7f39e0_0, 0, 1;
    %jmp T_222;
    .thread T_222, $push;
    .scope S_0x12e7fe0d0;
T_223 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7f2730_0, 0, 1;
T_223.0 ;
    %delay 5, 0;
    %load/vec4 v0x11e7f2730_0;
    %inv;
    %store/vec4 v0x11e7f2730_0, 0, 1;
    %jmp T_223.0;
    %end;
    .thread T_223;
    .scope S_0x12e7fe0d0;
T_224 ;
    %delay 1, 0;
    %load/vec4 v0x11e7f27e0_0;
    %inv;
    %store/vec4 v0x11e7f27e0_0, 0, 1;
    %jmp T_224;
    .thread T_224;
    .scope S_0x12e7fe0d0;
T_225 ;
    %vpi_call 3 149 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 3 150 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12e7fe0d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7f3950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7f3360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7f3b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7f3ff0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11e7f3d60_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f3c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f3b00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7f3460_0, 0, 1;
    %vpi_call 3 162 "$readmemh", "../../../../riscv-design/pipeline/set-instructions/corrected-test-22.hex", v0x12e7eac60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7f27e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11e7f36d0_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7f36d0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
T_225.0 ;
    %load/vec4 v0x11e7f2b50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_225.1, 5;
    %vpi_call 3 176 "$display", "INSTRUCTION MEMORY[%2d] = %8b", v0x11e7f2b50_0, &A<v0x12e7eac60, v0x11e7f2b50_0 > {0 0 0};
    %load/vec4 v0x11e7f2b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
    %jmp T_225.0;
T_225.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
T_225.2 ;
    %load/vec4 v0x11e7f2b50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_225.3, 5;
    %vpi_call 3 181 "$display", "DATA MEMORY[%2d] = %8b", v0x11e7f2b50_0, &A<v0x11e7796d0, v0x11e7f2b50_0 > {0 0 0};
    %load/vec4 v0x11e7f2b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
    %jmp T_225.2;
T_225.3 ;
    %pushi/vec4 2, 0, 32;
T_225.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.5, 5;
    %jmp/1 T_225.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11e7a91e0;
    %jmp T_225.4;
T_225.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11e7f3460_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_225.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.7, 5;
    %jmp/1 T_225.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11e7a91e0;
    %jmp T_225.6;
T_225.7 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7f3460_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_225.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.9, 5;
    %jmp/1 T_225.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11e7a91e0;
    %jmp T_225.8;
T_225.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x11e76d7e0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.config_test, S_0x11e793560;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x11e7f37a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11e7f2ac0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11e7f2c80_0, 0, 8;
    %load/vec4 v0x11e7f37a0_0;
T_225.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.11, 5;
    %jmp/1 T_225.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 2, 0, 32;
T_225.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.13, 5;
    %jmp/1 T_225.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11e7a91e0;
    %jmp T_225.12;
T_225.13 ;
    %pop/vec4 1;
    %load/vec4 v0x11e7f2ac0_0;
    %store/vec4 v0x11e7a8f00_0, 0, 1;
    %load/vec4 v0x11e7f2c80_0;
    %pad/u 40;
    %store/vec4 v0x11e7a8de0_0, 0, 40;
    %fork TD_tb_ren_conv_top_wrapper.load_data, S_0x11e7a8c20;
    %join;
    %load/vec4 v0x11e7f2c80_0;
    %addi 1, 0, 8;
    %store/vec4 v0x11e7f2c80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11e7f2670_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_kernel, S_0x11e7f24b0;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x11e7f2e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
T_225.14 ;
    %load/vec4 v0x11e7f2b50_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_225.15, 5;
    %ix/getv/s 4, v0x11e7f2b50_0;
    %load/vec4a v0x11e7b7fd0, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x11e7f2b50_0;
    %load/vec4a v0x11e7b7fd0, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x11e7f2b50_0;
    %load/vec4a v0x11e7b7fd0, 4;
    %parti/s 8, 0, 2;
    %vpi_call 3 217 "$display", "seer before img %3d -> %3d %3d %3d", v0x11e7f2b50_0, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {3 0 0};
    %load/vec4 v0x11e7f2b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
    %jmp T_225.14;
T_225.15 ;
    %load/vec4 v0x11e7f2e40_0;
    %pad/s 8;
    %store/vec4 v0x11e7f23f0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_image, S_0x11e7f2230;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11e77e500_0, 0, 8;
    %load/vec4 v0x11e7f2f80_0;
    %subi 1, 0, 3;
    %store/vec4 v0x11e77b5c0_0, 0, 3;
    %load/vec4 v0x11e7f2980_0;
    %subi 1, 0, 8;
    %store/vec4 v0x11e77a5c0_0, 0, 8;
    %load/vec4 v0x11e7f30d0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x11e77af00_0, 0, 3;
    %load/vec4 v0x11e7f38c0_0;
    %store/vec4 v0x11e768dd0_0, 0, 8;
    %load/vec4 v0x11e7f2ee0_0;
    %store/vec4 v0x11e7799f0_0, 0, 1;
    %load/vec4 v0x11e7f3580_0;
    %subi 1, 0, 8;
    %store/vec4 v0x11e77a860_0, 0, 8;
    %load/vec4 v0x11e7f3830_0;
    %store/vec4 v0x11e7793e0_0, 0, 4;
    %load/vec4 v0x11e7f2a30_0;
    %store/vec4 v0x11e77ec60_0, 0, 1;
    %load/vec4 v0x11e7f32d0_0;
    %store/vec4 v0x11e77ab30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11e7790d0_0, 0, 1;
    %fork TD_tb_ren_conv_top_wrapper.config_hw, S_0x12e7faab0;
    %join;
    %pushi/vec4 10000, 0, 32;
T_225.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.17, 5;
    %jmp/1 T_225.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11e7a91e0;
    %jmp T_225.16;
T_225.17 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
T_225.18 ;
    %load/vec4 v0x11e7f2b50_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_225.19, 5;
    %ix/getv/s 4, v0x11e7f2b50_0;
    %load/vec4a v0x11e7b7fd0, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x11e7f2b50_0;
    %load/vec4a v0x11e7b7fd0, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x11e7f2b50_0;
    %load/vec4a v0x11e7b7fd0, 4;
    %parti/s 8, 0, 2;
    %vpi_call 3 227 "$display", "seer mid %3d -> %3d %3d %3d", v0x11e7f2b50_0, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {3 0 0};
    %load/vec4 v0x11e7f2b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
    %jmp T_225.18;
T_225.19 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11e7a9340_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.poll_done, S_0x11e7a9020;
    %join;
    %vpi_call 3 232 "$display", "-------- iteration %2d ----------", v0x11e7f2e40_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11e788120_0, 0, 8;
    %load/vec4 v0x11e7f2e40_0;
    %pad/s 8;
    %store/vec4 v0x11e788c40_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.calculate_results, S_0x12e7fd2c0;
    %join;
    %pushi/vec4 10000, 0, 32;
T_225.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.21, 5;
    %jmp/1 T_225.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11e7a91e0;
    %jmp T_225.20;
T_225.21 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11e7a9590_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.readback_results, S_0x11e7a93d0;
    %join;
    %pushi/vec4 10, 0, 32;
T_225.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.23, 5;
    %jmp/1 T_225.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11e7a91e0;
    %jmp T_225.22;
T_225.23 ;
    %pop/vec4 1;
    %fork TD_tb_ren_conv_top_wrapper.compare_results, S_0x12e7fb840;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
T_225.24 ;
    %load/vec4 v0x11e7f2b50_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_225.25, 5;
    %ix/getv/s 4, v0x11e7f2b50_0;
    %load/vec4a v0x11e7b7fd0, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x11e7f2b50_0;
    %load/vec4a v0x11e7b7fd0, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x11e7f2b50_0;
    %load/vec4a v0x11e7b7fd0, 4;
    %parti/s 8, 0, 2;
    %vpi_call 3 251 "$display", "seer after %3d -> %3d %3d %3d", v0x11e7f2b50_0, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {3 0 0};
    %load/vec4 v0x11e7f2b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
    %jmp T_225.24;
T_225.25 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11e77e500_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x11e77b5c0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11e77a5c0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x11e77af00_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11e768dd0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7799f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11e77a860_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11e7793e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e77ec60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x11e77ab30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7790d0_0, 0, 1;
    %fork TD_tb_ren_conv_top_wrapper.config_hw, S_0x12e7faab0;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %store/vec4 v0x11e7f20c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f2180_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x11e7f1f00;
    %join;
    %pushi/vec4 855638016, 0, 32;
    %store/vec4 v0x11e7f20c0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x11e7f2180_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x11e7f1f00;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
T_225.26 ;
    %load/vec4 v0x11e7f2b50_0;
    %load/vec4 v0x11e7f3580_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_225.27, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x11e7f2b50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7f3630, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x11e7f2b50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e7f34f0, 0, 4;
    %load/vec4 v0x11e7f2b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e7f2b50_0, 0, 32;
    %jmp T_225.26;
T_225.27 ;
    %vpi_call 3 265 "$display", "here" {0 0 0};
    %vpi_call 3 266 "$display", "here22" {0 0 0};
    %pushi/vec4 805306368, 0, 32;
    %store/vec4 v0x11e7f20c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e7f2180_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x11e7f1f00;
    %join;
    %vpi_call 3 268 "$display", "here2" {0 0 0};
    %load/vec4 v0x11e7f2e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e7f2e40_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11e7f3460_0, 0, 1;
    %pushi/vec4 5000, 0, 32;
T_225.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.29, 5;
    %jmp/1 T_225.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11e7a91e0;
    %jmp T_225.28;
T_225.29 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e7f3460_0, 0, 1;
    %vpi_call 3 276 "$display", "-------- here ----------", v0x11e7f2e40_0 {0 0 0};
    %jmp T_225.10;
T_225.11 ;
    %pop/vec4 1;
    %vpi_call 3 281 "$display", "------------------------STATUS: Simulation complete-------------------------" {0 0 0};
    %vpi_call 3 283 "$finish" {0 0 0};
    %end;
    .thread T_225;
# The file index is used to find the file name in the following table.
:file_names 35;
    "N/A";
    "<interactive>";
    "../../../../riscv-design/pipeline/registerfile.v";
    "tb_ren_conv_top_wrapper_with_riscv_2dimg_version1.v";
    "../../../../riscv-design/pipeline/riscv.v";
    "../../../../riscv-design/pipeline/adder.v";
    "../../../../riscv-design/pipeline/alu.v";
    "../../../../riscv-design/pipeline/alucontrol.v";
    "../../../../riscv-design/pipeline/datamemory.v";
    "../../../../riscv-design/pipeline/exmemreg.v";
    "../../../../riscv-design/pipeline/mux3_1.v";
    "../../../../riscv-design/pipeline/forwardingunit.v";
    "../../../../riscv-design/pipeline/hazarddetectionunit.v";
    "../../../../riscv-design/pipeline/idexreg.v";
    "../../../../riscv-design/pipeline/ifidreg.v";
    "../../../../riscv-design/pipeline/immediategen.v";
    "../../../../riscv-design/pipeline/instructionmemory.v";
    "../../../../riscv-design/pipeline/maincontrol.v";
    "../../../../riscv-design/pipeline/mux2_1.v";
    "../../../../riscv-design/pipeline/mux2_1b.v";
    "../../../../riscv-design/pipeline/pc.v";
    "../../../../riscv-design/pipeline/registerfilenew.v";
    "../../../../riscv-design/pipeline/memwbreg.v";
    "../verilog/ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top.v";
    "../verilog/regs.v";
    "../verilog/ctrl_status_regs_4.v";
    "../verilog/dffram.v";
    "../verilog/ren_conv.v";
    "../verilog/agu.v";
    "../verilog/serial_shift.v";
    "../verilog/datapath.v";
    "../verilog/max_pool.v";
    "../verilog/mult.v";
    "../verilog/shifter.v";
