package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import(
	"unsafe"
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
)

// CUDA handle for mdatatemp kernel
var mdatatemp_code cu.Function

// Stores the arguments for mdatatemp kernel invocation
type mdatatemp_args_t struct{
	 arg_dst_sinx unsafe.Pointer
	 arg_dst_siny unsafe.Pointer
	 arg_dst_sinz unsafe.Pointer
	 arg_dst_cosx unsafe.Pointer
	 arg_dst_cosy unsafe.Pointer
	 arg_dst_cosz unsafe.Pointer
	 arg_current_ctime unsafe.Pointer
	 arg_delta_time unsafe.Pointer
	 arg_brms_x unsafe.Pointer
	 arg_brms_y unsafe.Pointer
	 arg_brms_z unsafe.Pointer
	 arg_wc_vals unsafe.Pointer
	 arg_current_mx unsafe.Pointer
	 arg_current_my unsafe.Pointer
	 arg_current_mz unsafe.Pointer
	 arg_ctime float32
	 arg_h_delta float32
	 arg_brmsx float32
	 arg_brmsy float32
	 arg_brmsz float32
	 arg_wc float32
	 arg_Nx int
	 arg_Ny int
	 arg_Nz int
	 argptr [24]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for mdatatemp kernel invocation
var mdatatemp_args mdatatemp_args_t

func init(){
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	 mdatatemp_args.argptr[0] = unsafe.Pointer(&mdatatemp_args.arg_dst_sinx)
	 mdatatemp_args.argptr[1] = unsafe.Pointer(&mdatatemp_args.arg_dst_siny)
	 mdatatemp_args.argptr[2] = unsafe.Pointer(&mdatatemp_args.arg_dst_sinz)
	 mdatatemp_args.argptr[3] = unsafe.Pointer(&mdatatemp_args.arg_dst_cosx)
	 mdatatemp_args.argptr[4] = unsafe.Pointer(&mdatatemp_args.arg_dst_cosy)
	 mdatatemp_args.argptr[5] = unsafe.Pointer(&mdatatemp_args.arg_dst_cosz)
	 mdatatemp_args.argptr[6] = unsafe.Pointer(&mdatatemp_args.arg_current_ctime)
	 mdatatemp_args.argptr[7] = unsafe.Pointer(&mdatatemp_args.arg_delta_time)
	 mdatatemp_args.argptr[8] = unsafe.Pointer(&mdatatemp_args.arg_brms_x)
	 mdatatemp_args.argptr[9] = unsafe.Pointer(&mdatatemp_args.arg_brms_y)
	 mdatatemp_args.argptr[10] = unsafe.Pointer(&mdatatemp_args.arg_brms_z)
	 mdatatemp_args.argptr[11] = unsafe.Pointer(&mdatatemp_args.arg_wc_vals)
	 mdatatemp_args.argptr[12] = unsafe.Pointer(&mdatatemp_args.arg_current_mx)
	 mdatatemp_args.argptr[13] = unsafe.Pointer(&mdatatemp_args.arg_current_my)
	 mdatatemp_args.argptr[14] = unsafe.Pointer(&mdatatemp_args.arg_current_mz)
	 mdatatemp_args.argptr[15] = unsafe.Pointer(&mdatatemp_args.arg_ctime)
	 mdatatemp_args.argptr[16] = unsafe.Pointer(&mdatatemp_args.arg_h_delta)
	 mdatatemp_args.argptr[17] = unsafe.Pointer(&mdatatemp_args.arg_brmsx)
	 mdatatemp_args.argptr[18] = unsafe.Pointer(&mdatatemp_args.arg_brmsy)
	 mdatatemp_args.argptr[19] = unsafe.Pointer(&mdatatemp_args.arg_brmsz)
	 mdatatemp_args.argptr[20] = unsafe.Pointer(&mdatatemp_args.arg_wc)
	 mdatatemp_args.argptr[21] = unsafe.Pointer(&mdatatemp_args.arg_Nx)
	 mdatatemp_args.argptr[22] = unsafe.Pointer(&mdatatemp_args.arg_Ny)
	 mdatatemp_args.argptr[23] = unsafe.Pointer(&mdatatemp_args.arg_Nz)
	 }

// Wrapper for mdatatemp CUDA kernel, asynchronous.
func k_mdatatemp_async ( dst_sinx unsafe.Pointer, dst_siny unsafe.Pointer, dst_sinz unsafe.Pointer, dst_cosx unsafe.Pointer, dst_cosy unsafe.Pointer, dst_cosz unsafe.Pointer, current_ctime unsafe.Pointer, delta_time unsafe.Pointer, brms_x unsafe.Pointer, brms_y unsafe.Pointer, brms_z unsafe.Pointer, wc_vals unsafe.Pointer, current_mx unsafe.Pointer, current_my unsafe.Pointer, current_mz unsafe.Pointer, ctime float32, h_delta float32, brmsx float32, brmsy float32, brmsz float32, wc float32, Nx int, Ny int, Nz int,  cfg *config) {
	if Synchronous{ // debug
		Sync()
		timer.Start("mdatatemp")
	}

	mdatatemp_args.Lock()
	defer mdatatemp_args.Unlock()

	if mdatatemp_code == 0{
		mdatatemp_code = fatbinLoad(mdatatemp_map, "mdatatemp")
	}

	 mdatatemp_args.arg_dst_sinx = dst_sinx
	 mdatatemp_args.arg_dst_siny = dst_siny
	 mdatatemp_args.arg_dst_sinz = dst_sinz
	 mdatatemp_args.arg_dst_cosx = dst_cosx
	 mdatatemp_args.arg_dst_cosy = dst_cosy
	 mdatatemp_args.arg_dst_cosz = dst_cosz
	 mdatatemp_args.arg_current_ctime = current_ctime
	 mdatatemp_args.arg_delta_time = delta_time
	 mdatatemp_args.arg_brms_x = brms_x
	 mdatatemp_args.arg_brms_y = brms_y
	 mdatatemp_args.arg_brms_z = brms_z
	 mdatatemp_args.arg_wc_vals = wc_vals
	 mdatatemp_args.arg_current_mx = current_mx
	 mdatatemp_args.arg_current_my = current_my
	 mdatatemp_args.arg_current_mz = current_mz
	 mdatatemp_args.arg_ctime = ctime
	 mdatatemp_args.arg_h_delta = h_delta
	 mdatatemp_args.arg_brmsx = brmsx
	 mdatatemp_args.arg_brmsy = brmsy
	 mdatatemp_args.arg_brmsz = brmsz
	 mdatatemp_args.arg_wc = wc
	 mdatatemp_args.arg_Nx = Nx
	 mdatatemp_args.arg_Ny = Ny
	 mdatatemp_args.arg_Nz = Nz
	

	args := mdatatemp_args.argptr[:]
	cu.LaunchKernel(mdatatemp_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous{ // debug
		Sync()
		timer.Stop("mdatatemp")
	}
}

// maps compute capability on PTX code for mdatatemp kernel.
var mdatatemp_map = map[int]string{ 0: "" ,
30: mdatatemp_ptx_30 ,
35: mdatatemp_ptx_35 ,
37: mdatatemp_ptx_37 ,
50: mdatatemp_ptx_50 ,
52: mdatatemp_ptx_52 ,
53: mdatatemp_ptx_53 ,
60: mdatatemp_ptx_60 ,
61: mdatatemp_ptx_61 ,
70: mdatatemp_ptx_70 ,
75: mdatatemp_ptx_75  }

// mdatatemp PTX code for various compute capabilities.
const(
  mdatatemp_ptx_30 = `
.version 6.4
.target sm_30
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .u64 mdatatemp_param_13,
	.param .u64 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .f32 mdatatemp_param_18,
	.param .f32 mdatatemp_param_19,
	.param .f32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21,
	.param .u32 mdatatemp_param_22,
	.param .u32 mdatatemp_param_23
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<32>;
	.reg .f32 	%f<116>;
	.reg .b32 	%r<226>;
	.reg .b64 	%rd<74>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.u64 	%rd22, [mdatatemp_param_9];
	ld.param.u64 	%rd23, [mdatatemp_param_10];
	ld.param.u64 	%rd24, [mdatatemp_param_11];
	ld.param.u64 	%rd25, [mdatatemp_param_12];
	ld.param.u64 	%rd26, [mdatatemp_param_13];
	ld.param.u64 	%rd27, [mdatatemp_param_14];
	ld.param.f32 	%f40, [mdatatemp_param_15];
	ld.param.f32 	%f41, [mdatatemp_param_16];
	ld.param.f32 	%f42, [mdatatemp_param_17];
	ld.param.f32 	%f43, [mdatatemp_param_18];
	ld.param.f32 	%f44, [mdatatemp_param_19];
	ld.param.f32 	%f45, [mdatatemp_param_20];
	ld.param.u32 	%r71, [mdatatemp_param_21];
	ld.param.u32 	%r72, [mdatatemp_param_22];
	ld.param.u32 	%r73, [mdatatemp_param_23];
	mov.u32 	%r74, %ntid.x;
	mov.u32 	%r75, %ctaid.x;
	mov.u32 	%r76, %tid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.y;
	mov.u32 	%r79, %ctaid.y;
	mov.u32 	%r80, %tid.y;
	mad.lo.s32 	%r81, %r78, %r79, %r80;
	mov.u32 	%r82, %ntid.z;
	mov.u32 	%r83, %ctaid.z;
	mov.u32 	%r84, %tid.z;
	mad.lo.s32 	%r85, %r82, %r83, %r84;
	setp.ge.s32	%p1, %r81, %r72;
	setp.ge.s32	%p2, %r77, %r71;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r85, %r73;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_48;

	mul.f32 	%f110, %f40, %f45;
	abs.f32 	%f2, %f110;
	setp.neu.f32	%p6, %f2, 0f7F800000;
	mov.f32 	%f104, %f110;
	@%p6 bra 	BB0_3;

	mov.f32 	%f46, 0f00000000;
	mul.rn.f32 	%f104, %f110, %f46;

BB0_3:
	mul.f32 	%f47, %f104, 0f3F22F983;
	cvt.rni.s32.f32	%r215, %f47;
	cvt.rn.f32.s32	%f48, %r215;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FC90FDA;
	fma.rn.f32 	%f51, %f49, %f50, %f104;
	mov.f32 	%f52, 0f33A22168;
	fma.rn.f32 	%f53, %f49, %f52, %f51;
	mov.f32 	%f54, 0f27C234C5;
	fma.rn.f32 	%f105, %f49, %f54, %f53;
	abs.f32 	%f55, %f104;
	setp.leu.f32	%p7, %f55, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r2, %f104;
	shl.b32 	%r88, %r2, 8;
	or.b32  	%r3, %r88, -2147483648;
	add.u64 	%rd29, %SP, 0;
	add.u64 	%rd71, %SPL, 0;
	mov.u32 	%r207, 0;
	mov.u64 	%rd70, __cudart_i2opi_f;
	mov.u32 	%r206, -6;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r91, [%rd70];
	// inline asm
	{
	mad.lo.cc.u32   %r89, %r91, %r3, %r207;
	madc.hi.u32     %r207, %r91, %r3,  0;
	}
	// inline asm
	st.local.u32 	[%rd71], %r89;
	add.s64 	%rd71, %rd71, 4;
	add.s64 	%rd70, %rd70, 4;
	add.s32 	%r206, %r206, 1;
	setp.ne.s32	%p8, %r206, 0;
	@%p8 bra 	BB0_5;

	bfe.u32 	%r94, %r2, 23, 8;
	add.s32 	%r95, %r94, -128;
	shr.u32 	%r96, %r95, 5;
	and.b32  	%r8, %r2, -2147483648;
	cvta.to.local.u64 	%rd31, %rd29;
	st.local.u32 	[%rd31+24], %r207;
	bfe.u32 	%r9, %r2, 23, 5;
	mov.u32 	%r97, 6;
	sub.s32 	%r98, %r97, %r96;
	mul.wide.s32 	%rd32, %r98, 4;
	add.s64 	%rd6, %rd31, %rd32;
	ld.local.u32 	%r208, [%rd6];
	ld.local.u32 	%r209, [%rd6+-4];
	setp.eq.s32	%p9, %r9, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r99, 32;
	sub.s32 	%r100, %r99, %r9;
	shr.u32 	%r101, %r209, %r100;
	shl.b32 	%r102, %r208, %r9;
	add.s32 	%r208, %r101, %r102;
	ld.local.u32 	%r103, [%rd6+-8];
	shr.u32 	%r104, %r103, %r100;
	shl.b32 	%r105, %r209, %r9;
	add.s32 	%r209, %r104, %r105;

BB0_8:
	shr.u32 	%r106, %r209, 30;
	shl.b32 	%r107, %r208, 2;
	add.s32 	%r210, %r106, %r107;
	shl.b32 	%r17, %r209, 2;
	shr.u32 	%r108, %r210, 31;
	shr.u32 	%r109, %r208, 30;
	add.s32 	%r18, %r108, %r109;
	setp.eq.s32	%p10, %r108, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r110, %r210;
	neg.s32 	%r212, %r17;
	setp.eq.s32	%p11, %r17, 0;
	selp.u32	%r111, 1, 0, %p11;
	add.s32 	%r210, %r111, %r110;
	xor.b32  	%r211, %r8, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r211, %r8;
	mov.u32 	%r212, %r17;

BB0_11:
	clz.b32 	%r214, %r210;
	setp.eq.s32	%p12, %r214, 0;
	shl.b32 	%r112, %r210, %r214;
	mov.u32 	%r113, 32;
	sub.s32 	%r114, %r113, %r214;
	shr.u32 	%r115, %r212, %r114;
	add.s32 	%r116, %r115, %r112;
	selp.b32	%r26, %r210, %r116, %p12;
	mov.u32 	%r117, -921707870;
	mul.hi.u32 	%r213, %r26, %r117;
	setp.eq.s32	%p13, %r8, 0;
	neg.s32 	%r118, %r18;
	selp.b32	%r215, %r18, %r118, %p13;
	setp.lt.s32	%p14, %r213, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r119, %r26, -921707870;
	shr.u32 	%r120, %r119, 31;
	shl.b32 	%r121, %r213, 1;
	add.s32 	%r213, %r120, %r121;
	add.s32 	%r214, %r214, 1;

BB0_13:
	mov.u32 	%r122, 126;
	sub.s32 	%r123, %r122, %r214;
	shl.b32 	%r124, %r123, 23;
	add.s32 	%r125, %r213, 1;
	shr.u32 	%r126, %r125, 7;
	add.s32 	%r127, %r126, 1;
	shr.u32 	%r128, %r127, 1;
	add.s32 	%r129, %r128, %r124;
	or.b32  	%r130, %r129, %r211;
	mov.b32 	 %f105, %r130;

BB0_14:
	mul.rn.f32 	%f8, %f105, %f105;
	and.b32  	%r34, %r215, 1;
	setp.eq.s32	%p15, %r34, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f56, 0fBAB6061A;
	mov.f32 	%f57, 0f37CCF5CE;
	fma.rn.f32 	%f106, %f57, %f8, %f56;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f58, 0f3C08839E;
	mov.f32 	%f59, 0fB94CA1F9;
	fma.rn.f32 	%f106, %f59, %f8, %f58;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f60, 0f3D2AAAA5;
	fma.rn.f32 	%f61, %f106, %f8, %f60;
	mov.f32 	%f62, 0fBF000000;
	fma.rn.f32 	%f107, %f61, %f8, %f62;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f63, 0fBE2AAAA3;
	fma.rn.f32 	%f64, %f106, %f8, %f63;
	mov.f32 	%f65, 0f00000000;
	fma.rn.f32 	%f107, %f64, %f8, %f65;

BB0_20:
	fma.rn.f32 	%f108, %f107, %f105, %f105;
	@%p15 bra 	BB0_22;

	mov.f32 	%f66, 0f3F800000;
	fma.rn.f32 	%f108, %f107, %f8, %f66;

BB0_22:
	and.b32  	%r131, %r215, 2;
	setp.eq.s32	%p18, %r131, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f67, 0f00000000;
	mov.f32 	%f68, 0fBF800000;
	fma.rn.f32 	%f108, %f108, %f68, %f67;

BB0_24:
	mad.lo.s32 	%r140, %r85, %r72, %r81;
	mad.lo.s32 	%r145, %r140, %r71, %r77;
	cvta.to.global.u64 	%rd33, %rd25;
	mul.wide.s32 	%rd34, %r145, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.f32 	%f20, [%rd35];
	cvta.to.global.u64 	%rd36, %rd13;
	add.s64 	%rd37, %rd36, %rd34;
	ld.global.f32 	%f69, [%rd37];
	fma.rn.f32 	%f70, %f108, %f20, %f69;
	st.global.f32 	[%rd37], %f70;
	cvta.to.global.u64 	%rd38, %rd26;
	add.s64 	%rd39, %rd38, %rd34;
	ld.global.f32 	%f21, [%rd39];
	cvta.to.global.u64 	%rd40, %rd14;
	add.s64 	%rd41, %rd40, %rd34;
	ld.global.f32 	%f71, [%rd41];
	fma.rn.f32 	%f72, %f108, %f21, %f71;
	st.global.f32 	[%rd41], %f72;
	cvta.to.global.u64 	%rd42, %rd27;
	add.s64 	%rd43, %rd42, %rd34;
	ld.global.f32 	%f22, [%rd43];
	cvta.to.global.u64 	%rd44, %rd15;
	add.s64 	%rd45, %rd44, %rd34;
	ld.global.f32 	%f73, [%rd45];
	fma.rn.f32 	%f74, %f108, %f22, %f73;
	st.global.f32 	[%rd45], %f74;
	@%p6 bra 	BB0_26;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f110, %f110, %f75;

BB0_26:
	mul.f32 	%f76, %f110, 0f3F22F983;
	cvt.rni.s32.f32	%r225, %f76;
	cvt.rn.f32.s32	%f77, %r225;
	neg.f32 	%f78, %f77;
	fma.rn.f32 	%f80, %f78, %f50, %f110;
	fma.rn.f32 	%f82, %f78, %f52, %f80;
	fma.rn.f32 	%f111, %f78, %f54, %f82;
	abs.f32 	%f84, %f110;
	setp.leu.f32	%p20, %f84, 0f47CE4780;
	@%p20 bra 	BB0_37;

	mov.b32 	 %r36, %f110;
	shr.u32 	%r37, %r36, 23;
	shl.b32 	%r148, %r36, 8;
	or.b32  	%r38, %r148, -2147483648;
	add.u64 	%rd47, %SP, 0;
	add.u64 	%rd73, %SPL, 0;
	mov.u32 	%r217, 0;
	mov.u64 	%rd72, __cudart_i2opi_f;
	mov.u32 	%r216, -6;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r151, [%rd72];
	// inline asm
	{
	mad.lo.cc.u32   %r149, %r151, %r38, %r217;
	madc.hi.u32     %r217, %r151, %r38,  0;
	}
	// inline asm
	st.local.u32 	[%rd73], %r149;
	add.s64 	%rd73, %rd73, 4;
	add.s64 	%rd72, %rd72, 4;
	add.s32 	%r216, %r216, 1;
	setp.ne.s32	%p21, %r216, 0;
	@%p21 bra 	BB0_28;

	and.b32  	%r154, %r37, 255;
	add.s32 	%r155, %r154, -128;
	shr.u32 	%r156, %r155, 5;
	and.b32  	%r43, %r36, -2147483648;
	cvta.to.local.u64 	%rd49, %rd47;
	st.local.u32 	[%rd49+24], %r217;
	mov.u32 	%r157, 6;
	sub.s32 	%r158, %r157, %r156;
	mul.wide.s32 	%rd50, %r158, 4;
	add.s64 	%rd12, %rd49, %rd50;
	ld.local.u32 	%r218, [%rd12];
	ld.local.u32 	%r219, [%rd12+-4];
	and.b32  	%r46, %r37, 31;
	setp.eq.s32	%p22, %r46, 0;
	@%p22 bra 	BB0_31;

	mov.u32 	%r159, 32;
	sub.s32 	%r160, %r159, %r46;
	shr.u32 	%r161, %r219, %r160;
	shl.b32 	%r162, %r218, %r46;
	add.s32 	%r218, %r161, %r162;
	ld.local.u32 	%r163, [%rd12+-8];
	shr.u32 	%r164, %r163, %r160;
	shl.b32 	%r165, %r219, %r46;
	add.s32 	%r219, %r164, %r165;

BB0_31:
	shr.u32 	%r166, %r219, 30;
	shl.b32 	%r167, %r218, 2;
	add.s32 	%r220, %r166, %r167;
	shl.b32 	%r52, %r219, 2;
	shr.u32 	%r168, %r220, 31;
	shr.u32 	%r169, %r218, 30;
	add.s32 	%r53, %r168, %r169;
	setp.eq.s32	%p23, %r168, 0;
	@%p23 bra 	BB0_32;

	not.b32 	%r170, %r220;
	neg.s32 	%r222, %r52;
	setp.eq.s32	%p24, %r52, 0;
	selp.u32	%r171, 1, 0, %p24;
	add.s32 	%r220, %r171, %r170;
	xor.b32  	%r221, %r43, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r221, %r43;
	mov.u32 	%r222, %r52;

BB0_34:
	clz.b32 	%r224, %r220;
	setp.eq.s32	%p25, %r224, 0;
	shl.b32 	%r172, %r220, %r224;
	mov.u32 	%r173, 32;
	sub.s32 	%r174, %r173, %r224;
	shr.u32 	%r175, %r222, %r174;
	add.s32 	%r176, %r175, %r172;
	selp.b32	%r61, %r220, %r176, %p25;
	mov.u32 	%r177, -921707870;
	mul.hi.u32 	%r223, %r61, %r177;
	setp.eq.s32	%p26, %r43, 0;
	neg.s32 	%r178, %r53;
	selp.b32	%r225, %r53, %r178, %p26;
	setp.lt.s32	%p27, %r223, 1;
	@%p27 bra 	BB0_36;

	mul.lo.s32 	%r179, %r61, -921707870;
	shr.u32 	%r180, %r179, 31;
	shl.b32 	%r181, %r223, 1;
	add.s32 	%r223, %r180, %r181;
	add.s32 	%r224, %r224, 1;

BB0_36:
	mov.u32 	%r182, 126;
	sub.s32 	%r183, %r182, %r224;
	shl.b32 	%r184, %r183, 23;
	add.s32 	%r185, %r223, 1;
	shr.u32 	%r186, %r185, 7;
	add.s32 	%r187, %r186, 1;
	shr.u32 	%r188, %r187, 1;
	add.s32 	%r189, %r188, %r184;
	or.b32  	%r190, %r189, %r221;
	mov.b32 	 %f111, %r190;

BB0_37:
	mul.rn.f32 	%f28, %f111, %f111;
	add.s32 	%r69, %r225, 1;
	and.b32  	%r70, %r69, 1;
	setp.eq.s32	%p28, %r70, 0;
	@%p28 bra 	BB0_39;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f112, %f86, %f28, %f85;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f112, %f88, %f28, %f87;

BB0_40:
	@%p28 bra 	BB0_42;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f112, %f28, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f113, %f90, %f28, %f91;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f112, %f28, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f113, %f93, %f28, %f94;

BB0_43:
	fma.rn.f32 	%f114, %f113, %f111, %f111;
	@%p28 bra 	BB0_45;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f114, %f113, %f28, %f95;

BB0_45:
	and.b32  	%r191, %r69, 2;
	setp.eq.s32	%p31, %r191, 0;
	@%p31 bra 	BB0_47;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f114, %f114, %f97, %f96;

BB0_47:
	cvta.to.global.u64 	%rd51, %rd16;
	add.s64 	%rd53, %rd51, %rd34;
	ld.global.f32 	%f98, [%rd53];
	fma.rn.f32 	%f99, %f114, %f20, %f98;
	st.global.f32 	[%rd53], %f99;
	cvta.to.global.u64 	%rd54, %rd17;
	add.s64 	%rd55, %rd54, %rd34;
	ld.global.f32 	%f100, [%rd55];
	fma.rn.f32 	%f101, %f114, %f21, %f100;
	st.global.f32 	[%rd55], %f101;
	cvta.to.global.u64 	%rd56, %rd18;
	add.s64 	%rd57, %rd56, %rd34;
	ld.global.f32 	%f102, [%rd57];
	fma.rn.f32 	%f103, %f114, %f22, %f102;
	st.global.f32 	[%rd57], %f103;
	cvta.to.global.u64 	%rd58, %rd19;
	add.s64 	%rd59, %rd58, %rd34;
	st.global.f32 	[%rd59], %f40;
	cvta.to.global.u64 	%rd60, %rd20;
	add.s64 	%rd61, %rd60, %rd34;
	st.global.f32 	[%rd61], %f41;
	cvta.to.global.u64 	%rd62, %rd21;
	add.s64 	%rd63, %rd62, %rd34;
	st.global.f32 	[%rd63], %f42;
	cvta.to.global.u64 	%rd64, %rd22;
	add.s64 	%rd65, %rd64, %rd34;
	st.global.f32 	[%rd65], %f43;
	cvta.to.global.u64 	%rd66, %rd23;
	add.s64 	%rd67, %rd66, %rd34;
	st.global.f32 	[%rd67], %f44;
	cvta.to.global.u64 	%rd68, %rd24;
	add.s64 	%rd69, %rd68, %rd34;
	st.global.f32 	[%rd69], %f45;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_35 = `
.version 6.4
.target sm_35
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .u64 mdatatemp_param_13,
	.param .u64 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .f32 mdatatemp_param_18,
	.param .f32 mdatatemp_param_19,
	.param .f32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21,
	.param .u32 mdatatemp_param_22,
	.param .u32 mdatatemp_param_23
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<32>;
	.reg .f32 	%f<116>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<69>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.u64 	%rd22, [mdatatemp_param_9];
	ld.param.u64 	%rd23, [mdatatemp_param_10];
	ld.param.u64 	%rd24, [mdatatemp_param_11];
	ld.param.u64 	%rd25, [mdatatemp_param_12];
	ld.param.u64 	%rd26, [mdatatemp_param_13];
	ld.param.u64 	%rd27, [mdatatemp_param_14];
	ld.param.f32 	%f40, [mdatatemp_param_15];
	ld.param.f32 	%f41, [mdatatemp_param_16];
	ld.param.f32 	%f42, [mdatatemp_param_17];
	ld.param.f32 	%f43, [mdatatemp_param_18];
	ld.param.f32 	%f44, [mdatatemp_param_19];
	ld.param.f32 	%f45, [mdatatemp_param_20];
	ld.param.u32 	%r76, [mdatatemp_param_21];
	ld.param.u32 	%r77, [mdatatemp_param_22];
	ld.param.u32 	%r78, [mdatatemp_param_23];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_48;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f110, %f40, %f45;
	abs.f32 	%f2, %f110;
	setp.neu.f32	%p6, %f2, 0f7F800000;
	mov.f32 	%f104, %f110;
	@%p6 bra 	BB0_3;

	mov.f32 	%f46, 0f00000000;
	mul.rn.f32 	%f104, %f110, %f46;

BB0_3:
	mul.f32 	%f47, %f104, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f47;
	cvt.rn.f32.s32	%f48, %r190;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FC90FDA;
	fma.rn.f32 	%f51, %f49, %f50, %f104;
	mov.f32 	%f52, 0f33A22168;
	fma.rn.f32 	%f53, %f49, %f52, %f51;
	mov.f32 	%f54, 0f27C234C5;
	fma.rn.f32 	%f105, %f49, %f54, %f53;
	abs.f32 	%f55, %f104;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f55, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f104;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd65, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd66, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd65];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd66], %r92;
	add.s64 	%rd66, %rd66, 4;
	add.s64 	%rd65, %rd65, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd30, %r101, 4;
	add.s64 	%rd7, %rd1, %rd30;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f105, %r133;

BB0_14:
	mul.rn.f32 	%f8, %f105, %f105;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f56, 0fBAB6061A;
	mov.f32 	%f57, 0f37CCF5CE;
	fma.rn.f32 	%f106, %f57, %f8, %f56;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f58, 0f3C08839E;
	mov.f32 	%f59, 0fB94CA1F9;
	fma.rn.f32 	%f106, %f59, %f8, %f58;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f60, 0f3D2AAAA5;
	fma.rn.f32 	%f61, %f106, %f8, %f60;
	mov.f32 	%f62, 0fBF000000;
	fma.rn.f32 	%f107, %f61, %f8, %f62;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f63, 0fBE2AAAA3;
	fma.rn.f32 	%f64, %f106, %f8, %f63;
	mov.f32 	%f65, 0f00000000;
	fma.rn.f32 	%f107, %f64, %f8, %f65;

BB0_20:
	fma.rn.f32 	%f108, %f107, %f105, %f105;
	@%p15 bra 	BB0_22;

	mov.f32 	%f66, 0f3F800000;
	fma.rn.f32 	%f108, %f107, %f8, %f66;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f67, 0f00000000;
	mov.f32 	%f68, 0fBF800000;
	fma.rn.f32 	%f108, %f108, %f68, %f67;

BB0_24:
	cvta.to.global.u64 	%rd31, %rd25;
	cvta.to.global.u64 	%rd32, %rd26;
	cvta.to.global.u64 	%rd33, %rd27;
	cvta.to.global.u64 	%rd34, %rd13;
	cvta.to.global.u64 	%rd35, %rd14;
	cvta.to.global.u64 	%rd36, %rd15;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd31, %rd37;
	ld.global.nc.f32 	%f20, [%rd38];
	add.s64 	%rd39, %rd34, %rd37;
	ld.global.f32 	%f69, [%rd39];
	fma.rn.f32 	%f70, %f108, %f20, %f69;
	st.global.f32 	[%rd39], %f70;
	add.s64 	%rd40, %rd32, %rd37;
	ld.global.nc.f32 	%f21, [%rd40];
	add.s64 	%rd41, %rd35, %rd37;
	ld.global.f32 	%f71, [%rd41];
	fma.rn.f32 	%f72, %f108, %f21, %f71;
	st.global.f32 	[%rd41], %f72;
	add.s64 	%rd42, %rd33, %rd37;
	ld.global.nc.f32 	%f22, [%rd42];
	add.s64 	%rd43, %rd36, %rd37;
	ld.global.f32 	%f73, [%rd43];
	fma.rn.f32 	%f74, %f108, %f22, %f73;
	st.global.f32 	[%rd43], %f74;
	@%p6 bra 	BB0_26;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f110, %f110, %f75;

BB0_26:
	mul.f32 	%f76, %f110, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f76;
	cvt.rn.f32.s32	%f77, %r200;
	neg.f32 	%f78, %f77;
	fma.rn.f32 	%f80, %f78, %f50, %f110;
	fma.rn.f32 	%f82, %f78, %f52, %f80;
	fma.rn.f32 	%f111, %f78, %f54, %f82;
	abs.f32 	%f84, %f110;
	setp.leu.f32	%p20, %f84, 0f47CE4780;
	@%p20 bra 	BB0_37;

	mov.b32 	 %r41, %f110;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd67, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd68, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd67];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd68], %r138;
	add.s64 	%rd68, %rd68, 4;
	add.s64 	%rd67, %rd67, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p21, %r191, 0;
	@%p21 bra 	BB0_28;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd45, %r147, 4;
	add.s64 	%rd12, %rd1, %rd45;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p22, %r51, 0;
	@%p22 bra 	BB0_31;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_31:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p23, %r157, 0;
	@%p23 bra 	BB0_32;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p24, %r57, 0;
	selp.u32	%r160, 1, 0, %p24;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_34:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p25, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p25;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p26, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p26;
	setp.lt.s32	%p27, %r198, 1;
	@%p27 bra 	BB0_36;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_36:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f111, %r179;

BB0_37:
	mul.rn.f32 	%f28, %f111, %f111;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p28, %r75, 0;
	@%p28 bra 	BB0_39;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f112, %f86, %f28, %f85;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f112, %f88, %f28, %f87;

BB0_40:
	@%p28 bra 	BB0_42;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f112, %f28, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f113, %f90, %f28, %f91;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f112, %f28, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f113, %f93, %f28, %f94;

BB0_43:
	fma.rn.f32 	%f114, %f113, %f111, %f111;
	@%p28 bra 	BB0_45;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f114, %f113, %f28, %f95;

BB0_45:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p31, %r180, 0;
	@%p31 bra 	BB0_47;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f114, %f114, %f97, %f96;

BB0_47:
	cvta.to.global.u64 	%rd46, %rd16;
	cvta.to.global.u64 	%rd47, %rd17;
	cvta.to.global.u64 	%rd48, %rd18;
	cvta.to.global.u64 	%rd49, %rd19;
	cvta.to.global.u64 	%rd50, %rd20;
	cvta.to.global.u64 	%rd51, %rd21;
	cvta.to.global.u64 	%rd52, %rd22;
	cvta.to.global.u64 	%rd53, %rd23;
	cvta.to.global.u64 	%rd54, %rd24;
	add.s64 	%rd56, %rd46, %rd37;
	ld.global.f32 	%f98, [%rd56];
	fma.rn.f32 	%f99, %f114, %f20, %f98;
	st.global.f32 	[%rd56], %f99;
	add.s64 	%rd57, %rd47, %rd37;
	ld.global.f32 	%f100, [%rd57];
	fma.rn.f32 	%f101, %f114, %f21, %f100;
	st.global.f32 	[%rd57], %f101;
	add.s64 	%rd58, %rd48, %rd37;
	ld.global.f32 	%f102, [%rd58];
	fma.rn.f32 	%f103, %f114, %f22, %f102;
	st.global.f32 	[%rd58], %f103;
	add.s64 	%rd59, %rd49, %rd37;
	st.global.f32 	[%rd59], %f40;
	add.s64 	%rd60, %rd50, %rd37;
	st.global.f32 	[%rd60], %f41;
	add.s64 	%rd61, %rd51, %rd37;
	st.global.f32 	[%rd61], %f42;
	add.s64 	%rd62, %rd52, %rd37;
	st.global.f32 	[%rd62], %f43;
	add.s64 	%rd63, %rd53, %rd37;
	st.global.f32 	[%rd63], %f44;
	add.s64 	%rd64, %rd54, %rd37;
	st.global.f32 	[%rd64], %f45;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_37 = `
.version 6.4
.target sm_37
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .u64 mdatatemp_param_13,
	.param .u64 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .f32 mdatatemp_param_18,
	.param .f32 mdatatemp_param_19,
	.param .f32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21,
	.param .u32 mdatatemp_param_22,
	.param .u32 mdatatemp_param_23
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<32>;
	.reg .f32 	%f<116>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<69>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.u64 	%rd22, [mdatatemp_param_9];
	ld.param.u64 	%rd23, [mdatatemp_param_10];
	ld.param.u64 	%rd24, [mdatatemp_param_11];
	ld.param.u64 	%rd25, [mdatatemp_param_12];
	ld.param.u64 	%rd26, [mdatatemp_param_13];
	ld.param.u64 	%rd27, [mdatatemp_param_14];
	ld.param.f32 	%f40, [mdatatemp_param_15];
	ld.param.f32 	%f41, [mdatatemp_param_16];
	ld.param.f32 	%f42, [mdatatemp_param_17];
	ld.param.f32 	%f43, [mdatatemp_param_18];
	ld.param.f32 	%f44, [mdatatemp_param_19];
	ld.param.f32 	%f45, [mdatatemp_param_20];
	ld.param.u32 	%r76, [mdatatemp_param_21];
	ld.param.u32 	%r77, [mdatatemp_param_22];
	ld.param.u32 	%r78, [mdatatemp_param_23];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_48;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f110, %f40, %f45;
	abs.f32 	%f2, %f110;
	setp.neu.f32	%p6, %f2, 0f7F800000;
	mov.f32 	%f104, %f110;
	@%p6 bra 	BB0_3;

	mov.f32 	%f46, 0f00000000;
	mul.rn.f32 	%f104, %f110, %f46;

BB0_3:
	mul.f32 	%f47, %f104, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f47;
	cvt.rn.f32.s32	%f48, %r190;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FC90FDA;
	fma.rn.f32 	%f51, %f49, %f50, %f104;
	mov.f32 	%f52, 0f33A22168;
	fma.rn.f32 	%f53, %f49, %f52, %f51;
	mov.f32 	%f54, 0f27C234C5;
	fma.rn.f32 	%f105, %f49, %f54, %f53;
	abs.f32 	%f55, %f104;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f55, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f104;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd65, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd66, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd65];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd66], %r92;
	add.s64 	%rd66, %rd66, 4;
	add.s64 	%rd65, %rd65, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd30, %r101, 4;
	add.s64 	%rd7, %rd1, %rd30;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f105, %r133;

BB0_14:
	mul.rn.f32 	%f8, %f105, %f105;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f56, 0fBAB6061A;
	mov.f32 	%f57, 0f37CCF5CE;
	fma.rn.f32 	%f106, %f57, %f8, %f56;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f58, 0f3C08839E;
	mov.f32 	%f59, 0fB94CA1F9;
	fma.rn.f32 	%f106, %f59, %f8, %f58;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f60, 0f3D2AAAA5;
	fma.rn.f32 	%f61, %f106, %f8, %f60;
	mov.f32 	%f62, 0fBF000000;
	fma.rn.f32 	%f107, %f61, %f8, %f62;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f63, 0fBE2AAAA3;
	fma.rn.f32 	%f64, %f106, %f8, %f63;
	mov.f32 	%f65, 0f00000000;
	fma.rn.f32 	%f107, %f64, %f8, %f65;

BB0_20:
	fma.rn.f32 	%f108, %f107, %f105, %f105;
	@%p15 bra 	BB0_22;

	mov.f32 	%f66, 0f3F800000;
	fma.rn.f32 	%f108, %f107, %f8, %f66;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f67, 0f00000000;
	mov.f32 	%f68, 0fBF800000;
	fma.rn.f32 	%f108, %f108, %f68, %f67;

BB0_24:
	cvta.to.global.u64 	%rd31, %rd25;
	cvta.to.global.u64 	%rd32, %rd26;
	cvta.to.global.u64 	%rd33, %rd27;
	cvta.to.global.u64 	%rd34, %rd13;
	cvta.to.global.u64 	%rd35, %rd14;
	cvta.to.global.u64 	%rd36, %rd15;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd31, %rd37;
	ld.global.nc.f32 	%f20, [%rd38];
	add.s64 	%rd39, %rd34, %rd37;
	ld.global.f32 	%f69, [%rd39];
	fma.rn.f32 	%f70, %f108, %f20, %f69;
	st.global.f32 	[%rd39], %f70;
	add.s64 	%rd40, %rd32, %rd37;
	ld.global.nc.f32 	%f21, [%rd40];
	add.s64 	%rd41, %rd35, %rd37;
	ld.global.f32 	%f71, [%rd41];
	fma.rn.f32 	%f72, %f108, %f21, %f71;
	st.global.f32 	[%rd41], %f72;
	add.s64 	%rd42, %rd33, %rd37;
	ld.global.nc.f32 	%f22, [%rd42];
	add.s64 	%rd43, %rd36, %rd37;
	ld.global.f32 	%f73, [%rd43];
	fma.rn.f32 	%f74, %f108, %f22, %f73;
	st.global.f32 	[%rd43], %f74;
	@%p6 bra 	BB0_26;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f110, %f110, %f75;

BB0_26:
	mul.f32 	%f76, %f110, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f76;
	cvt.rn.f32.s32	%f77, %r200;
	neg.f32 	%f78, %f77;
	fma.rn.f32 	%f80, %f78, %f50, %f110;
	fma.rn.f32 	%f82, %f78, %f52, %f80;
	fma.rn.f32 	%f111, %f78, %f54, %f82;
	abs.f32 	%f84, %f110;
	setp.leu.f32	%p20, %f84, 0f47CE4780;
	@%p20 bra 	BB0_37;

	mov.b32 	 %r41, %f110;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd67, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd68, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd67];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd68], %r138;
	add.s64 	%rd68, %rd68, 4;
	add.s64 	%rd67, %rd67, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p21, %r191, 0;
	@%p21 bra 	BB0_28;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd45, %r147, 4;
	add.s64 	%rd12, %rd1, %rd45;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p22, %r51, 0;
	@%p22 bra 	BB0_31;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_31:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p23, %r157, 0;
	@%p23 bra 	BB0_32;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p24, %r57, 0;
	selp.u32	%r160, 1, 0, %p24;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_34:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p25, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p25;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p26, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p26;
	setp.lt.s32	%p27, %r198, 1;
	@%p27 bra 	BB0_36;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_36:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f111, %r179;

BB0_37:
	mul.rn.f32 	%f28, %f111, %f111;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p28, %r75, 0;
	@%p28 bra 	BB0_39;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f112, %f86, %f28, %f85;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f112, %f88, %f28, %f87;

BB0_40:
	@%p28 bra 	BB0_42;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f112, %f28, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f113, %f90, %f28, %f91;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f112, %f28, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f113, %f93, %f28, %f94;

BB0_43:
	fma.rn.f32 	%f114, %f113, %f111, %f111;
	@%p28 bra 	BB0_45;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f114, %f113, %f28, %f95;

BB0_45:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p31, %r180, 0;
	@%p31 bra 	BB0_47;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f114, %f114, %f97, %f96;

BB0_47:
	cvta.to.global.u64 	%rd46, %rd16;
	cvta.to.global.u64 	%rd47, %rd17;
	cvta.to.global.u64 	%rd48, %rd18;
	cvta.to.global.u64 	%rd49, %rd19;
	cvta.to.global.u64 	%rd50, %rd20;
	cvta.to.global.u64 	%rd51, %rd21;
	cvta.to.global.u64 	%rd52, %rd22;
	cvta.to.global.u64 	%rd53, %rd23;
	cvta.to.global.u64 	%rd54, %rd24;
	add.s64 	%rd56, %rd46, %rd37;
	ld.global.f32 	%f98, [%rd56];
	fma.rn.f32 	%f99, %f114, %f20, %f98;
	st.global.f32 	[%rd56], %f99;
	add.s64 	%rd57, %rd47, %rd37;
	ld.global.f32 	%f100, [%rd57];
	fma.rn.f32 	%f101, %f114, %f21, %f100;
	st.global.f32 	[%rd57], %f101;
	add.s64 	%rd58, %rd48, %rd37;
	ld.global.f32 	%f102, [%rd58];
	fma.rn.f32 	%f103, %f114, %f22, %f102;
	st.global.f32 	[%rd58], %f103;
	add.s64 	%rd59, %rd49, %rd37;
	st.global.f32 	[%rd59], %f40;
	add.s64 	%rd60, %rd50, %rd37;
	st.global.f32 	[%rd60], %f41;
	add.s64 	%rd61, %rd51, %rd37;
	st.global.f32 	[%rd61], %f42;
	add.s64 	%rd62, %rd52, %rd37;
	st.global.f32 	[%rd62], %f43;
	add.s64 	%rd63, %rd53, %rd37;
	st.global.f32 	[%rd63], %f44;
	add.s64 	%rd64, %rd54, %rd37;
	st.global.f32 	[%rd64], %f45;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_50 = `
.version 6.4
.target sm_50
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .u64 mdatatemp_param_13,
	.param .u64 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .f32 mdatatemp_param_18,
	.param .f32 mdatatemp_param_19,
	.param .f32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21,
	.param .u32 mdatatemp_param_22,
	.param .u32 mdatatemp_param_23
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<32>;
	.reg .f32 	%f<116>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<69>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.u64 	%rd22, [mdatatemp_param_9];
	ld.param.u64 	%rd23, [mdatatemp_param_10];
	ld.param.u64 	%rd24, [mdatatemp_param_11];
	ld.param.u64 	%rd25, [mdatatemp_param_12];
	ld.param.u64 	%rd26, [mdatatemp_param_13];
	ld.param.u64 	%rd27, [mdatatemp_param_14];
	ld.param.f32 	%f40, [mdatatemp_param_15];
	ld.param.f32 	%f41, [mdatatemp_param_16];
	ld.param.f32 	%f42, [mdatatemp_param_17];
	ld.param.f32 	%f43, [mdatatemp_param_18];
	ld.param.f32 	%f44, [mdatatemp_param_19];
	ld.param.f32 	%f45, [mdatatemp_param_20];
	ld.param.u32 	%r76, [mdatatemp_param_21];
	ld.param.u32 	%r77, [mdatatemp_param_22];
	ld.param.u32 	%r78, [mdatatemp_param_23];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_48;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f110, %f40, %f45;
	abs.f32 	%f2, %f110;
	setp.neu.f32	%p6, %f2, 0f7F800000;
	mov.f32 	%f104, %f110;
	@%p6 bra 	BB0_3;

	mov.f32 	%f46, 0f00000000;
	mul.rn.f32 	%f104, %f110, %f46;

BB0_3:
	mul.f32 	%f47, %f104, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f47;
	cvt.rn.f32.s32	%f48, %r190;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FC90FDA;
	fma.rn.f32 	%f51, %f49, %f50, %f104;
	mov.f32 	%f52, 0f33A22168;
	fma.rn.f32 	%f53, %f49, %f52, %f51;
	mov.f32 	%f54, 0f27C234C5;
	fma.rn.f32 	%f105, %f49, %f54, %f53;
	abs.f32 	%f55, %f104;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f55, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f104;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd65, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd66, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd65];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd66], %r92;
	add.s64 	%rd66, %rd66, 4;
	add.s64 	%rd65, %rd65, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd30, %r101, 4;
	add.s64 	%rd7, %rd1, %rd30;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f105, %r133;

BB0_14:
	mul.rn.f32 	%f8, %f105, %f105;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f56, 0fBAB6061A;
	mov.f32 	%f57, 0f37CCF5CE;
	fma.rn.f32 	%f106, %f57, %f8, %f56;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f58, 0f3C08839E;
	mov.f32 	%f59, 0fB94CA1F9;
	fma.rn.f32 	%f106, %f59, %f8, %f58;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f60, 0f3D2AAAA5;
	fma.rn.f32 	%f61, %f106, %f8, %f60;
	mov.f32 	%f62, 0fBF000000;
	fma.rn.f32 	%f107, %f61, %f8, %f62;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f63, 0fBE2AAAA3;
	fma.rn.f32 	%f64, %f106, %f8, %f63;
	mov.f32 	%f65, 0f00000000;
	fma.rn.f32 	%f107, %f64, %f8, %f65;

BB0_20:
	fma.rn.f32 	%f108, %f107, %f105, %f105;
	@%p15 bra 	BB0_22;

	mov.f32 	%f66, 0f3F800000;
	fma.rn.f32 	%f108, %f107, %f8, %f66;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f67, 0f00000000;
	mov.f32 	%f68, 0fBF800000;
	fma.rn.f32 	%f108, %f108, %f68, %f67;

BB0_24:
	cvta.to.global.u64 	%rd31, %rd25;
	cvta.to.global.u64 	%rd32, %rd26;
	cvta.to.global.u64 	%rd33, %rd27;
	cvta.to.global.u64 	%rd34, %rd13;
	cvta.to.global.u64 	%rd35, %rd14;
	cvta.to.global.u64 	%rd36, %rd15;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd31, %rd37;
	ld.global.nc.f32 	%f20, [%rd38];
	add.s64 	%rd39, %rd34, %rd37;
	ld.global.f32 	%f69, [%rd39];
	fma.rn.f32 	%f70, %f108, %f20, %f69;
	st.global.f32 	[%rd39], %f70;
	add.s64 	%rd40, %rd32, %rd37;
	ld.global.nc.f32 	%f21, [%rd40];
	add.s64 	%rd41, %rd35, %rd37;
	ld.global.f32 	%f71, [%rd41];
	fma.rn.f32 	%f72, %f108, %f21, %f71;
	st.global.f32 	[%rd41], %f72;
	add.s64 	%rd42, %rd33, %rd37;
	ld.global.nc.f32 	%f22, [%rd42];
	add.s64 	%rd43, %rd36, %rd37;
	ld.global.f32 	%f73, [%rd43];
	fma.rn.f32 	%f74, %f108, %f22, %f73;
	st.global.f32 	[%rd43], %f74;
	@%p6 bra 	BB0_26;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f110, %f110, %f75;

BB0_26:
	mul.f32 	%f76, %f110, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f76;
	cvt.rn.f32.s32	%f77, %r200;
	neg.f32 	%f78, %f77;
	fma.rn.f32 	%f80, %f78, %f50, %f110;
	fma.rn.f32 	%f82, %f78, %f52, %f80;
	fma.rn.f32 	%f111, %f78, %f54, %f82;
	abs.f32 	%f84, %f110;
	setp.leu.f32	%p20, %f84, 0f47CE4780;
	@%p20 bra 	BB0_37;

	mov.b32 	 %r41, %f110;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd67, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd68, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd67];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd68], %r138;
	add.s64 	%rd68, %rd68, 4;
	add.s64 	%rd67, %rd67, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p21, %r191, 0;
	@%p21 bra 	BB0_28;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd45, %r147, 4;
	add.s64 	%rd12, %rd1, %rd45;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p22, %r51, 0;
	@%p22 bra 	BB0_31;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_31:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p23, %r157, 0;
	@%p23 bra 	BB0_32;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p24, %r57, 0;
	selp.u32	%r160, 1, 0, %p24;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_34:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p25, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p25;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p26, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p26;
	setp.lt.s32	%p27, %r198, 1;
	@%p27 bra 	BB0_36;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_36:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f111, %r179;

BB0_37:
	mul.rn.f32 	%f28, %f111, %f111;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p28, %r75, 0;
	@%p28 bra 	BB0_39;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f112, %f86, %f28, %f85;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f112, %f88, %f28, %f87;

BB0_40:
	@%p28 bra 	BB0_42;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f112, %f28, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f113, %f90, %f28, %f91;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f112, %f28, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f113, %f93, %f28, %f94;

BB0_43:
	fma.rn.f32 	%f114, %f113, %f111, %f111;
	@%p28 bra 	BB0_45;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f114, %f113, %f28, %f95;

BB0_45:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p31, %r180, 0;
	@%p31 bra 	BB0_47;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f114, %f114, %f97, %f96;

BB0_47:
	cvta.to.global.u64 	%rd46, %rd16;
	cvta.to.global.u64 	%rd47, %rd17;
	cvta.to.global.u64 	%rd48, %rd18;
	cvta.to.global.u64 	%rd49, %rd19;
	cvta.to.global.u64 	%rd50, %rd20;
	cvta.to.global.u64 	%rd51, %rd21;
	cvta.to.global.u64 	%rd52, %rd22;
	cvta.to.global.u64 	%rd53, %rd23;
	cvta.to.global.u64 	%rd54, %rd24;
	add.s64 	%rd56, %rd46, %rd37;
	ld.global.f32 	%f98, [%rd56];
	fma.rn.f32 	%f99, %f114, %f20, %f98;
	st.global.f32 	[%rd56], %f99;
	add.s64 	%rd57, %rd47, %rd37;
	ld.global.f32 	%f100, [%rd57];
	fma.rn.f32 	%f101, %f114, %f21, %f100;
	st.global.f32 	[%rd57], %f101;
	add.s64 	%rd58, %rd48, %rd37;
	ld.global.f32 	%f102, [%rd58];
	fma.rn.f32 	%f103, %f114, %f22, %f102;
	st.global.f32 	[%rd58], %f103;
	add.s64 	%rd59, %rd49, %rd37;
	st.global.f32 	[%rd59], %f40;
	add.s64 	%rd60, %rd50, %rd37;
	st.global.f32 	[%rd60], %f41;
	add.s64 	%rd61, %rd51, %rd37;
	st.global.f32 	[%rd61], %f42;
	add.s64 	%rd62, %rd52, %rd37;
	st.global.f32 	[%rd62], %f43;
	add.s64 	%rd63, %rd53, %rd37;
	st.global.f32 	[%rd63], %f44;
	add.s64 	%rd64, %rd54, %rd37;
	st.global.f32 	[%rd64], %f45;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_52 = `
.version 6.4
.target sm_52
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .u64 mdatatemp_param_13,
	.param .u64 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .f32 mdatatemp_param_18,
	.param .f32 mdatatemp_param_19,
	.param .f32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21,
	.param .u32 mdatatemp_param_22,
	.param .u32 mdatatemp_param_23
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<32>;
	.reg .f32 	%f<116>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<69>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.u64 	%rd22, [mdatatemp_param_9];
	ld.param.u64 	%rd23, [mdatatemp_param_10];
	ld.param.u64 	%rd24, [mdatatemp_param_11];
	ld.param.u64 	%rd25, [mdatatemp_param_12];
	ld.param.u64 	%rd26, [mdatatemp_param_13];
	ld.param.u64 	%rd27, [mdatatemp_param_14];
	ld.param.f32 	%f40, [mdatatemp_param_15];
	ld.param.f32 	%f41, [mdatatemp_param_16];
	ld.param.f32 	%f42, [mdatatemp_param_17];
	ld.param.f32 	%f43, [mdatatemp_param_18];
	ld.param.f32 	%f44, [mdatatemp_param_19];
	ld.param.f32 	%f45, [mdatatemp_param_20];
	ld.param.u32 	%r76, [mdatatemp_param_21];
	ld.param.u32 	%r77, [mdatatemp_param_22];
	ld.param.u32 	%r78, [mdatatemp_param_23];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_48;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f110, %f40, %f45;
	abs.f32 	%f2, %f110;
	setp.neu.f32	%p6, %f2, 0f7F800000;
	mov.f32 	%f104, %f110;
	@%p6 bra 	BB0_3;

	mov.f32 	%f46, 0f00000000;
	mul.rn.f32 	%f104, %f110, %f46;

BB0_3:
	mul.f32 	%f47, %f104, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f47;
	cvt.rn.f32.s32	%f48, %r190;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FC90FDA;
	fma.rn.f32 	%f51, %f49, %f50, %f104;
	mov.f32 	%f52, 0f33A22168;
	fma.rn.f32 	%f53, %f49, %f52, %f51;
	mov.f32 	%f54, 0f27C234C5;
	fma.rn.f32 	%f105, %f49, %f54, %f53;
	abs.f32 	%f55, %f104;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f55, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f104;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd65, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd66, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd65];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd66], %r92;
	add.s64 	%rd66, %rd66, 4;
	add.s64 	%rd65, %rd65, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd30, %r101, 4;
	add.s64 	%rd7, %rd1, %rd30;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f105, %r133;

BB0_14:
	mul.rn.f32 	%f8, %f105, %f105;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f56, 0fBAB6061A;
	mov.f32 	%f57, 0f37CCF5CE;
	fma.rn.f32 	%f106, %f57, %f8, %f56;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f58, 0f3C08839E;
	mov.f32 	%f59, 0fB94CA1F9;
	fma.rn.f32 	%f106, %f59, %f8, %f58;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f60, 0f3D2AAAA5;
	fma.rn.f32 	%f61, %f106, %f8, %f60;
	mov.f32 	%f62, 0fBF000000;
	fma.rn.f32 	%f107, %f61, %f8, %f62;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f63, 0fBE2AAAA3;
	fma.rn.f32 	%f64, %f106, %f8, %f63;
	mov.f32 	%f65, 0f00000000;
	fma.rn.f32 	%f107, %f64, %f8, %f65;

BB0_20:
	fma.rn.f32 	%f108, %f107, %f105, %f105;
	@%p15 bra 	BB0_22;

	mov.f32 	%f66, 0f3F800000;
	fma.rn.f32 	%f108, %f107, %f8, %f66;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f67, 0f00000000;
	mov.f32 	%f68, 0fBF800000;
	fma.rn.f32 	%f108, %f108, %f68, %f67;

BB0_24:
	cvta.to.global.u64 	%rd31, %rd25;
	cvta.to.global.u64 	%rd32, %rd26;
	cvta.to.global.u64 	%rd33, %rd27;
	cvta.to.global.u64 	%rd34, %rd13;
	cvta.to.global.u64 	%rd35, %rd14;
	cvta.to.global.u64 	%rd36, %rd15;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd31, %rd37;
	ld.global.nc.f32 	%f20, [%rd38];
	add.s64 	%rd39, %rd34, %rd37;
	ld.global.f32 	%f69, [%rd39];
	fma.rn.f32 	%f70, %f108, %f20, %f69;
	st.global.f32 	[%rd39], %f70;
	add.s64 	%rd40, %rd32, %rd37;
	ld.global.nc.f32 	%f21, [%rd40];
	add.s64 	%rd41, %rd35, %rd37;
	ld.global.f32 	%f71, [%rd41];
	fma.rn.f32 	%f72, %f108, %f21, %f71;
	st.global.f32 	[%rd41], %f72;
	add.s64 	%rd42, %rd33, %rd37;
	ld.global.nc.f32 	%f22, [%rd42];
	add.s64 	%rd43, %rd36, %rd37;
	ld.global.f32 	%f73, [%rd43];
	fma.rn.f32 	%f74, %f108, %f22, %f73;
	st.global.f32 	[%rd43], %f74;
	@%p6 bra 	BB0_26;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f110, %f110, %f75;

BB0_26:
	mul.f32 	%f76, %f110, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f76;
	cvt.rn.f32.s32	%f77, %r200;
	neg.f32 	%f78, %f77;
	fma.rn.f32 	%f80, %f78, %f50, %f110;
	fma.rn.f32 	%f82, %f78, %f52, %f80;
	fma.rn.f32 	%f111, %f78, %f54, %f82;
	abs.f32 	%f84, %f110;
	setp.leu.f32	%p20, %f84, 0f47CE4780;
	@%p20 bra 	BB0_37;

	mov.b32 	 %r41, %f110;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd67, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd68, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd67];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd68], %r138;
	add.s64 	%rd68, %rd68, 4;
	add.s64 	%rd67, %rd67, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p21, %r191, 0;
	@%p21 bra 	BB0_28;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd45, %r147, 4;
	add.s64 	%rd12, %rd1, %rd45;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p22, %r51, 0;
	@%p22 bra 	BB0_31;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_31:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p23, %r157, 0;
	@%p23 bra 	BB0_32;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p24, %r57, 0;
	selp.u32	%r160, 1, 0, %p24;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_34:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p25, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p25;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p26, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p26;
	setp.lt.s32	%p27, %r198, 1;
	@%p27 bra 	BB0_36;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_36:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f111, %r179;

BB0_37:
	mul.rn.f32 	%f28, %f111, %f111;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p28, %r75, 0;
	@%p28 bra 	BB0_39;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f112, %f86, %f28, %f85;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f112, %f88, %f28, %f87;

BB0_40:
	@%p28 bra 	BB0_42;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f112, %f28, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f113, %f90, %f28, %f91;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f112, %f28, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f113, %f93, %f28, %f94;

BB0_43:
	fma.rn.f32 	%f114, %f113, %f111, %f111;
	@%p28 bra 	BB0_45;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f114, %f113, %f28, %f95;

BB0_45:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p31, %r180, 0;
	@%p31 bra 	BB0_47;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f114, %f114, %f97, %f96;

BB0_47:
	cvta.to.global.u64 	%rd46, %rd16;
	cvta.to.global.u64 	%rd47, %rd17;
	cvta.to.global.u64 	%rd48, %rd18;
	cvta.to.global.u64 	%rd49, %rd19;
	cvta.to.global.u64 	%rd50, %rd20;
	cvta.to.global.u64 	%rd51, %rd21;
	cvta.to.global.u64 	%rd52, %rd22;
	cvta.to.global.u64 	%rd53, %rd23;
	cvta.to.global.u64 	%rd54, %rd24;
	add.s64 	%rd56, %rd46, %rd37;
	ld.global.f32 	%f98, [%rd56];
	fma.rn.f32 	%f99, %f114, %f20, %f98;
	st.global.f32 	[%rd56], %f99;
	add.s64 	%rd57, %rd47, %rd37;
	ld.global.f32 	%f100, [%rd57];
	fma.rn.f32 	%f101, %f114, %f21, %f100;
	st.global.f32 	[%rd57], %f101;
	add.s64 	%rd58, %rd48, %rd37;
	ld.global.f32 	%f102, [%rd58];
	fma.rn.f32 	%f103, %f114, %f22, %f102;
	st.global.f32 	[%rd58], %f103;
	add.s64 	%rd59, %rd49, %rd37;
	st.global.f32 	[%rd59], %f40;
	add.s64 	%rd60, %rd50, %rd37;
	st.global.f32 	[%rd60], %f41;
	add.s64 	%rd61, %rd51, %rd37;
	st.global.f32 	[%rd61], %f42;
	add.s64 	%rd62, %rd52, %rd37;
	st.global.f32 	[%rd62], %f43;
	add.s64 	%rd63, %rd53, %rd37;
	st.global.f32 	[%rd63], %f44;
	add.s64 	%rd64, %rd54, %rd37;
	st.global.f32 	[%rd64], %f45;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_53 = `
.version 6.4
.target sm_53
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .u64 mdatatemp_param_13,
	.param .u64 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .f32 mdatatemp_param_18,
	.param .f32 mdatatemp_param_19,
	.param .f32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21,
	.param .u32 mdatatemp_param_22,
	.param .u32 mdatatemp_param_23
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<32>;
	.reg .f32 	%f<116>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<69>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.u64 	%rd22, [mdatatemp_param_9];
	ld.param.u64 	%rd23, [mdatatemp_param_10];
	ld.param.u64 	%rd24, [mdatatemp_param_11];
	ld.param.u64 	%rd25, [mdatatemp_param_12];
	ld.param.u64 	%rd26, [mdatatemp_param_13];
	ld.param.u64 	%rd27, [mdatatemp_param_14];
	ld.param.f32 	%f40, [mdatatemp_param_15];
	ld.param.f32 	%f41, [mdatatemp_param_16];
	ld.param.f32 	%f42, [mdatatemp_param_17];
	ld.param.f32 	%f43, [mdatatemp_param_18];
	ld.param.f32 	%f44, [mdatatemp_param_19];
	ld.param.f32 	%f45, [mdatatemp_param_20];
	ld.param.u32 	%r76, [mdatatemp_param_21];
	ld.param.u32 	%r77, [mdatatemp_param_22];
	ld.param.u32 	%r78, [mdatatemp_param_23];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_48;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f110, %f40, %f45;
	abs.f32 	%f2, %f110;
	setp.neu.f32	%p6, %f2, 0f7F800000;
	mov.f32 	%f104, %f110;
	@%p6 bra 	BB0_3;

	mov.f32 	%f46, 0f00000000;
	mul.rn.f32 	%f104, %f110, %f46;

BB0_3:
	mul.f32 	%f47, %f104, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f47;
	cvt.rn.f32.s32	%f48, %r190;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FC90FDA;
	fma.rn.f32 	%f51, %f49, %f50, %f104;
	mov.f32 	%f52, 0f33A22168;
	fma.rn.f32 	%f53, %f49, %f52, %f51;
	mov.f32 	%f54, 0f27C234C5;
	fma.rn.f32 	%f105, %f49, %f54, %f53;
	abs.f32 	%f55, %f104;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f55, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f104;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd65, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd66, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd65];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd66], %r92;
	add.s64 	%rd66, %rd66, 4;
	add.s64 	%rd65, %rd65, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd30, %r101, 4;
	add.s64 	%rd7, %rd1, %rd30;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f105, %r133;

BB0_14:
	mul.rn.f32 	%f8, %f105, %f105;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f56, 0fBAB6061A;
	mov.f32 	%f57, 0f37CCF5CE;
	fma.rn.f32 	%f106, %f57, %f8, %f56;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f58, 0f3C08839E;
	mov.f32 	%f59, 0fB94CA1F9;
	fma.rn.f32 	%f106, %f59, %f8, %f58;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f60, 0f3D2AAAA5;
	fma.rn.f32 	%f61, %f106, %f8, %f60;
	mov.f32 	%f62, 0fBF000000;
	fma.rn.f32 	%f107, %f61, %f8, %f62;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f63, 0fBE2AAAA3;
	fma.rn.f32 	%f64, %f106, %f8, %f63;
	mov.f32 	%f65, 0f00000000;
	fma.rn.f32 	%f107, %f64, %f8, %f65;

BB0_20:
	fma.rn.f32 	%f108, %f107, %f105, %f105;
	@%p15 bra 	BB0_22;

	mov.f32 	%f66, 0f3F800000;
	fma.rn.f32 	%f108, %f107, %f8, %f66;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f67, 0f00000000;
	mov.f32 	%f68, 0fBF800000;
	fma.rn.f32 	%f108, %f108, %f68, %f67;

BB0_24:
	cvta.to.global.u64 	%rd31, %rd25;
	cvta.to.global.u64 	%rd32, %rd26;
	cvta.to.global.u64 	%rd33, %rd27;
	cvta.to.global.u64 	%rd34, %rd13;
	cvta.to.global.u64 	%rd35, %rd14;
	cvta.to.global.u64 	%rd36, %rd15;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd31, %rd37;
	ld.global.nc.f32 	%f20, [%rd38];
	add.s64 	%rd39, %rd34, %rd37;
	ld.global.f32 	%f69, [%rd39];
	fma.rn.f32 	%f70, %f108, %f20, %f69;
	st.global.f32 	[%rd39], %f70;
	add.s64 	%rd40, %rd32, %rd37;
	ld.global.nc.f32 	%f21, [%rd40];
	add.s64 	%rd41, %rd35, %rd37;
	ld.global.f32 	%f71, [%rd41];
	fma.rn.f32 	%f72, %f108, %f21, %f71;
	st.global.f32 	[%rd41], %f72;
	add.s64 	%rd42, %rd33, %rd37;
	ld.global.nc.f32 	%f22, [%rd42];
	add.s64 	%rd43, %rd36, %rd37;
	ld.global.f32 	%f73, [%rd43];
	fma.rn.f32 	%f74, %f108, %f22, %f73;
	st.global.f32 	[%rd43], %f74;
	@%p6 bra 	BB0_26;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f110, %f110, %f75;

BB0_26:
	mul.f32 	%f76, %f110, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f76;
	cvt.rn.f32.s32	%f77, %r200;
	neg.f32 	%f78, %f77;
	fma.rn.f32 	%f80, %f78, %f50, %f110;
	fma.rn.f32 	%f82, %f78, %f52, %f80;
	fma.rn.f32 	%f111, %f78, %f54, %f82;
	abs.f32 	%f84, %f110;
	setp.leu.f32	%p20, %f84, 0f47CE4780;
	@%p20 bra 	BB0_37;

	mov.b32 	 %r41, %f110;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd67, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd68, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd67];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd68], %r138;
	add.s64 	%rd68, %rd68, 4;
	add.s64 	%rd67, %rd67, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p21, %r191, 0;
	@%p21 bra 	BB0_28;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd45, %r147, 4;
	add.s64 	%rd12, %rd1, %rd45;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p22, %r51, 0;
	@%p22 bra 	BB0_31;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_31:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p23, %r157, 0;
	@%p23 bra 	BB0_32;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p24, %r57, 0;
	selp.u32	%r160, 1, 0, %p24;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_34:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p25, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p25;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p26, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p26;
	setp.lt.s32	%p27, %r198, 1;
	@%p27 bra 	BB0_36;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_36:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f111, %r179;

BB0_37:
	mul.rn.f32 	%f28, %f111, %f111;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p28, %r75, 0;
	@%p28 bra 	BB0_39;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f112, %f86, %f28, %f85;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f112, %f88, %f28, %f87;

BB0_40:
	@%p28 bra 	BB0_42;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f112, %f28, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f113, %f90, %f28, %f91;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f112, %f28, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f113, %f93, %f28, %f94;

BB0_43:
	fma.rn.f32 	%f114, %f113, %f111, %f111;
	@%p28 bra 	BB0_45;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f114, %f113, %f28, %f95;

BB0_45:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p31, %r180, 0;
	@%p31 bra 	BB0_47;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f114, %f114, %f97, %f96;

BB0_47:
	cvta.to.global.u64 	%rd46, %rd16;
	cvta.to.global.u64 	%rd47, %rd17;
	cvta.to.global.u64 	%rd48, %rd18;
	cvta.to.global.u64 	%rd49, %rd19;
	cvta.to.global.u64 	%rd50, %rd20;
	cvta.to.global.u64 	%rd51, %rd21;
	cvta.to.global.u64 	%rd52, %rd22;
	cvta.to.global.u64 	%rd53, %rd23;
	cvta.to.global.u64 	%rd54, %rd24;
	add.s64 	%rd56, %rd46, %rd37;
	ld.global.f32 	%f98, [%rd56];
	fma.rn.f32 	%f99, %f114, %f20, %f98;
	st.global.f32 	[%rd56], %f99;
	add.s64 	%rd57, %rd47, %rd37;
	ld.global.f32 	%f100, [%rd57];
	fma.rn.f32 	%f101, %f114, %f21, %f100;
	st.global.f32 	[%rd57], %f101;
	add.s64 	%rd58, %rd48, %rd37;
	ld.global.f32 	%f102, [%rd58];
	fma.rn.f32 	%f103, %f114, %f22, %f102;
	st.global.f32 	[%rd58], %f103;
	add.s64 	%rd59, %rd49, %rd37;
	st.global.f32 	[%rd59], %f40;
	add.s64 	%rd60, %rd50, %rd37;
	st.global.f32 	[%rd60], %f41;
	add.s64 	%rd61, %rd51, %rd37;
	st.global.f32 	[%rd61], %f42;
	add.s64 	%rd62, %rd52, %rd37;
	st.global.f32 	[%rd62], %f43;
	add.s64 	%rd63, %rd53, %rd37;
	st.global.f32 	[%rd63], %f44;
	add.s64 	%rd64, %rd54, %rd37;
	st.global.f32 	[%rd64], %f45;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_60 = `
.version 6.4
.target sm_60
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .u64 mdatatemp_param_13,
	.param .u64 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .f32 mdatatemp_param_18,
	.param .f32 mdatatemp_param_19,
	.param .f32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21,
	.param .u32 mdatatemp_param_22,
	.param .u32 mdatatemp_param_23
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<32>;
	.reg .f32 	%f<116>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<69>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.u64 	%rd22, [mdatatemp_param_9];
	ld.param.u64 	%rd23, [mdatatemp_param_10];
	ld.param.u64 	%rd24, [mdatatemp_param_11];
	ld.param.u64 	%rd25, [mdatatemp_param_12];
	ld.param.u64 	%rd26, [mdatatemp_param_13];
	ld.param.u64 	%rd27, [mdatatemp_param_14];
	ld.param.f32 	%f40, [mdatatemp_param_15];
	ld.param.f32 	%f41, [mdatatemp_param_16];
	ld.param.f32 	%f42, [mdatatemp_param_17];
	ld.param.f32 	%f43, [mdatatemp_param_18];
	ld.param.f32 	%f44, [mdatatemp_param_19];
	ld.param.f32 	%f45, [mdatatemp_param_20];
	ld.param.u32 	%r76, [mdatatemp_param_21];
	ld.param.u32 	%r77, [mdatatemp_param_22];
	ld.param.u32 	%r78, [mdatatemp_param_23];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_48;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f110, %f40, %f45;
	abs.f32 	%f2, %f110;
	setp.neu.f32	%p6, %f2, 0f7F800000;
	mov.f32 	%f104, %f110;
	@%p6 bra 	BB0_3;

	mov.f32 	%f46, 0f00000000;
	mul.rn.f32 	%f104, %f110, %f46;

BB0_3:
	mul.f32 	%f47, %f104, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f47;
	cvt.rn.f32.s32	%f48, %r190;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FC90FDA;
	fma.rn.f32 	%f51, %f49, %f50, %f104;
	mov.f32 	%f52, 0f33A22168;
	fma.rn.f32 	%f53, %f49, %f52, %f51;
	mov.f32 	%f54, 0f27C234C5;
	fma.rn.f32 	%f105, %f49, %f54, %f53;
	abs.f32 	%f55, %f104;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f55, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f104;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd65, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd66, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd65];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd66], %r92;
	add.s64 	%rd66, %rd66, 4;
	add.s64 	%rd65, %rd65, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd30, %r101, 4;
	add.s64 	%rd7, %rd1, %rd30;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f105, %r133;

BB0_14:
	mul.rn.f32 	%f8, %f105, %f105;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f56, 0fBAB6061A;
	mov.f32 	%f57, 0f37CCF5CE;
	fma.rn.f32 	%f106, %f57, %f8, %f56;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f58, 0f3C08839E;
	mov.f32 	%f59, 0fB94CA1F9;
	fma.rn.f32 	%f106, %f59, %f8, %f58;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f60, 0f3D2AAAA5;
	fma.rn.f32 	%f61, %f106, %f8, %f60;
	mov.f32 	%f62, 0fBF000000;
	fma.rn.f32 	%f107, %f61, %f8, %f62;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f63, 0fBE2AAAA3;
	fma.rn.f32 	%f64, %f106, %f8, %f63;
	mov.f32 	%f65, 0f00000000;
	fma.rn.f32 	%f107, %f64, %f8, %f65;

BB0_20:
	fma.rn.f32 	%f108, %f107, %f105, %f105;
	@%p15 bra 	BB0_22;

	mov.f32 	%f66, 0f3F800000;
	fma.rn.f32 	%f108, %f107, %f8, %f66;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f67, 0f00000000;
	mov.f32 	%f68, 0fBF800000;
	fma.rn.f32 	%f108, %f108, %f68, %f67;

BB0_24:
	cvta.to.global.u64 	%rd31, %rd25;
	cvta.to.global.u64 	%rd32, %rd26;
	cvta.to.global.u64 	%rd33, %rd27;
	cvta.to.global.u64 	%rd34, %rd13;
	cvta.to.global.u64 	%rd35, %rd14;
	cvta.to.global.u64 	%rd36, %rd15;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd31, %rd37;
	ld.global.nc.f32 	%f20, [%rd38];
	add.s64 	%rd39, %rd34, %rd37;
	ld.global.f32 	%f69, [%rd39];
	fma.rn.f32 	%f70, %f108, %f20, %f69;
	st.global.f32 	[%rd39], %f70;
	add.s64 	%rd40, %rd32, %rd37;
	ld.global.nc.f32 	%f21, [%rd40];
	add.s64 	%rd41, %rd35, %rd37;
	ld.global.f32 	%f71, [%rd41];
	fma.rn.f32 	%f72, %f108, %f21, %f71;
	st.global.f32 	[%rd41], %f72;
	add.s64 	%rd42, %rd33, %rd37;
	ld.global.nc.f32 	%f22, [%rd42];
	add.s64 	%rd43, %rd36, %rd37;
	ld.global.f32 	%f73, [%rd43];
	fma.rn.f32 	%f74, %f108, %f22, %f73;
	st.global.f32 	[%rd43], %f74;
	@%p6 bra 	BB0_26;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f110, %f110, %f75;

BB0_26:
	mul.f32 	%f76, %f110, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f76;
	cvt.rn.f32.s32	%f77, %r200;
	neg.f32 	%f78, %f77;
	fma.rn.f32 	%f80, %f78, %f50, %f110;
	fma.rn.f32 	%f82, %f78, %f52, %f80;
	fma.rn.f32 	%f111, %f78, %f54, %f82;
	abs.f32 	%f84, %f110;
	setp.leu.f32	%p20, %f84, 0f47CE4780;
	@%p20 bra 	BB0_37;

	mov.b32 	 %r41, %f110;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd67, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd68, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd67];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd68], %r138;
	add.s64 	%rd68, %rd68, 4;
	add.s64 	%rd67, %rd67, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p21, %r191, 0;
	@%p21 bra 	BB0_28;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd45, %r147, 4;
	add.s64 	%rd12, %rd1, %rd45;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p22, %r51, 0;
	@%p22 bra 	BB0_31;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_31:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p23, %r157, 0;
	@%p23 bra 	BB0_32;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p24, %r57, 0;
	selp.u32	%r160, 1, 0, %p24;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_34:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p25, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p25;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p26, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p26;
	setp.lt.s32	%p27, %r198, 1;
	@%p27 bra 	BB0_36;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_36:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f111, %r179;

BB0_37:
	mul.rn.f32 	%f28, %f111, %f111;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p28, %r75, 0;
	@%p28 bra 	BB0_39;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f112, %f86, %f28, %f85;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f112, %f88, %f28, %f87;

BB0_40:
	@%p28 bra 	BB0_42;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f112, %f28, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f113, %f90, %f28, %f91;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f112, %f28, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f113, %f93, %f28, %f94;

BB0_43:
	fma.rn.f32 	%f114, %f113, %f111, %f111;
	@%p28 bra 	BB0_45;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f114, %f113, %f28, %f95;

BB0_45:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p31, %r180, 0;
	@%p31 bra 	BB0_47;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f114, %f114, %f97, %f96;

BB0_47:
	cvta.to.global.u64 	%rd46, %rd16;
	cvta.to.global.u64 	%rd47, %rd17;
	cvta.to.global.u64 	%rd48, %rd18;
	cvta.to.global.u64 	%rd49, %rd19;
	cvta.to.global.u64 	%rd50, %rd20;
	cvta.to.global.u64 	%rd51, %rd21;
	cvta.to.global.u64 	%rd52, %rd22;
	cvta.to.global.u64 	%rd53, %rd23;
	cvta.to.global.u64 	%rd54, %rd24;
	add.s64 	%rd56, %rd46, %rd37;
	ld.global.f32 	%f98, [%rd56];
	fma.rn.f32 	%f99, %f114, %f20, %f98;
	st.global.f32 	[%rd56], %f99;
	add.s64 	%rd57, %rd47, %rd37;
	ld.global.f32 	%f100, [%rd57];
	fma.rn.f32 	%f101, %f114, %f21, %f100;
	st.global.f32 	[%rd57], %f101;
	add.s64 	%rd58, %rd48, %rd37;
	ld.global.f32 	%f102, [%rd58];
	fma.rn.f32 	%f103, %f114, %f22, %f102;
	st.global.f32 	[%rd58], %f103;
	add.s64 	%rd59, %rd49, %rd37;
	st.global.f32 	[%rd59], %f40;
	add.s64 	%rd60, %rd50, %rd37;
	st.global.f32 	[%rd60], %f41;
	add.s64 	%rd61, %rd51, %rd37;
	st.global.f32 	[%rd61], %f42;
	add.s64 	%rd62, %rd52, %rd37;
	st.global.f32 	[%rd62], %f43;
	add.s64 	%rd63, %rd53, %rd37;
	st.global.f32 	[%rd63], %f44;
	add.s64 	%rd64, %rd54, %rd37;
	st.global.f32 	[%rd64], %f45;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_61 = `
.version 6.4
.target sm_61
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .u64 mdatatemp_param_13,
	.param .u64 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .f32 mdatatemp_param_18,
	.param .f32 mdatatemp_param_19,
	.param .f32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21,
	.param .u32 mdatatemp_param_22,
	.param .u32 mdatatemp_param_23
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<32>;
	.reg .f32 	%f<116>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<69>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.u64 	%rd22, [mdatatemp_param_9];
	ld.param.u64 	%rd23, [mdatatemp_param_10];
	ld.param.u64 	%rd24, [mdatatemp_param_11];
	ld.param.u64 	%rd25, [mdatatemp_param_12];
	ld.param.u64 	%rd26, [mdatatemp_param_13];
	ld.param.u64 	%rd27, [mdatatemp_param_14];
	ld.param.f32 	%f40, [mdatatemp_param_15];
	ld.param.f32 	%f41, [mdatatemp_param_16];
	ld.param.f32 	%f42, [mdatatemp_param_17];
	ld.param.f32 	%f43, [mdatatemp_param_18];
	ld.param.f32 	%f44, [mdatatemp_param_19];
	ld.param.f32 	%f45, [mdatatemp_param_20];
	ld.param.u32 	%r76, [mdatatemp_param_21];
	ld.param.u32 	%r77, [mdatatemp_param_22];
	ld.param.u32 	%r78, [mdatatemp_param_23];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_48;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f110, %f40, %f45;
	abs.f32 	%f2, %f110;
	setp.neu.f32	%p6, %f2, 0f7F800000;
	mov.f32 	%f104, %f110;
	@%p6 bra 	BB0_3;

	mov.f32 	%f46, 0f00000000;
	mul.rn.f32 	%f104, %f110, %f46;

BB0_3:
	mul.f32 	%f47, %f104, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f47;
	cvt.rn.f32.s32	%f48, %r190;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FC90FDA;
	fma.rn.f32 	%f51, %f49, %f50, %f104;
	mov.f32 	%f52, 0f33A22168;
	fma.rn.f32 	%f53, %f49, %f52, %f51;
	mov.f32 	%f54, 0f27C234C5;
	fma.rn.f32 	%f105, %f49, %f54, %f53;
	abs.f32 	%f55, %f104;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f55, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f104;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd65, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd66, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd65];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd66], %r92;
	add.s64 	%rd66, %rd66, 4;
	add.s64 	%rd65, %rd65, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd30, %r101, 4;
	add.s64 	%rd7, %rd1, %rd30;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f105, %r133;

BB0_14:
	mul.rn.f32 	%f8, %f105, %f105;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f56, 0fBAB6061A;
	mov.f32 	%f57, 0f37CCF5CE;
	fma.rn.f32 	%f106, %f57, %f8, %f56;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f58, 0f3C08839E;
	mov.f32 	%f59, 0fB94CA1F9;
	fma.rn.f32 	%f106, %f59, %f8, %f58;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f60, 0f3D2AAAA5;
	fma.rn.f32 	%f61, %f106, %f8, %f60;
	mov.f32 	%f62, 0fBF000000;
	fma.rn.f32 	%f107, %f61, %f8, %f62;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f63, 0fBE2AAAA3;
	fma.rn.f32 	%f64, %f106, %f8, %f63;
	mov.f32 	%f65, 0f00000000;
	fma.rn.f32 	%f107, %f64, %f8, %f65;

BB0_20:
	fma.rn.f32 	%f108, %f107, %f105, %f105;
	@%p15 bra 	BB0_22;

	mov.f32 	%f66, 0f3F800000;
	fma.rn.f32 	%f108, %f107, %f8, %f66;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f67, 0f00000000;
	mov.f32 	%f68, 0fBF800000;
	fma.rn.f32 	%f108, %f108, %f68, %f67;

BB0_24:
	cvta.to.global.u64 	%rd31, %rd25;
	cvta.to.global.u64 	%rd32, %rd26;
	cvta.to.global.u64 	%rd33, %rd27;
	cvta.to.global.u64 	%rd34, %rd13;
	cvta.to.global.u64 	%rd35, %rd14;
	cvta.to.global.u64 	%rd36, %rd15;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd31, %rd37;
	ld.global.nc.f32 	%f20, [%rd38];
	add.s64 	%rd39, %rd34, %rd37;
	ld.global.f32 	%f69, [%rd39];
	fma.rn.f32 	%f70, %f108, %f20, %f69;
	st.global.f32 	[%rd39], %f70;
	add.s64 	%rd40, %rd32, %rd37;
	ld.global.nc.f32 	%f21, [%rd40];
	add.s64 	%rd41, %rd35, %rd37;
	ld.global.f32 	%f71, [%rd41];
	fma.rn.f32 	%f72, %f108, %f21, %f71;
	st.global.f32 	[%rd41], %f72;
	add.s64 	%rd42, %rd33, %rd37;
	ld.global.nc.f32 	%f22, [%rd42];
	add.s64 	%rd43, %rd36, %rd37;
	ld.global.f32 	%f73, [%rd43];
	fma.rn.f32 	%f74, %f108, %f22, %f73;
	st.global.f32 	[%rd43], %f74;
	@%p6 bra 	BB0_26;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f110, %f110, %f75;

BB0_26:
	mul.f32 	%f76, %f110, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f76;
	cvt.rn.f32.s32	%f77, %r200;
	neg.f32 	%f78, %f77;
	fma.rn.f32 	%f80, %f78, %f50, %f110;
	fma.rn.f32 	%f82, %f78, %f52, %f80;
	fma.rn.f32 	%f111, %f78, %f54, %f82;
	abs.f32 	%f84, %f110;
	setp.leu.f32	%p20, %f84, 0f47CE4780;
	@%p20 bra 	BB0_37;

	mov.b32 	 %r41, %f110;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd67, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd68, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd67];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd68], %r138;
	add.s64 	%rd68, %rd68, 4;
	add.s64 	%rd67, %rd67, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p21, %r191, 0;
	@%p21 bra 	BB0_28;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd45, %r147, 4;
	add.s64 	%rd12, %rd1, %rd45;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p22, %r51, 0;
	@%p22 bra 	BB0_31;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_31:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p23, %r157, 0;
	@%p23 bra 	BB0_32;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p24, %r57, 0;
	selp.u32	%r160, 1, 0, %p24;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_34:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p25, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p25;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p26, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p26;
	setp.lt.s32	%p27, %r198, 1;
	@%p27 bra 	BB0_36;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_36:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f111, %r179;

BB0_37:
	mul.rn.f32 	%f28, %f111, %f111;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p28, %r75, 0;
	@%p28 bra 	BB0_39;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f112, %f86, %f28, %f85;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f112, %f88, %f28, %f87;

BB0_40:
	@%p28 bra 	BB0_42;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f112, %f28, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f113, %f90, %f28, %f91;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f112, %f28, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f113, %f93, %f28, %f94;

BB0_43:
	fma.rn.f32 	%f114, %f113, %f111, %f111;
	@%p28 bra 	BB0_45;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f114, %f113, %f28, %f95;

BB0_45:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p31, %r180, 0;
	@%p31 bra 	BB0_47;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f114, %f114, %f97, %f96;

BB0_47:
	cvta.to.global.u64 	%rd46, %rd16;
	cvta.to.global.u64 	%rd47, %rd17;
	cvta.to.global.u64 	%rd48, %rd18;
	cvta.to.global.u64 	%rd49, %rd19;
	cvta.to.global.u64 	%rd50, %rd20;
	cvta.to.global.u64 	%rd51, %rd21;
	cvta.to.global.u64 	%rd52, %rd22;
	cvta.to.global.u64 	%rd53, %rd23;
	cvta.to.global.u64 	%rd54, %rd24;
	add.s64 	%rd56, %rd46, %rd37;
	ld.global.f32 	%f98, [%rd56];
	fma.rn.f32 	%f99, %f114, %f20, %f98;
	st.global.f32 	[%rd56], %f99;
	add.s64 	%rd57, %rd47, %rd37;
	ld.global.f32 	%f100, [%rd57];
	fma.rn.f32 	%f101, %f114, %f21, %f100;
	st.global.f32 	[%rd57], %f101;
	add.s64 	%rd58, %rd48, %rd37;
	ld.global.f32 	%f102, [%rd58];
	fma.rn.f32 	%f103, %f114, %f22, %f102;
	st.global.f32 	[%rd58], %f103;
	add.s64 	%rd59, %rd49, %rd37;
	st.global.f32 	[%rd59], %f40;
	add.s64 	%rd60, %rd50, %rd37;
	st.global.f32 	[%rd60], %f41;
	add.s64 	%rd61, %rd51, %rd37;
	st.global.f32 	[%rd61], %f42;
	add.s64 	%rd62, %rd52, %rd37;
	st.global.f32 	[%rd62], %f43;
	add.s64 	%rd63, %rd53, %rd37;
	st.global.f32 	[%rd63], %f44;
	add.s64 	%rd64, %rd54, %rd37;
	st.global.f32 	[%rd64], %f45;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_70 = `
.version 6.4
.target sm_70
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .u64 mdatatemp_param_13,
	.param .u64 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .f32 mdatatemp_param_18,
	.param .f32 mdatatemp_param_19,
	.param .f32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21,
	.param .u32 mdatatemp_param_22,
	.param .u32 mdatatemp_param_23
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<32>;
	.reg .f32 	%f<116>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<69>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.u64 	%rd22, [mdatatemp_param_9];
	ld.param.u64 	%rd23, [mdatatemp_param_10];
	ld.param.u64 	%rd24, [mdatatemp_param_11];
	ld.param.u64 	%rd25, [mdatatemp_param_12];
	ld.param.u64 	%rd26, [mdatatemp_param_13];
	ld.param.u64 	%rd27, [mdatatemp_param_14];
	ld.param.f32 	%f40, [mdatatemp_param_15];
	ld.param.f32 	%f41, [mdatatemp_param_16];
	ld.param.f32 	%f42, [mdatatemp_param_17];
	ld.param.f32 	%f43, [mdatatemp_param_18];
	ld.param.f32 	%f44, [mdatatemp_param_19];
	ld.param.f32 	%f45, [mdatatemp_param_20];
	ld.param.u32 	%r76, [mdatatemp_param_21];
	ld.param.u32 	%r77, [mdatatemp_param_22];
	ld.param.u32 	%r78, [mdatatemp_param_23];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_48;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f110, %f40, %f45;
	abs.f32 	%f2, %f110;
	setp.neu.f32	%p6, %f2, 0f7F800000;
	mov.f32 	%f104, %f110;
	@%p6 bra 	BB0_3;

	mov.f32 	%f46, 0f00000000;
	mul.rn.f32 	%f104, %f110, %f46;

BB0_3:
	mul.f32 	%f47, %f104, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f47;
	cvt.rn.f32.s32	%f48, %r190;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FC90FDA;
	fma.rn.f32 	%f51, %f49, %f50, %f104;
	mov.f32 	%f52, 0f33A22168;
	fma.rn.f32 	%f53, %f49, %f52, %f51;
	mov.f32 	%f54, 0f27C234C5;
	fma.rn.f32 	%f105, %f49, %f54, %f53;
	abs.f32 	%f55, %f104;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f55, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f104;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd65, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd66, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd65];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd66], %r92;
	add.s64 	%rd66, %rd66, 4;
	add.s64 	%rd65, %rd65, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd30, %r101, 4;
	add.s64 	%rd7, %rd1, %rd30;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f105, %r133;

BB0_14:
	mul.rn.f32 	%f8, %f105, %f105;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f56, 0fBAB6061A;
	mov.f32 	%f57, 0f37CCF5CE;
	fma.rn.f32 	%f106, %f57, %f8, %f56;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f58, 0f3C08839E;
	mov.f32 	%f59, 0fB94CA1F9;
	fma.rn.f32 	%f106, %f59, %f8, %f58;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f60, 0f3D2AAAA5;
	fma.rn.f32 	%f61, %f106, %f8, %f60;
	mov.f32 	%f62, 0fBF000000;
	fma.rn.f32 	%f107, %f61, %f8, %f62;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f63, 0fBE2AAAA3;
	fma.rn.f32 	%f64, %f106, %f8, %f63;
	mov.f32 	%f65, 0f00000000;
	fma.rn.f32 	%f107, %f64, %f8, %f65;

BB0_20:
	fma.rn.f32 	%f108, %f107, %f105, %f105;
	@%p15 bra 	BB0_22;

	mov.f32 	%f66, 0f3F800000;
	fma.rn.f32 	%f108, %f107, %f8, %f66;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f67, 0f00000000;
	mov.f32 	%f68, 0fBF800000;
	fma.rn.f32 	%f108, %f108, %f68, %f67;

BB0_24:
	cvta.to.global.u64 	%rd31, %rd25;
	cvta.to.global.u64 	%rd32, %rd26;
	cvta.to.global.u64 	%rd33, %rd27;
	cvta.to.global.u64 	%rd34, %rd13;
	cvta.to.global.u64 	%rd35, %rd14;
	cvta.to.global.u64 	%rd36, %rd15;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd31, %rd37;
	ld.global.nc.f32 	%f20, [%rd38];
	add.s64 	%rd39, %rd34, %rd37;
	ld.global.f32 	%f69, [%rd39];
	fma.rn.f32 	%f70, %f108, %f20, %f69;
	st.global.f32 	[%rd39], %f70;
	add.s64 	%rd40, %rd32, %rd37;
	ld.global.nc.f32 	%f21, [%rd40];
	add.s64 	%rd41, %rd35, %rd37;
	ld.global.f32 	%f71, [%rd41];
	fma.rn.f32 	%f72, %f108, %f21, %f71;
	st.global.f32 	[%rd41], %f72;
	add.s64 	%rd42, %rd33, %rd37;
	ld.global.nc.f32 	%f22, [%rd42];
	add.s64 	%rd43, %rd36, %rd37;
	ld.global.f32 	%f73, [%rd43];
	fma.rn.f32 	%f74, %f108, %f22, %f73;
	st.global.f32 	[%rd43], %f74;
	@%p6 bra 	BB0_26;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f110, %f110, %f75;

BB0_26:
	mul.f32 	%f76, %f110, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f76;
	cvt.rn.f32.s32	%f77, %r200;
	neg.f32 	%f78, %f77;
	fma.rn.f32 	%f80, %f78, %f50, %f110;
	fma.rn.f32 	%f82, %f78, %f52, %f80;
	fma.rn.f32 	%f111, %f78, %f54, %f82;
	abs.f32 	%f84, %f110;
	setp.leu.f32	%p20, %f84, 0f47CE4780;
	@%p20 bra 	BB0_37;

	mov.b32 	 %r41, %f110;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd67, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd68, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd67];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd68], %r138;
	add.s64 	%rd68, %rd68, 4;
	add.s64 	%rd67, %rd67, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p21, %r191, 0;
	@%p21 bra 	BB0_28;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd45, %r147, 4;
	add.s64 	%rd12, %rd1, %rd45;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p22, %r51, 0;
	@%p22 bra 	BB0_31;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_31:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p23, %r157, 0;
	@%p23 bra 	BB0_32;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p24, %r57, 0;
	selp.u32	%r160, 1, 0, %p24;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_34:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p25, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p25;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p26, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p26;
	setp.lt.s32	%p27, %r198, 1;
	@%p27 bra 	BB0_36;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_36:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f111, %r179;

BB0_37:
	mul.rn.f32 	%f28, %f111, %f111;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p28, %r75, 0;
	@%p28 bra 	BB0_39;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f112, %f86, %f28, %f85;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f112, %f88, %f28, %f87;

BB0_40:
	@%p28 bra 	BB0_42;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f112, %f28, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f113, %f90, %f28, %f91;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f112, %f28, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f113, %f93, %f28, %f94;

BB0_43:
	fma.rn.f32 	%f114, %f113, %f111, %f111;
	@%p28 bra 	BB0_45;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f114, %f113, %f28, %f95;

BB0_45:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p31, %r180, 0;
	@%p31 bra 	BB0_47;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f114, %f114, %f97, %f96;

BB0_47:
	cvta.to.global.u64 	%rd46, %rd16;
	cvta.to.global.u64 	%rd47, %rd17;
	cvta.to.global.u64 	%rd48, %rd18;
	cvta.to.global.u64 	%rd49, %rd19;
	cvta.to.global.u64 	%rd50, %rd20;
	cvta.to.global.u64 	%rd51, %rd21;
	cvta.to.global.u64 	%rd52, %rd22;
	cvta.to.global.u64 	%rd53, %rd23;
	cvta.to.global.u64 	%rd54, %rd24;
	add.s64 	%rd56, %rd46, %rd37;
	ld.global.f32 	%f98, [%rd56];
	fma.rn.f32 	%f99, %f114, %f20, %f98;
	st.global.f32 	[%rd56], %f99;
	add.s64 	%rd57, %rd47, %rd37;
	ld.global.f32 	%f100, [%rd57];
	fma.rn.f32 	%f101, %f114, %f21, %f100;
	st.global.f32 	[%rd57], %f101;
	add.s64 	%rd58, %rd48, %rd37;
	ld.global.f32 	%f102, [%rd58];
	fma.rn.f32 	%f103, %f114, %f22, %f102;
	st.global.f32 	[%rd58], %f103;
	add.s64 	%rd59, %rd49, %rd37;
	st.global.f32 	[%rd59], %f40;
	add.s64 	%rd60, %rd50, %rd37;
	st.global.f32 	[%rd60], %f41;
	add.s64 	%rd61, %rd51, %rd37;
	st.global.f32 	[%rd61], %f42;
	add.s64 	%rd62, %rd52, %rd37;
	st.global.f32 	[%rd62], %f43;
	add.s64 	%rd63, %rd53, %rd37;
	st.global.f32 	[%rd63], %f44;
	add.s64 	%rd64, %rd54, %rd37;
	st.global.f32 	[%rd64], %f45;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_75 = `
.version 6.4
.target sm_75
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .u64 mdatatemp_param_13,
	.param .u64 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .f32 mdatatemp_param_18,
	.param .f32 mdatatemp_param_19,
	.param .f32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21,
	.param .u32 mdatatemp_param_22,
	.param .u32 mdatatemp_param_23
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<32>;
	.reg .f32 	%f<116>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<69>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.u64 	%rd22, [mdatatemp_param_9];
	ld.param.u64 	%rd23, [mdatatemp_param_10];
	ld.param.u64 	%rd24, [mdatatemp_param_11];
	ld.param.u64 	%rd25, [mdatatemp_param_12];
	ld.param.u64 	%rd26, [mdatatemp_param_13];
	ld.param.u64 	%rd27, [mdatatemp_param_14];
	ld.param.f32 	%f40, [mdatatemp_param_15];
	ld.param.f32 	%f41, [mdatatemp_param_16];
	ld.param.f32 	%f42, [mdatatemp_param_17];
	ld.param.f32 	%f43, [mdatatemp_param_18];
	ld.param.f32 	%f44, [mdatatemp_param_19];
	ld.param.f32 	%f45, [mdatatemp_param_20];
	ld.param.u32 	%r76, [mdatatemp_param_21];
	ld.param.u32 	%r77, [mdatatemp_param_22];
	ld.param.u32 	%r78, [mdatatemp_param_23];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_48;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f110, %f40, %f45;
	abs.f32 	%f2, %f110;
	setp.neu.f32	%p6, %f2, 0f7F800000;
	mov.f32 	%f104, %f110;
	@%p6 bra 	BB0_3;

	mov.f32 	%f46, 0f00000000;
	mul.rn.f32 	%f104, %f110, %f46;

BB0_3:
	mul.f32 	%f47, %f104, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f47;
	cvt.rn.f32.s32	%f48, %r190;
	neg.f32 	%f49, %f48;
	mov.f32 	%f50, 0f3FC90FDA;
	fma.rn.f32 	%f51, %f49, %f50, %f104;
	mov.f32 	%f52, 0f33A22168;
	fma.rn.f32 	%f53, %f49, %f52, %f51;
	mov.f32 	%f54, 0f27C234C5;
	fma.rn.f32 	%f105, %f49, %f54, %f53;
	abs.f32 	%f55, %f104;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f55, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f104;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd65, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd66, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd65];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd66], %r92;
	add.s64 	%rd66, %rd66, 4;
	add.s64 	%rd65, %rd65, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd30, %r101, 4;
	add.s64 	%rd7, %rd1, %rd30;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f105, %r133;

BB0_14:
	mul.rn.f32 	%f8, %f105, %f105;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f56, 0fBAB6061A;
	mov.f32 	%f57, 0f37CCF5CE;
	fma.rn.f32 	%f106, %f57, %f8, %f56;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f58, 0f3C08839E;
	mov.f32 	%f59, 0fB94CA1F9;
	fma.rn.f32 	%f106, %f59, %f8, %f58;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f60, 0f3D2AAAA5;
	fma.rn.f32 	%f61, %f106, %f8, %f60;
	mov.f32 	%f62, 0fBF000000;
	fma.rn.f32 	%f107, %f61, %f8, %f62;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f63, 0fBE2AAAA3;
	fma.rn.f32 	%f64, %f106, %f8, %f63;
	mov.f32 	%f65, 0f00000000;
	fma.rn.f32 	%f107, %f64, %f8, %f65;

BB0_20:
	fma.rn.f32 	%f108, %f107, %f105, %f105;
	@%p15 bra 	BB0_22;

	mov.f32 	%f66, 0f3F800000;
	fma.rn.f32 	%f108, %f107, %f8, %f66;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f67, 0f00000000;
	mov.f32 	%f68, 0fBF800000;
	fma.rn.f32 	%f108, %f108, %f68, %f67;

BB0_24:
	cvta.to.global.u64 	%rd31, %rd25;
	cvta.to.global.u64 	%rd32, %rd26;
	cvta.to.global.u64 	%rd33, %rd27;
	cvta.to.global.u64 	%rd34, %rd13;
	cvta.to.global.u64 	%rd35, %rd14;
	cvta.to.global.u64 	%rd36, %rd15;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd31, %rd37;
	ld.global.nc.f32 	%f20, [%rd38];
	add.s64 	%rd39, %rd34, %rd37;
	ld.global.f32 	%f69, [%rd39];
	fma.rn.f32 	%f70, %f108, %f20, %f69;
	st.global.f32 	[%rd39], %f70;
	add.s64 	%rd40, %rd32, %rd37;
	ld.global.nc.f32 	%f21, [%rd40];
	add.s64 	%rd41, %rd35, %rd37;
	ld.global.f32 	%f71, [%rd41];
	fma.rn.f32 	%f72, %f108, %f21, %f71;
	st.global.f32 	[%rd41], %f72;
	add.s64 	%rd42, %rd33, %rd37;
	ld.global.nc.f32 	%f22, [%rd42];
	add.s64 	%rd43, %rd36, %rd37;
	ld.global.f32 	%f73, [%rd43];
	fma.rn.f32 	%f74, %f108, %f22, %f73;
	st.global.f32 	[%rd43], %f74;
	@%p6 bra 	BB0_26;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f110, %f110, %f75;

BB0_26:
	mul.f32 	%f76, %f110, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f76;
	cvt.rn.f32.s32	%f77, %r200;
	neg.f32 	%f78, %f77;
	fma.rn.f32 	%f80, %f78, %f50, %f110;
	fma.rn.f32 	%f82, %f78, %f52, %f80;
	fma.rn.f32 	%f111, %f78, %f54, %f82;
	abs.f32 	%f84, %f110;
	setp.leu.f32	%p20, %f84, 0f47CE4780;
	@%p20 bra 	BB0_37;

	mov.b32 	 %r41, %f110;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd67, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd68, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd67];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd68], %r138;
	add.s64 	%rd68, %rd68, 4;
	add.s64 	%rd67, %rd67, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p21, %r191, 0;
	@%p21 bra 	BB0_28;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd45, %r147, 4;
	add.s64 	%rd12, %rd1, %rd45;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p22, %r51, 0;
	@%p22 bra 	BB0_31;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_31:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p23, %r157, 0;
	@%p23 bra 	BB0_32;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p24, %r57, 0;
	selp.u32	%r160, 1, 0, %p24;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_34:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p25, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p25;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p26, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p26;
	setp.lt.s32	%p27, %r198, 1;
	@%p27 bra 	BB0_36;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_36:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f111, %r179;

BB0_37:
	mul.rn.f32 	%f28, %f111, %f111;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p28, %r75, 0;
	@%p28 bra 	BB0_39;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f112, %f86, %f28, %f85;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f112, %f88, %f28, %f87;

BB0_40:
	@%p28 bra 	BB0_42;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f112, %f28, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f113, %f90, %f28, %f91;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f112, %f28, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f113, %f93, %f28, %f94;

BB0_43:
	fma.rn.f32 	%f114, %f113, %f111, %f111;
	@%p28 bra 	BB0_45;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f114, %f113, %f28, %f95;

BB0_45:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p31, %r180, 0;
	@%p31 bra 	BB0_47;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f114, %f114, %f97, %f96;

BB0_47:
	cvta.to.global.u64 	%rd46, %rd16;
	cvta.to.global.u64 	%rd47, %rd17;
	cvta.to.global.u64 	%rd48, %rd18;
	cvta.to.global.u64 	%rd49, %rd19;
	cvta.to.global.u64 	%rd50, %rd20;
	cvta.to.global.u64 	%rd51, %rd21;
	cvta.to.global.u64 	%rd52, %rd22;
	cvta.to.global.u64 	%rd53, %rd23;
	cvta.to.global.u64 	%rd54, %rd24;
	add.s64 	%rd56, %rd46, %rd37;
	ld.global.f32 	%f98, [%rd56];
	fma.rn.f32 	%f99, %f114, %f20, %f98;
	st.global.f32 	[%rd56], %f99;
	add.s64 	%rd57, %rd47, %rd37;
	ld.global.f32 	%f100, [%rd57];
	fma.rn.f32 	%f101, %f114, %f21, %f100;
	st.global.f32 	[%rd57], %f101;
	add.s64 	%rd58, %rd48, %rd37;
	ld.global.f32 	%f102, [%rd58];
	fma.rn.f32 	%f103, %f114, %f22, %f102;
	st.global.f32 	[%rd58], %f103;
	add.s64 	%rd59, %rd49, %rd37;
	st.global.f32 	[%rd59], %f40;
	add.s64 	%rd60, %rd50, %rd37;
	st.global.f32 	[%rd60], %f41;
	add.s64 	%rd61, %rd51, %rd37;
	st.global.f32 	[%rd61], %f42;
	add.s64 	%rd62, %rd52, %rd37;
	st.global.f32 	[%rd62], %f43;
	add.s64 	%rd63, %rd53, %rd37;
	st.global.f32 	[%rd63], %f44;
	add.s64 	%rd64, %rd54, %rd37;
	st.global.f32 	[%rd64], %f45;

BB0_48:
	ret;
}


`
 )
