{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 17:28:54 2017 " "Info: Processing started: Tue Aug 29 17:28:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga_game -c vga_game --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga_game -c vga_game --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register smileyfacemove:inst3\|ObjectStartX_t\[2\] register smileyface_object:inst7\|mVGA_RGB\[1\] 25.214 ns " "Info: Slack time is 25.214 ns for clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"smileyfacemove:inst3\|ObjectStartX_t\[2\]\" and destination register \"smileyface_object:inst7\|mVGA_RGB\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "84.58 MHz 11.823 ns " "Info: Fmax is 84.58 MHz (period= 11.823 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.832 ns + Largest register register " "Info: + Largest register to register requirement is 36.832 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 38.009 ns " "Info: + Latch edge is 38.009 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns + Largest " "Info: + Largest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.617 ns + Shortest register " "Info: + Shortest clock path from clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 118 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 118; COMB Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.617 ns smileyface_object:inst7\|mVGA_RGB\[1\] 3 REG LCFF_X46_Y24_N17 1 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.617 ns; Loc. = LCFF_X46_Y24_N17; Fanout = 1; REG Node = 'smileyface_object:inst7\|mVGA_RGB\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyface_object:inst7|mVGA_RGB[1] } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.52 % ) " "Info: Total cell delay = 0.537 ns ( 20.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.080 ns ( 79.48 % ) " "Info: Total interconnect delay = 2.080 ns ( 79.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyface_object:inst7|mVGA_RGB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyface_object:inst7|mVGA_RGB[1] {} } { 0.000ns 1.075ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.608 ns - Longest register " "Info: - Longest clock path from clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 118 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 118; COMB Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.608 ns smileyfacemove:inst3\|ObjectStartX_t\[2\] 3 REG LCFF_X40_Y25_N31 6 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X40_Y25_N31; Fanout = 6; REG Node = 'smileyfacemove:inst3\|ObjectStartX_t\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartX_t[2] } "NODE_NAME" } } { "smileyfacemove.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.59 % ) " "Info: Total cell delay = 0.537 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.071 ns ( 79.41 % ) " "Info: Total interconnect delay = 2.071 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartX_t[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartX_t[2] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyface_object:inst7|mVGA_RGB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyface_object:inst7|mVGA_RGB[1] {} } { 0.000ns 1.075ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartX_t[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartX_t[2] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "smileyfacemove.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 125 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyface_object:inst7|mVGA_RGB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyface_object:inst7|mVGA_RGB[1] {} } { 0.000ns 1.075ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartX_t[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartX_t[2] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.618 ns - Longest register register " "Info: - Longest register to register delay is 11.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns smileyfacemove:inst3\|ObjectStartX_t\[2\] 1 REG LCFF_X40_Y25_N31 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y25_N31; Fanout = 6; REG Node = 'smileyfacemove:inst3\|ObjectStartX_t\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { smileyfacemove:inst3|ObjectStartX_t[2] } "NODE_NAME" } } { "smileyfacemove.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.414 ns) 0.886 ns smileyface_object:inst7\|Add0~1 2 COMB LCCOMB_X40_Y25_N4 2 " "Info: 2: + IC(0.472 ns) + CELL(0.414 ns) = 0.886 ns; Loc. = LCCOMB_X40_Y25_N4; Fanout = 2; COMB Node = 'smileyface_object:inst7\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { smileyfacemove:inst3|ObjectStartX_t[2] smileyface_object:inst7|Add0~1 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.296 ns smileyface_object:inst7\|Add0~2 3 COMB LCCOMB_X40_Y25_N6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.296 ns; Loc. = LCCOMB_X40_Y25_N6; Fanout = 1; COMB Node = 'smileyface_object:inst7\|Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { smileyface_object:inst7|Add0~1 smileyface_object:inst7|Add0~2 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.414 ns) 2.404 ns smileyface_object:inst7\|LessThan1~7 4 COMB LCCOMB_X41_Y25_N6 1 " "Info: 4: + IC(0.694 ns) + CELL(0.414 ns) = 2.404 ns; Loc. = LCCOMB_X41_Y25_N6; Fanout = 1; COMB Node = 'smileyface_object:inst7\|LessThan1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { smileyface_object:inst7|Add0~2 smileyface_object:inst7|LessThan1~7 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.475 ns smileyface_object:inst7\|LessThan1~9 5 COMB LCCOMB_X41_Y25_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.475 ns; Loc. = LCCOMB_X41_Y25_N8; Fanout = 1; COMB Node = 'smileyface_object:inst7\|LessThan1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { smileyface_object:inst7|LessThan1~7 smileyface_object:inst7|LessThan1~9 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.546 ns smileyface_object:inst7\|LessThan1~11 6 COMB LCCOMB_X41_Y25_N10 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.546 ns; Loc. = LCCOMB_X41_Y25_N10; Fanout = 1; COMB Node = 'smileyface_object:inst7\|LessThan1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { smileyface_object:inst7|LessThan1~9 smileyface_object:inst7|LessThan1~11 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.617 ns smileyface_object:inst7\|LessThan1~13 7 COMB LCCOMB_X41_Y25_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.617 ns; Loc. = LCCOMB_X41_Y25_N12; Fanout = 1; COMB Node = 'smileyface_object:inst7\|LessThan1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { smileyface_object:inst7|LessThan1~11 smileyface_object:inst7|LessThan1~13 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.776 ns smileyface_object:inst7\|LessThan1~15 8 COMB LCCOMB_X41_Y25_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 2.776 ns; Loc. = LCCOMB_X41_Y25_N14; Fanout = 1; COMB Node = 'smileyface_object:inst7\|LessThan1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { smileyface_object:inst7|LessThan1~13 smileyface_object:inst7|LessThan1~15 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.847 ns smileyface_object:inst7\|LessThan1~17 9 COMB LCCOMB_X41_Y25_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.847 ns; Loc. = LCCOMB_X41_Y25_N16; Fanout = 1; COMB Node = 'smileyface_object:inst7\|LessThan1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { smileyface_object:inst7|LessThan1~15 smileyface_object:inst7|LessThan1~17 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.257 ns smileyface_object:inst7\|LessThan1~18 10 COMB LCCOMB_X41_Y25_N18 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.257 ns; Loc. = LCCOMB_X41_Y25_N18; Fanout = 1; COMB Node = 'smileyface_object:inst7\|LessThan1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { smileyface_object:inst7|LessThan1~17 smileyface_object:inst7|LessThan1~18 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.150 ns) 4.143 ns smileyface_object:inst7\|bCoord_Y~12 11 COMB LCCOMB_X42_Y24_N28 53 " "Info: 11: + IC(0.736 ns) + CELL(0.150 ns) = 4.143 ns; Loc. = LCCOMB_X42_Y24_N28; Fanout = 53; COMB Node = 'smileyface_object:inst7\|bCoord_Y~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { smileyface_object:inst7|LessThan1~18 smileyface_object:inst7|bCoord_Y~12 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.415 ns) 5.896 ns smileyface_object:inst7\|bCoord_X\[0\]~10 12 COMB LCCOMB_X45_Y26_N12 32 " "Info: 12: + IC(1.338 ns) + CELL(0.415 ns) = 5.896 ns; Loc. = LCCOMB_X45_Y26_N12; Fanout = 32; COMB Node = 'smileyface_object:inst7\|bCoord_X\[0\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { smileyface_object:inst7|bCoord_Y~12 smileyface_object:inst7|bCoord_X[0]~10 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.438 ns) 7.327 ns smileyface_object:inst7\|Mux46~25 13 COMB LCCOMB_X46_Y25_N6 1 " "Info: 13: + IC(0.993 ns) + CELL(0.438 ns) = 7.327 ns; Loc. = LCCOMB_X46_Y25_N6; Fanout = 1; COMB Node = 'smileyface_object:inst7\|Mux46~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { smileyface_object:inst7|bCoord_X[0]~10 smileyface_object:inst7|Mux46~25 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.245 ns) 8.314 ns smileyface_object:inst7\|Mux46~28 14 COMB LCCOMB_X45_Y27_N28 4 " "Info: 14: + IC(0.742 ns) + CELL(0.245 ns) = 8.314 ns; Loc. = LCCOMB_X45_Y27_N28; Fanout = 4; COMB Node = 'smileyface_object:inst7\|Mux46~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { smileyface_object:inst7|Mux46~25 smileyface_object:inst7|Mux46~28 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.149 ns) 10.177 ns smileyface_object:inst7\|Mux46~38 15 COMB LCCOMB_X46_Y24_N14 1 " "Info: 15: + IC(1.714 ns) + CELL(0.149 ns) = 10.177 ns; Loc. = LCCOMB_X46_Y24_N14; Fanout = 1; COMB Node = 'smileyface_object:inst7\|Mux46~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { smileyface_object:inst7|Mux46~28 smileyface_object:inst7|Mux46~38 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.419 ns) 10.850 ns smileyface_object:inst7\|Mux46~39 16 COMB LCCOMB_X46_Y24_N0 1 " "Info: 16: + IC(0.254 ns) + CELL(0.419 ns) = 10.850 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 1; COMB Node = 'smileyface_object:inst7\|Mux46~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { smileyface_object:inst7|Mux46~38 smileyface_object:inst7|Mux46~39 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.419 ns) 11.534 ns smileyface_object:inst7\|Mux46~42 17 COMB LCCOMB_X46_Y24_N16 1 " "Info: 17: + IC(0.265 ns) + CELL(0.419 ns) = 11.534 ns; Loc. = LCCOMB_X46_Y24_N16; Fanout = 1; COMB Node = 'smileyface_object:inst7\|Mux46~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { smileyface_object:inst7|Mux46~39 smileyface_object:inst7|Mux46~42 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.618 ns smileyface_object:inst7\|mVGA_RGB\[1\] 18 REG LCFF_X46_Y24_N17 1 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 11.618 ns; Loc. = LCFF_X46_Y24_N17; Fanout = 1; REG Node = 'smileyface_object:inst7\|mVGA_RGB\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { smileyface_object:inst7|Mux46~42 smileyface_object:inst7|mVGA_RGB[1] } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyface_object.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.410 ns ( 37.96 % ) " "Info: Total cell delay = 4.410 ns ( 37.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.208 ns ( 62.04 % ) " "Info: Total interconnect delay = 7.208 ns ( 62.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.618 ns" { smileyfacemove:inst3|ObjectStartX_t[2] smileyface_object:inst7|Add0~1 smileyface_object:inst7|Add0~2 smileyface_object:inst7|LessThan1~7 smileyface_object:inst7|LessThan1~9 smileyface_object:inst7|LessThan1~11 smileyface_object:inst7|LessThan1~13 smileyface_object:inst7|LessThan1~15 smileyface_object:inst7|LessThan1~17 smileyface_object:inst7|LessThan1~18 smileyface_object:inst7|bCoord_Y~12 smileyface_object:inst7|bCoord_X[0]~10 smileyface_object:inst7|Mux46~25 smileyface_object:inst7|Mux46~28 smileyface_object:inst7|Mux46~38 smileyface_object:inst7|Mux46~39 smileyface_object:inst7|Mux46~42 smileyface_object:inst7|mVGA_RGB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.618 ns" { smileyfacemove:inst3|ObjectStartX_t[2] {} smileyface_object:inst7|Add0~1 {} smileyface_object:inst7|Add0~2 {} smileyface_object:inst7|LessThan1~7 {} smileyface_object:inst7|LessThan1~9 {} smileyface_object:inst7|LessThan1~11 {} smileyface_object:inst7|LessThan1~13 {} smileyface_object:inst7|LessThan1~15 {} smileyface_object:inst7|LessThan1~17 {} smileyface_object:inst7|LessThan1~18 {} smileyface_object:inst7|bCoord_Y~12 {} smileyface_object:inst7|bCoord_X[0]~10 {} smileyface_object:inst7|Mux46~25 {} smileyface_object:inst7|Mux46~28 {} smileyface_object:inst7|Mux46~38 {} smileyface_object:inst7|Mux46~39 {} smileyface_object:inst7|Mux46~42 {} smileyface_object:inst7|mVGA_RGB[1] {} } { 0.000ns 0.472ns 0.000ns 0.694ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.736ns 1.338ns 0.993ns 0.742ns 1.714ns 0.254ns 0.265ns 0.000ns } { 0.000ns 0.414ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.415ns 0.438ns 0.245ns 0.149ns 0.419ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyface_object:inst7|mVGA_RGB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyface_object:inst7|mVGA_RGB[1] {} } { 0.000ns 1.075ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartX_t[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartX_t[2] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.618 ns" { smileyfacemove:inst3|ObjectStartX_t[2] smileyface_object:inst7|Add0~1 smileyface_object:inst7|Add0~2 smileyface_object:inst7|LessThan1~7 smileyface_object:inst7|LessThan1~9 smileyface_object:inst7|LessThan1~11 smileyface_object:inst7|LessThan1~13 smileyface_object:inst7|LessThan1~15 smileyface_object:inst7|LessThan1~17 smileyface_object:inst7|LessThan1~18 smileyface_object:inst7|bCoord_Y~12 smileyface_object:inst7|bCoord_X[0]~10 smileyface_object:inst7|Mux46~25 smileyface_object:inst7|Mux46~28 smileyface_object:inst7|Mux46~38 smileyface_object:inst7|Mux46~39 smileyface_object:inst7|Mux46~42 smileyface_object:inst7|mVGA_RGB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.618 ns" { smileyfacemove:inst3|ObjectStartX_t[2] {} smileyface_object:inst7|Add0~1 {} smileyface_object:inst7|Add0~2 {} smileyface_object:inst7|LessThan1~7 {} smileyface_object:inst7|LessThan1~9 {} smileyface_object:inst7|LessThan1~11 {} smileyface_object:inst7|LessThan1~13 {} smileyface_object:inst7|LessThan1~15 {} smileyface_object:inst7|LessThan1~17 {} smileyface_object:inst7|LessThan1~18 {} smileyface_object:inst7|bCoord_Y~12 {} smileyface_object:inst7|bCoord_X[0]~10 {} smileyface_object:inst7|Mux46~25 {} smileyface_object:inst7|Mux46~28 {} smileyface_object:inst7|Mux46~38 {} smileyface_object:inst7|Mux46~39 {} smileyface_object:inst7|Mux46~42 {} smileyface_object:inst7|mVGA_RGB[1] {} } { 0.000ns 0.472ns 0.000ns 0.694ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.736ns 1.338ns 0.993ns 0.742ns 1.714ns 0.254ns 0.265ns 0.000ns } { 0.000ns 0.414ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.415ns 0.438ns 0.245ns 0.149ns 0.419ns 0.419ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_27 register misc:inst\|Reset_Delay:r0\|Cont\[6\] register misc:inst\|Reset_Delay:r0\|Cont\[3\] 32.853 ns " "Info: Slack time is 32.853 ns for clock \"CLOCK_27\" between source register \"misc:inst\|Reset_Delay:r0\|Cont\[6\]\" and destination register \"misc:inst\|Reset_Delay:r0\|Cont\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "239.01 MHz 4.184 ns " "Info: Fmax is 239.01 MHz (period= 4.184 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.823 ns + Largest register register " "Info: + Largest register to register requirement is 36.823 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.037 ns " "Info: + Latch edge is 37.037 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.639 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.639 ns misc:inst\|Reset_Delay:r0\|Cont\[3\] 3 REG LCFF_X47_Y7_N19 3 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X47_Y7_N19; Fanout = 3; REG Node = 'misc:inst\|Reset_Delay:r0\|Cont\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.45 % ) " "Info: Total cell delay = 1.516 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.639 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.639 ns misc:inst\|Reset_Delay:r0\|Cont\[6\] 3 REG LCFF_X47_Y7_N25 3 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X47_Y7_N25; Fanout = 3; REG Node = 'misc:inst\|Reset_Delay:r0\|Cont\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[6] } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.45 % ) " "Info: Total cell delay = 1.516 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[6] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[6] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Reset_Delay.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Reset_Delay.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[6] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.970 ns - Longest register register " "Info: - Longest register to register delay is 3.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst\|Reset_Delay:r0\|Cont\[6\] 1 REG LCFF_X47_Y7_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y7_N25; Fanout = 3; REG Node = 'misc:inst\|Reset_Delay:r0\|Cont\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst|Reset_Delay:r0|Cont[6] } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.437 ns) 0.781 ns misc:inst\|Reset_Delay:r0\|Equal0~2 2 COMB LCCOMB_X47_Y7_N6 1 " "Info: 2: + IC(0.344 ns) + CELL(0.437 ns) = 0.781 ns; Loc. = LCCOMB_X47_Y7_N6; Fanout = 1; COMB Node = 'misc:inst\|Reset_Delay:r0\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.781 ns" { misc:inst|Reset_Delay:r0|Cont[6] misc:inst|Reset_Delay:r0|Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.410 ns) 1.921 ns misc:inst\|Reset_Delay:r0\|Equal0~5 3 COMB LCCOMB_X47_Y6_N28 2 " "Info: 3: + IC(0.730 ns) + CELL(0.410 ns) = 1.921 ns; Loc. = LCCOMB_X47_Y6_N28; Fanout = 2; COMB Node = 'misc:inst\|Reset_Delay:r0\|Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { misc:inst|Reset_Delay:r0|Equal0~2 misc:inst|Reset_Delay:r0|Equal0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.420 ns) 2.600 ns misc:inst\|Reset_Delay:r0\|Equal0~6 4 COMB LCCOMB_X47_Y6_N22 20 " "Info: 4: + IC(0.259 ns) + CELL(0.420 ns) = 2.600 ns; Loc. = LCCOMB_X47_Y6_N22; Fanout = 20; COMB Node = 'misc:inst\|Reset_Delay:r0\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { misc:inst|Reset_Delay:r0|Equal0~5 misc:inst|Reset_Delay:r0|Equal0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.660 ns) 3.970 ns misc:inst\|Reset_Delay:r0\|Cont\[3\] 5 REG LCFF_X47_Y7_N19 3 " "Info: 5: + IC(0.710 ns) + CELL(0.660 ns) = 3.970 ns; Loc. = LCFF_X47_Y7_N19; Fanout = 3; REG Node = 'misc:inst\|Reset_Delay:r0\|Cont\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { misc:inst|Reset_Delay:r0|Equal0~6 misc:inst|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.927 ns ( 48.54 % ) " "Info: Total cell delay = 1.927 ns ( 48.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.043 ns ( 51.46 % ) " "Info: Total interconnect delay = 2.043 ns ( 51.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.970 ns" { misc:inst|Reset_Delay:r0|Cont[6] misc:inst|Reset_Delay:r0|Equal0~2 misc:inst|Reset_Delay:r0|Equal0~5 misc:inst|Reset_Delay:r0|Equal0~6 misc:inst|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.970 ns" { misc:inst|Reset_Delay:r0|Cont[6] {} misc:inst|Reset_Delay:r0|Equal0~2 {} misc:inst|Reset_Delay:r0|Equal0~5 {} misc:inst|Reset_Delay:r0|Equal0~6 {} misc:inst|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.344ns 0.730ns 0.259ns 0.710ns } { 0.000ns 0.437ns 0.410ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[6] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.970 ns" { misc:inst|Reset_Delay:r0|Cont[6] misc:inst|Reset_Delay:r0|Equal0~2 misc:inst|Reset_Delay:r0|Equal0~5 misc:inst|Reset_Delay:r0|Equal0~6 misc:inst|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.970 ns" { misc:inst|Reset_Delay:r0|Cont[6] {} misc:inst|Reset_Delay:r0|Equal0~2 {} misc:inst|Reset_Delay:r0|Equal0~5 {} misc:inst|Reset_Delay:r0|Equal0~6 {} misc:inst|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.344ns 0.730ns 0.259ns 0.710ns } { 0.000ns 0.437ns 0.410ns 0.420ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register smileyfacemove:inst3\|ObjectStartY_t\[0\] register smileyfacemove:inst3\|ObjectStartY_t\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"smileyfacemove:inst3\|ObjectStartY_t\[0\]\" and destination register \"smileyfacemove:inst3\|ObjectStartY_t\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns smileyfacemove:inst3\|ObjectStartY_t\[0\] 1 REG LCFF_X44_Y24_N3 46 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y24_N3; Fanout = 46; REG Node = 'smileyfacemove:inst3\|ObjectStartY_t\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "smileyfacemove.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns smileyfacemove:inst3\|Add0~29 2 COMB LCCOMB_X44_Y24_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X44_Y24_N2; Fanout = 1; COMB Node = 'smileyfacemove:inst3\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { smileyfacemove:inst3|ObjectStartY_t[0] smileyfacemove:inst3|Add0~29 } "NODE_NAME" } } { "smileyfacemove.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyfacemove.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns smileyfacemove:inst3\|ObjectStartY_t\[0\] 3 REG LCFF_X44_Y24_N3 46 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X44_Y24_N3; Fanout = 46; REG Node = 'smileyfacemove:inst3\|ObjectStartY_t\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { smileyfacemove:inst3|Add0~29 smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "smileyfacemove.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { smileyfacemove:inst3|ObjectStartY_t[0] smileyfacemove:inst3|Add0~29 smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { smileyfacemove:inst3|ObjectStartY_t[0] {} smileyfacemove:inst3|Add0~29 {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.972 ns " "Info: + Latch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.616 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 118 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 118; COMB Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.616 ns smileyfacemove:inst3\|ObjectStartY_t\[0\] 3 REG LCFF_X44_Y24_N3 46 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.616 ns; Loc. = LCFF_X44_Y24_N3; Fanout = 46; REG Node = 'smileyfacemove:inst3\|ObjectStartY_t\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "smileyfacemove.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.53 % ) " "Info: Total cell delay = 0.537 ns ( 20.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 79.47 % ) " "Info: Total interconnect delay = 2.079 ns ( 79.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 1.075ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.616 ns - Shortest register " "Info: - Shortest clock path from clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 118 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 118; COMB Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.616 ns smileyfacemove:inst3\|ObjectStartY_t\[0\] 3 REG LCFF_X44_Y24_N3 46 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.616 ns; Loc. = LCFF_X44_Y24_N3; Fanout = 46; REG Node = 'smileyfacemove:inst3\|ObjectStartY_t\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "smileyfacemove.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.53 % ) " "Info: Total cell delay = 0.537 ns ( 20.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 79.47 % ) " "Info: Total interconnect delay = 2.079 ns ( 79.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 1.075ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 1.075ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 1.075ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "smileyfacemove.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "smileyfacemove.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 1.075ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 1.075ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { smileyfacemove:inst3|ObjectStartY_t[0] smileyfacemove:inst3|Add0~29 smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { smileyfacemove:inst3|ObjectStartY_t[0] {} smileyfacemove:inst3|Add0~29 {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 1.075ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 1.075ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_27 register misc:inst\|Reset_Delay:r0\|Cont\[0\] register misc:inst\|Reset_Delay:r0\|Cont\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_27\" between source register \"misc:inst\|Reset_Delay:r0\|Cont\[0\]\" and destination register \"misc:inst\|Reset_Delay:r0\|Cont\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst\|Reset_Delay:r0\|Cont\[0\] 1 REG LCFF_X47_Y7_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y7_N9; Fanout = 4; REG Node = 'misc:inst\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns misc:inst\|Reset_Delay:r0\|Cont\[0\]~0 2 COMB LCCOMB_X47_Y7_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X47_Y7_N8; Fanout = 1; COMB Node = 'misc:inst\|Reset_Delay:r0\|Cont\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { misc:inst|Reset_Delay:r0|Cont[0] misc:inst|Reset_Delay:r0|Cont[0]~0 } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns misc:inst\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X47_Y7_N9 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X47_Y7_N9; Fanout = 4; REG Node = 'misc:inst\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { misc:inst|Reset_Delay:r0|Cont[0]~0 misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { misc:inst|Reset_Delay:r0|Cont[0] misc:inst|Reset_Delay:r0|Cont[0]~0 misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { misc:inst|Reset_Delay:r0|Cont[0] {} misc:inst|Reset_Delay:r0|Cont[0]~0 {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.639 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.639 ns misc:inst\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X47_Y7_N9 4 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X47_Y7_N9; Fanout = 4; REG Node = 'misc:inst\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.45 % ) " "Info: Total cell delay = 1.516 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.639 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to source register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.639 ns misc:inst\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X47_Y7_N9 4 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X47_Y7_N9; Fanout = 4; REG Node = 'misc:inst\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.45 % ) " "Info: Total cell delay = 1.516 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Reset_Delay.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Reset_Delay.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { misc:inst|Reset_Delay:r0|Cont[0] misc:inst|Reset_Delay:r0|Cont[0]~0 misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { misc:inst|Reset_Delay:r0|Cont[0] {} misc:inst|Reset_Delay:r0|Cont[0]~0 {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 VGA_R\[7\] VGA_Controller:inst6\|V_Cont\[1\] 12.741 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"VGA_R\[7\]\" through register \"VGA_Controller:inst6\|V_Cont\[1\]\" is 12.741 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 0.972 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 0.972 ns" {  } { { "TOP_SIFTACH.bdf" "" { Schematic "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.621 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 118 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 118; COMB Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.621 ns VGA_Controller:inst6\|V_Cont\[1\] 3 REG LCFF_X42_Y23_N15 6 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.621 ns; Loc. = LCFF_X42_Y23_N15; Fanout = 6; REG Node = 'VGA_Controller:inst6\|V_Cont\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|V_Cont[1] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/VGA_Controller/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.49 % ) " "Info: Total cell delay = 0.537 ns ( 20.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.084 ns ( 79.51 % ) " "Info: Total interconnect delay = 2.084 ns ( 79.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|V_Cont[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|V_Cont[1] {} } { 0.000ns 1.075ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller/VGA_Controller.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/VGA_Controller/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.898 ns + Longest register pin " "Info: + Longest register to pin delay is 8.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:inst6\|V_Cont\[1\] 1 REG LCFF_X42_Y23_N15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y23_N15; Fanout = 6; REG Node = 'VGA_Controller:inst6\|V_Cont\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:inst6|V_Cont[1] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/VGA_Controller/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.398 ns) 1.168 ns VGA_Controller:inst6\|LessThan4~0 2 COMB LCCOMB_X44_Y23_N30 2 " "Info: 2: + IC(0.770 ns) + CELL(0.398 ns) = 1.168 ns; Loc. = LCCOMB_X44_Y23_N30; Fanout = 2; COMB Node = 'VGA_Controller:inst6\|LessThan4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { VGA_Controller:inst6|V_Cont[1] VGA_Controller:inst6|LessThan4~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.150 ns) 1.737 ns VGA_Controller:inst6\|LessThan4~1 3 COMB LCCOMB_X43_Y23_N8 1 " "Info: 3: + IC(0.419 ns) + CELL(0.150 ns) = 1.737 ns; Loc. = LCCOMB_X43_Y23_N8; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|LessThan4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { VGA_Controller:inst6|LessThan4~0 VGA_Controller:inst6|LessThan4~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.420 ns) 2.420 ns VGA_Controller:inst6\|oVGA_R~0 4 COMB LCCOMB_X43_Y23_N20 8 " "Info: 4: + IC(0.263 ns) + CELL(0.420 ns) = 2.420 ns; Loc. = LCCOMB_X43_Y23_N20; Fanout = 8; COMB Node = 'VGA_Controller:inst6\|oVGA_R~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { VGA_Controller:inst6|LessThan4~1 VGA_Controller:inst6|oVGA_R~0 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/VGA_Controller/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.413 ns) 3.150 ns VGA_Controller:inst6\|oVGA_R\[7\]~3 5 COMB LCCOMB_X43_Y23_N0 1 " "Info: 5: + IC(0.317 ns) + CELL(0.413 ns) = 3.150 ns; Loc. = LCCOMB_X43_Y23_N0; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|oVGA_R\[7\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { VGA_Controller:inst6|oVGA_R~0 VGA_Controller:inst6|oVGA_R[7]~3 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.vhd" "" { Text "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/VGA_Controller/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.960 ns) + CELL(2.788 ns) 8.898 ns VGA_R\[7\] 6 PIN PIN_H12 0 " "Info: 6: + IC(2.960 ns) + CELL(2.788 ns) = 8.898 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'VGA_R\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.748 ns" { VGA_Controller:inst6|oVGA_R[7]~3 VGA_R[7] } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "C:/Users/itama/Desktop/lab/project/Repository/From Moodle/VGA/vga_rev0.92/TOP_SIFTACH.bdf" { { 248 1832 2008 264 "VGA_R\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.169 ns ( 46.85 % ) " "Info: Total cell delay = 4.169 ns ( 46.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.729 ns ( 53.15 % ) " "Info: Total interconnect delay = 4.729 ns ( 53.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.898 ns" { VGA_Controller:inst6|V_Cont[1] VGA_Controller:inst6|LessThan4~0 VGA_Controller:inst6|LessThan4~1 VGA_Controller:inst6|oVGA_R~0 VGA_Controller:inst6|oVGA_R[7]~3 VGA_R[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.898 ns" { VGA_Controller:inst6|V_Cont[1] {} VGA_Controller:inst6|LessThan4~0 {} VGA_Controller:inst6|LessThan4~1 {} VGA_Controller:inst6|oVGA_R~0 {} VGA_Controller:inst6|oVGA_R[7]~3 {} VGA_R[7] {} } { 0.000ns 0.770ns 0.419ns 0.263ns 0.317ns 2.960ns } { 0.000ns 0.398ns 0.150ns 0.420ns 0.413ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|V_Cont[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|V_Cont[1] {} } { 0.000ns 1.075ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.898 ns" { VGA_Controller:inst6|V_Cont[1] VGA_Controller:inst6|LessThan4~0 VGA_Controller:inst6|LessThan4~1 VGA_Controller:inst6|oVGA_R~0 VGA_Controller:inst6|oVGA_R[7]~3 VGA_R[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.898 ns" { VGA_Controller:inst6|V_Cont[1] {} VGA_Controller:inst6|LessThan4~0 {} VGA_Controller:inst6|LessThan4~1 {} VGA_Controller:inst6|oVGA_R~0 {} VGA_Controller:inst6|oVGA_R[7]~3 {} VGA_R[7] {} } { 0.000ns 0.770ns 0.419ns 0.263ns 0.317ns 2.960ns } { 0.000ns 0.398ns 0.150ns 0.420ns 0.413ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 17:28:55 2017 " "Info: Processing ended: Tue Aug 29 17:28:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
