# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../uart.vhd" \
"../../../../EE316_Project4.srcs/sources_1/new/uart_user.vhd" \

# Do not sort compile order
nosort
