Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 10:28:03 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/operator_float_div5_timing_routed.rpt
| Design       : operator_float_div5
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.569        0.000                      0                   65        0.193        0.000                      0                   65        4.600        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.569        0.000                      0                   65        0.193        0.000                      0                   65        4.600        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 agg_result_V_i_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.732ns (13.470%)  route 4.702ns (86.530%))
  Logic Levels:           8  (LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X16Y119        FDRE                                         r  agg_result_V_i_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.728     1.708    agg_result_V_i_i1_reg_7867
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.053     1.761 r  ap_return[17]_INST_0_i_2/O
                         net (fo=6, routed)           0.569     2.330    ap_return[17]_INST_0_i_2_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I1_O)        0.053     2.383 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.636     3.019    ap_return[14]_INST_0_i_3_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.053     3.072 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.586     3.658    ap_return[11]_INST_0_i_1_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I0_O)        0.053     3.711 r  ap_return[8]_INST_0_i_1/O
                         net (fo=6, routed)           0.602     4.312    ap_return[8]_INST_0_i_1_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I0_O)        0.053     4.365 r  ap_return[5]_INST_0_i_3/O
                         net (fo=6, routed)           0.481     4.846    ap_return[5]_INST_0_i_3_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I1_O)        0.053     4.899 r  ap_return[2]_INST_0_i_1/O
                         net (fo=5, routed)           0.679     5.579    ap_return[2]_INST_0_i_1_n_0
    SLICE_X18Y115        LUT6 (Prop_lut6_I0_O)        0.053     5.632 r  p_Repl2_s_reg_108[0]_i_2/O
                         net (fo=1, routed)           0.422     6.053    p_Repl2_s_reg_108[0]_i_2_n_0
    SLICE_X18Y116        LUT6 (Prop_lut6_I4_O)        0.053     6.106 r  p_Repl2_s_reg_108[0]_i_1/O
                         net (fo=1, routed)           0.000     6.106    p_Repl2_s_reg_108[0]_i_1_n_0
    SLICE_X18Y116        FDRE                                         r  p_Repl2_s_reg_108_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X18Y116        FDRE                                         r  p_Repl2_s_reg_108_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X18Y116        FDRE (Setup_fdre_C_D)        0.072    10.675    p_Repl2_s_reg_108_reg[0]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                  4.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_108_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.853%)  route 0.139ns (52.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X17Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_108_reg[19]/Q
                         net (fo=2, routed)           0.139     0.523    p_Repl2_s_reg_108[19]
    SLICE_X17Y118        LUT6 (Prop_lut6_I3_O)        0.028     0.551 r  p_Repl2_s_reg_108[19]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_108[19]_i_1_n_0
    SLICE_X17Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X17Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[19]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y118        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_108_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y120  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y120  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y119  agg_result_V_i2_i1_reg_7872_reg[0]/C



