// Seed: 819611294
module module_0 ();
  int id_1;
  assign module_2.id_11 = 0;
  logic id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    output wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wire id_3,
    output wor id_4,
    input supply1 id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wor id_10,
    input wand id_11,
    input wand id_12,
    output tri id_13,
    input supply0 id_14,
    output supply0 id_15
    , id_29,
    output wire id_16,
    input tri1 id_17,
    output wor id_18,
    input uwire id_19,
    input tri0 id_20,
    input tri1 id_21,
    output uwire id_22,
    input tri1 id_23,
    input supply1 id_24,
    input supply1 id_25,
    output uwire id_26,
    input wire id_27
);
  assign id_29 = -1'b0;
  module_0 modCall_1 ();
  wire id_30;
  assign id_22 = id_12;
endmodule
