# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Decoder7_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/Decoder {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/Decoder/decoder7.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:51 on Apr 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/Decoder" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/Decoder/decoder7.v 
# -- Compiling module decoder7
# 
# Top level modules:
# 	decoder7
# End time: 17:58:51 on Apr 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/Decoder {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/Decoder/decoder7_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:52 on Apr 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/Decoder" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/Decoder/decoder7_tb.v 
# -- Compiling module decoder7_tb
# 
# Top level modules:
# 	decoder7_tb
# End time: 17:58:53 on Apr 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  decoder7_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" decoder7_tb 
# Start time: 17:58:55 on Apr 07,2018
# Loading work.decoder7_tb
# Loading work.decoder7
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting Simulation >> 
# 		time,	clk,	SW,	HEX0
#                    0,	0,	0000,	1000000,
#                   10,	1,	0001,	1111001,
#                   20,	0,	0001,	1111001,
#                   30,	1,	0010,	0100100,
#                   40,	0,	0010,	0100100,
#                   50,	1,	0011,	0110000,
#                   60,	0,	0011,	0110000,
#                   70,	1,	0100,	0011001,
#                   80,	0,	0100,	0011001,
#                   90,	1,	0101,	0010010,
#                  100,	0,	0101,	0010010,
#                  110,	1,	0110,	0000010,
#                  120,	0,	0110,	0000010,
#                  130,	1,	0111,	1111000,
#                  140,	0,	0111,	1111000,
#                  150,	1,	1000,	0000000,
#                  160,	0,	1000,	0000000,
#                  170,	1,	1001,	0010000,
#                  180,	0,	1001,	0010000,
#                  190,	1,	1010,	0001000,
#                  200,	0,	1010,	0001000,
#                  210,	1,	1011,	0000011,
#                  220,	0,	1011,	0000011,
#                  230,	1,	1100,	1000110,
#                  240,	0,	1100,	1000110,
#                  250,	1,	1101,	0100001,
#                  260,	0,	1101,	0100001,
#                  270,	1,	1110,	0000110,
#                  280,	0,	1110,	0000110,
#                  290,	1,	1111,	0001110,
#                  300,	0,	1111,	0001110,
#                  310,	1,	0000,	1000000,
#                  320<< Simulation Complete >>
# ** Note: $stop    : C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/Decoder/decoder7_tb.v(33)
#    Time: 320 ns  Iteration: 0  Instance: /decoder7_tb
# Break in Module decoder7_tb at C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/Decoder/decoder7_tb.v line 33
# End time: 18:03:55 on Apr 07,2018, Elapsed time: 0:05:00
# Errors: 0, Warnings: 0
