{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710091566367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710091566368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 12:26:06 2024 " "Processing started: Sun Mar 10 12:26:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710091566368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710091566368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw4p1 -c hw4p1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw4p1 -c hw4p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710091566368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710091567695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710091567695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4p1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw4p1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw4p1-behavioral " "Found design unit 1: hw4p1-behavioral" {  } { { "hw4p1.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/hw4p1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574962 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw4p1 " "Found entity 1: hw4p1" {  } { { "hw4p1.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/hw4p1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710091574962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3p42.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw3p42.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw3p42-Logic42 " "Found design unit 1: hw3p42-Logic42" {  } { { "hw3p42.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/hw3p42.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574963 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw3p42 " "Found entity 1: hw3p42" {  } { { "hw3p42.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/hw3p42.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710091574963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_output.vhd 24 12 " "Found 24 design units, including 12 entities, in source file my_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_Output-LogicOut " "Found design unit 1: my_Output-LogicOut" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_Inv-LogicInv " "Found design unit 2: my_Inv-LogicInv" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 my_And2-LogicAnd2 " "Found design unit 3: my_And2-LogicAnd2" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 my_And3-LogicAnd3 " "Found design unit 4: my_And3-LogicAnd3" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 my_And4-LogicAnd4 " "Found design unit 5: my_And4-LogicAnd4" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 my_Nand2-LogicNand2 " "Found design unit 6: my_Nand2-LogicNand2" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 my_Or2-LogicOr2 " "Found design unit 7: my_Or2-LogicOr2" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 my_Or3-LogicOr3 " "Found design unit 8: my_Or3-LogicOr3" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 my_Or4-LogicOr4 " "Found design unit 9: my_Or4-LogicOr4" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 my_Xor2-LogicXor2 " "Found design unit 10: my_Xor2-LogicXor2" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 172 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 my_Xor3-LogicXor3 " "Found design unit 11: my_Xor3-LogicXor3" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 my_Xor4-LogicXor4 " "Found design unit 12: my_Xor4-LogicXor4" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 206 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_Output " "Found entity 1: my_Output" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_Inv " "Found entity 2: my_Inv" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_And2 " "Found entity 3: my_And2" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_ENTITY_NAME" "4 my_And3 " "Found entity 4: my_And3" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_ENTITY_NAME" "5 my_And4 " "Found entity 5: my_And4" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_ENTITY_NAME" "6 my_Nand2 " "Found entity 6: my_Nand2" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_ENTITY_NAME" "7 my_Or2 " "Found entity 7: my_Or2" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_ENTITY_NAME" "8 my_Or3 " "Found entity 8: my_Or3" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_ENTITY_NAME" "9 my_Or4 " "Found entity 9: my_Or4" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_ENTITY_NAME" "10 my_Xor2 " "Found entity 10: my_Xor2" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_ENTITY_NAME" "11 my_Xor3 " "Found entity 11: my_Xor3" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""} { "Info" "ISGN_ENTITY_NAME" "12 my_Xor4 " "Found entity 12: my_Xor4" {  } { { "my_Output.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/my_Output.vhd" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710091574965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710091574965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw4p1 " "Elaborating entity \"hw4p1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710091575001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw3p42 hw3p42:DUT0 " "Elaborating entity \"hw3p42\" for hierarchy \"hw3p42:DUT0\"" {  } { { "hw4p1.vhd" "DUT0" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/hw4p1.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710091575006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Inv hw3p42:DUT0\|my_Inv:U0 " "Elaborating entity \"my_Inv\" for hierarchy \"hw3p42:DUT0\|my_Inv:U0\"" {  } { { "hw3p42.vhd" "U0" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/hw3p42.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710091575007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_And2 hw3p42:DUT0\|my_And2:U1 " "Elaborating entity \"my_And2\" for hierarchy \"hw3p42:DUT0\|my_And2:U1\"" {  } { { "hw3p42.vhd" "U1" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/hw3p42.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710091575008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Nand2 hw3p42:DUT0\|my_Nand2:U2 " "Elaborating entity \"my_Nand2\" for hierarchy \"hw3p42:DUT0\|my_Nand2:U2\"" {  } { { "hw3p42.vhd" "U2" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/hw3p42.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710091575009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Or2 hw3p42:DUT0\|my_Or2:U4 " "Elaborating entity \"my_Or2\" for hierarchy \"hw3p42:DUT0\|my_Or2:U4\"" {  } { { "hw3p42.vhd" "U4" { Text "C:/ECE3140_DSD/Tate_Finley_Hw4/Problem_1/hw3p42.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710091575010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710091575413 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710091575866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710091575866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710091576043 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710091576043 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710091576043 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710091576043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710091576055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 12:26:16 2024 " "Processing ended: Sun Mar 10 12:26:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710091576055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710091576055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710091576055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710091576055 ""}
