{:input (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\$0_6 , \\$1_6 , \\$2_7 );\n  wire _0_;\n  wire _1_;\n  wire _2_;\n  wire _3_;\n  wire _4_;\n  wire _5_;\n  wire _6_;\n  input \\$0_6 ;\n  wire \\$0_6 ;\n  input \\$1_6 ;\n  wire \\$1_6 ;\n  output \\$2_7 ;\n  wire \\$2_7 ;\n  wire \\:missing_edge ;\n  assign _6_ = 4'h8 >> { _1_, _0_ };\n  assign _3_ = 1'h0;\n  assign _4_ = 1'h1;\n  assign _5_ = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign _2_ = _6_;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/F9ECBE26.v:3.1-24.10\" *)\nmodule postsynth(\\$0_6 , \\$1_6 , \\$2_7 );\n  (* src = \"/tmp/fuzzmount745B5940/F9ECBE26.v:11.9-11.14\" *)\n  input \\$0_6 ;\n  wire \\$0_6 ;\n  (* src = \"/tmp/fuzzmount745B5940/F9ECBE26.v:13.9-13.14\" *)\n  input \\$1_6 ;\n  wire \\$1_6 ;\n  (* src = \"/tmp/fuzzmount745B5940/F9ECBE26.v:15.10-15.15\" *)\n  output \\$2_7 ;\n  wire \\$2_7 ;\n  (* src = \"/tmp/fuzzmount745B5940/F9ECBE26.v:17.8-17.22\" *)\n  wire \\:missing_edge ;\n  assign \\$2_7  = 1'hx;\n  assign \\:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 16, :out "SBY 23:09:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v/src/top.v'.\nSBY 23:09:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v] Copy '/tmp/fuzzmount745B5940/F9ECBE26.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v/src/F9ECBE26.v'.\nSBY 23:09:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v] Copy '/tmp/fuzzmount745B5940/F9ECBE26.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v/src/F9ECBE26.post.v'.\nSBY 23:09:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v] engine_0: abc pdr\nSBY 23:09:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:09:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v] base: ERROR: Command syntax error: Missing or unsupported mode parameter.\nSBY 23:09:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v] base: > read -format /tmp/fuzzmount745B5940/top.v\nSBY 23:09:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v] base: >      ^\nSBY 23:09:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v] base: finished (returncode=1)\nSBY 23:09:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v] base: task failed. ERROR.\nSBY 23:09:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)\nSBY 23:09:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)\nSBY 23:09:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v'.\nSBY 23:09:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmps31nf53v] DONE (ERROR, rc=16)\n", :err ""}}}