# SM4-verilog

​		This repository is a verilog implement of SM4 encryption part. 

### 1、Result of Simulation (in ModelSim)

![1](images\1.png)

### 2、Result of Synthesize 

![2](images/2.png)

### 3、RTL Schematic

![3](images/3.png)

### 4、Result of Simulation (in ISE)

![4](images/4.png)







