
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 2000000
Simulation Instructions: 5000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs dpc3_traces/638.imagick_s-10316B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy

Warmup complete CPU 0 instructions: 2000002 cycles: 513426 (Simulation time: 0 hr 1 min 18 sec) 

Finished CPU 0 instructions: 5000002 cycles: 4685062 cumulative IPC: 1.06722 (Simulation time: 0 hr 3 min 39 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.06722 instructions: 5000002 cycles: 4685062
ITLB TOTAL     ACCESS:     689266  HIT:     689266  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:     689266  HIT:     689266  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:     862700	FORWARD:          0	MERGED:     173433	TO_CACHE:     689267

ITLB_Dead_block_count 0 0
ITLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
ITLB_interactions 0 0 0
ITLB_positive 0 0 0
ITLB_negative 0 0 0
ITLB_neutral 0 0 0 0 0 0
DTLB TOTAL     ACCESS:     501132  HIT:     498793  MISS:       2339  HIT %:    99.5333  MISS %:   0.466743   MPKI: 0.4678
DTLB LOAD TRANSLATION ACCESS:     501132  HIT:     498793  MISS:       2339  HIT %:    99.5333  MISS %:   0.466743   MPKI: 0.4678
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.20137 cycles
DTLB RQ	ACCESS:     502853	FORWARD:          0	MERGED:       1710	TO_CACHE:     501143

DTLB_Dead_block_count 2335 4
DTLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
DTLB_interactions 0 0 0
DTLB_positive 0 0 0
DTLB_negative 0 0 0
DTLB_neutral 0 0 0 0 0 0
STLB TOTAL     ACCESS:      42435  HIT:      42431  MISS:          4  HIT %:    99.9906  MISS %: 0.00942618   MPKI: 0.0008
STLB LOAD TRANSLATION ACCESS:       2339  HIT:       2335  MISS:          4  HIT %:     99.829  MISS %:   0.171013   MPKI: 0.0008
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:      40096  HIT:      40096  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 111 cycles
STLB RQ	ACCESS:      56840	FORWARD:          0	MERGED:      14405	TO_CACHE:      42435

STLB_Dead_block_count 0 4
STLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
STLB_interactions 0 0 0
STLB_positive 0 0 0
STLB_negative 0 0 0
STLB_neutral 0 0 0 0 0 0
STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:     556986  HIT:     501599  MISS:      55387  HIT %:    90.0559  MISS %:    9.94406   MPKI: 11.0774
L1D LOAD      ACCESS:     502436  HIT:     499687  MISS:       2749  HIT %:    99.4529  MISS %:   0.547134   MPKI: 0.5498
L1D RFO       ACCESS:        227  HIT:        197  MISS:         30  HIT %:    86.7841  MISS %:    13.2159   MPKI: 0.006
L1D PREFETCH  ACCESS:      54323  HIT:       1715  MISS:      52608  HIT %:    3.15704  MISS %:     96.843   MPKI: 10.5216
L1D PREFETCH  REQUESTED:     109003  ISSUED:     109002  USEFUL:      41727  USELESS:      10882
L1D USEFUL LOAD PREFETCHES:      41727 PREFETCH ISSUED TO LOWER LEVEL:      53045  ACCURACY: 78.6634
L1D TIMELY PREFETCHES:      41727 LATE PREFETCHES: 168 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 53045 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 8548.95 cycles
L1D RQ	ACCESS:     862848	FORWARD:          0	MERGED:     360230	TO_CACHE:     502615
L1D WQ	ACCESS:        252	FORWARD:          3	MERGED:         14	TO_CACHE:        238
L1D PQ	ACCESS:      54501	FORWARD:          0	MERGED:          0	TO_CACHE:      54501

L1D_Dead_block_count 2 2579
L1D_inaccurate_prefetch_count 29 52747
Interactions: positive negative neutral
L1D_interactions 19 29 53457
L1D_positive 7 2 10
L1D_negative 23 0 6
L1D_neutral 42593 895 0 0 0 9969
L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 76321
L1D ROI Sum of L1D PQ occupancy: 728929
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:     862698  HIT:     862698  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:     862698  HIT:     862698  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:    1378557	FORWARD:          0	MERGED:     515857	TO_CACHE:     862700

L1I_Dead_block_count 0 0
L1I_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
L1I_interactions 0 0 0
L1I_positive 0 0 0
L1I_negative 0 0 0
L1I_neutral 0 0 0 0 0 0
BTB TOTAL     ACCESS:     345482  HIT:     345463  MISS:         19  HIT %:    99.9945  MISS %: 0.00549956   MPKI: 0.0038
BTB BRANCH_DIRECT_JUMP	ACCESS:         28  HIT:         26  MISS:          2
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:     345454  HIT:     345437  MISS:         17
BTB BRANCH_DIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:     240028  HIT:     239515  MISS:        513  HIT %:    99.7863  MISS %:   0.213725   MPKI: 0.1026
L2C LOAD      ACCESS:       2581  HIT:       2577  MISS:          4  HIT %:     99.845  MISS %:   0.154979   MPKI: 0.0008
L2C DATA LOAD MPKI: 0.0008
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:         30  HIT:         28  MISS:          2  HIT %:    93.3333  MISS %:    6.66667   MPKI: 0.0004
L2C PREFETCH  ACCESS:     237341  HIT:     236834  MISS:        507  HIT %:    99.7864  MISS %:   0.213617   MPKI: 0.1014
L2C DATA PREFETCH MPKI: 0.1014
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:         72  HIT:         72  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C PREFETCH  REQUESTED:     221162  ISSUED:     221118  USEFUL:        197  USELESS:         32
L2C USEFUL LOAD PREFETCHES:        197 PREFETCH ISSUED TO LOWER LEVEL:        507  ACCURACY: 38.856
L2C TIMELY PREFETCHES:        197 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 352 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 178.175 cycles
L2C RQ	ACCESS:       2615	FORWARD:          0	MERGED:          0	TO_CACHE:       2615
L2C WQ	ACCESS:         72	FORWARD:          0	MERGED:          0	TO_CACHE:         72
L2C PQ	ACCESS:     273894	FORWARD:          0	MERGED:      36552	TO_CACHE:     237342

L2C_Dead_block_count 0 6
L2C_inaccurate_prefetch_count 0 507
Interactions: positive negative neutral
L2C_interactions 7 5 495
L2C_positive 7 0 0
L2C_negative 5 0 0
L2C_neutral 463 0 0 0 0 32
L2C Instructions Evicting Data 0
L2C Translations Evicting Data 0
L2C Data Evicting Data 32
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 7
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL5_Dead_block_count 0 0
PSCL5_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL5_interactions 0 0 0
PSCL5_positive 0 0 0
PSCL5_negative 0 0 0
PSCL5_neutral 0 0 0 0 0 0
PSCL4 TOTAL     ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4_Dead_block_count 0 0
PSCL4_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL4_interactions 0 0 0
PSCL4_positive 0 0 0
PSCL4_negative 0 0 0
PSCL4_neutral 0 0 0 0 0 0
PSCL3 TOTAL     ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3_Dead_block_count 0 0
PSCL3_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL3_interactions 0 0 0
PSCL3_positive 0 0 0
PSCL3_negative 0 0 0
PSCL3_neutral 0 0 0 0 0 0
PSCL2 TOTAL     ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2_Dead_block_count 0 0
PSCL2_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL2_interactions 0 0 0
PSCL2_positive 0 0 0
PSCL2_negative 0 0 0
PSCL2_neutral 0 0 0 0 0 0
LLC TOTAL     ACCESS:        513  HIT:         20  MISS:        493  HIT %:    3.89864  MISS %:    96.1014   MPKI: 0.0986
LLC LOAD      ACCESS:          4  HIT:          0  MISS:          4  HIT %:          0  MISS %:        100   MPKI: 0.0008
LLC RFO       ACCESS:          2  HIT:          0  MISS:          2  HIT %:          0  MISS %:        100   MPKI: 0.0004
LLC PREFETCH  ACCESS:        507  HIT:         20  MISS:        487  HIT %:    3.94477  MISS %:    96.0552   MPKI: 0.0974
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:        487  ACCURACY: 0
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 154.187 cycles
LLC RQ	ACCESS:          6	FORWARD:          0	MERGED:          0	TO_CACHE:          6
LLC PQ	ACCESS:        507	FORWARD:          0	MERGED:          0	TO_CACHE:        507

LLC_Dead_block_count 2 4
LLC_inaccurate_prefetch_count 0 487
Interactions: positive negative neutral
LLC_interactions 0 5 482
LLC_positive 0 0 0
LLC_negative 5 0 0
LLC_neutral 482 0 0 0 0 0
LLC Dense regions hint to LLC: 0

RAW hits: 147
Loads Generated: 862995
Loads sent to L1D: 862848
Stores Generated: 252
Stores sent to L1D: 252
Major fault: 0 Minor fault: 190
Allocated PAGES: 190

stream: 
stream:times selected: 123838
stream:pref_filled: 57295
stream:pref_useful: 43168
stream:pref_late: 163
stream:misses: 147
stream:misses_by_poll: 0

CS: 
CS:times selected: 110002
CS:pref_filled: 16018
CS:pref_useful: 15184
CS:pref_late: 33
CS:misses: 3359
CS:misses_by_poll: 31

CPLX: 
CPLX:times selected: 13494
CPLX:pref_filled: 316
CPLX:pref_useful: 92
CPLX:pref_late: 0
CPLX:misses: 61
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 461
NL:pref_filled: 0
NL:pref_useful: 0
NL:pref_late: 0
NL:misses: 388
NL:misses_by_poll: 0

total selections: 247795
total_filled: 52608
total_useful: 41727
total_late: 196
total_polluted: 31
total_misses_after_warmup: 2927
conflicts: 4
Degree Incremented Times: 2229
Degree Decremented Times: 20721

L1 IP Table Write Accesses: 502589
L1 IP Table Read Accesses: 502585
L1 RST Write Accesses: 80420
L1 RST Read Accesses: 160840
L1 CSPT Write Accesses: 80420
L1 CSPT Read Accesses: 97132
L1 RR Filter Tag Write Accesses: 54502
L1 RR Filter Tag Read Accesses: 16566806
L1 IP Table Tag Write Accesses: 502614
L1 IP Table Tag Read Accesses: 502614
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 713988
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 647891
test: 10163
L2 IP Table Read Accesses: 90028
L2 IP Table Write Accesses: 87451
L2 IP Table Tag Read Accesses: 45015
L2 IP Table Tag Write Accesses: 45015

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        119  ROW_BUFFER_MISS:        374
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 4649729
0banks busy for write cycles: 0
1banks busy for read cycles: 26980
1banks busy for write cycles: 0
2banks busy for read cycles: 3393
2banks busy for write cycles: 0
3banks busy for read cycles: 795
3banks busy for write cycles: 0
4banks busy for read cycles: 961
4banks busy for write cycles: 0
5banks busy for read cycles: 631
5banks busy for write cycles: 0
6banks busy for read cycles: 522
6banks busy for write cycles: 0
7banks busy for read cycles: 648
7banks busy for write cycles: 0
8banks busy for read cycles: 1404
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 99.6982% MPKI: 0.3124 Average ROB Occupancy at Mispredict: 20.0435
Branch types
NOT_BRANCH: 4482169 89.6433%
BRANCH_DIRECT_JUMP: 28 0.00056%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 517463 10.3493%
BRANCH_DIRECT_CALL: 0 0%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 0 0%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D     41727       168     10882     52608    109002    109003
@Sumon_Early_by_class_L1D     30624     11012        91         0
@Sumon_Late_by_class_L1D       151        17         0         0

@Sumon_Early_by_cycle_L1D       611      1789      2320     12618      2245     22140         4         0         0         0         0         0
@Sumon_Late_by_cycle_L1D       168         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D       532      1548      2003      2600      2097     21844         0         0         0         0         0         0
@Sumon_Early_CS_L1D        79       239       315     10005       124       250         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         2         2        13        24        46         4         0         0         0         0         0
@Sumon_Late_stream_L1D       151         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D        17         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C       197         0        32       507    221118    221162
@Sumon_Early_by_class_L2C       181        16         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0       197
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0       181
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0        16
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 190
