[12/25 13:42:33      0s] 
[12/25 13:42:33      0s] Cadence Innovus(TM) Implementation System.
[12/25 13:42:33      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/25 13:42:33      0s] 
[12/25 13:42:33      0s] Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
[12/25 13:42:33      0s] Options:	-init encounter.tcl 
[12/25 13:42:33      0s] Date:		Sun Dec 25 13:42:33 2022
[12/25 13:42:33      0s] Host:		ece-498hk-03.ece.illinois.edu (x86_64 w/Linux 4.18.0-372.26.1.el8_6.x86_64) (1core*4cpus*Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz 22528KB)
[12/25 13:42:33      0s] OS:		AlmaLinux release 8.6 (Sky Tiger)
[12/25 13:42:33      0s] 
[12/25 13:42:33      0s] License:
[12/25 13:42:33      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/25 13:42:33      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/25 13:42:47     13s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
[12/25 13:42:50     16s] @(#)CDS: NanoRoute 21.10-p004_1 NR210506-1544/21_10-UB (database version 18.20.544) {superthreading v2.14}
[12/25 13:42:50     16s] @(#)CDS: AAE 21.10-p006 (64bit) 05/18/2021 (Linux 3.10.0-693.el7.x86_64)
[12/25 13:42:50     16s] @(#)CDS: CTE 21.10-p004_1 () May 13 2021 20:04:41 ( )
[12/25 13:42:50     16s] @(#)CDS: SYNTECH 21.10-b006_1 () Apr 18 2021 22:44:07 ( )
[12/25 13:42:50     16s] @(#)CDS: CPE v21.10-p004
[12/25 13:42:50     16s] @(#)CDS: IQuantus/TQuantus 20.1.2-s510 (64bit) Sun Apr 18 10:29:16 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/25 13:42:50     16s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[12/25 13:42:50     16s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/25 13:42:50     16s] @(#)CDS: RCDB 11.15.0
[12/25 13:42:50     16s] @(#)CDS: STYLUS 21.10-d038_1 (02/12/2021 04:34 PST)
[12/25 13:42:50     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9.

[12/25 13:42:50     16s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[12/25 13:42:53     18s] 
[12/25 13:42:53     18s] **INFO:  MMMC transition support version v31-84 
[12/25 13:42:53     18s] 
[12/25 13:42:53     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/25 13:42:53     18s] <CMD> suppressMessage ENCEXT-2799
[12/25 13:42:53     18s] <CMD> getVersion
[12/25 13:42:53     18s] <CMD> getVersion
[12/25 13:42:53     18s] <CMD> getVersion
[12/25 13:42:53     18s] [INFO] Loading PVS 21.10 fill procedures
[12/25 13:42:54     18s] Sourcing file "encounter.tcl" ...
[12/25 13:42:54     18s] <CMD> set init_lef_file {/ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef}
[12/25 13:42:54     18s] <CMD> set init_verilog .././vlogout/toplevel_498.gate.v
[12/25 13:42:54     18s] <CMD> set init_top_cell toplevel_498
[12/25 13:42:54     18s] <CMD> set init_design_netlisttype Verilog
[12/25 13:42:54     18s] <CMD> set init_design_settop 1
[12/25 13:42:54     18s] Set Using Default Delay Limit as 1000.
[12/25 13:42:54     18s] <CMD> set delaycal_use_default_delay_limit 1000
[12/25 13:42:54     18s] Set Default Net Delay as 1000 ps.
[12/25 13:42:54     18s] <CMD> set delaycal_default_net_delay 1000.0ps
[12/25 13:42:54     18s] Set Default Net Load as 0.5 pF. 
[12/25 13:42:54     18s] <CMD> set delaycal_default_net_load 0.5pf
[12/25 13:42:54     18s] Set Default Input Pin Transition as 120 ps.
[12/25 13:42:54     18s] <CMD> set delaycal_input_transition_delay 120.0ps
[12/25 13:42:54     18s] <CMD> set extract_shrink_factor 1.0
[12/25 13:42:54     18s] <CMD> setLibraryUnit -time 1ns
[12/25 13:42:54     18s] <CMD> setLibraryUnit -cap 1pf
[12/25 13:42:54     18s] <CMD> set init_pwr_net vdd
[12/25 13:42:54     18s] <CMD> set init_gnd_net vss
[12/25 13:42:54     18s] <CMD> set init_assign_buffer 0
[12/25 13:42:54     18s] <CMD> set init_mmmc_file timingSetup.viewDefinition
[12/25 13:42:54     18s] <CMD> init_design
[12/25 13:42:54     18s] #% Begin Load MMMC data ... (date=12/25 13:42:54, mem=860.4M)
[12/25 13:42:54     18s] #% End Load MMMC data ... (date=12/25 13:42:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=861.4M, current mem=861.4M)
[12/25 13:42:54     18s] 
[12/25 13:42:54     18s] Loading LEF file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef ...
[12/25 13:42:54     18s] WARNING (LEFPARS-2009): USEMINSPACING PIN statement is obsolete in version 5.6 or later.
[12/25 13:42:54     18s]  The USEMINSPACING PIN statement will be ignored. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 57.
[12/25 13:42:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1382.
[12/25 13:42:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1385.
[12/25 13:42:54     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1386.
[12/25 13:42:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1390.
[12/25 13:42:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1393.
[12/25 13:42:54     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1394.
[12/25 13:42:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1398.
[12/25 13:42:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1401.
[12/25 13:42:54     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1402.
[12/25 13:42:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1406.
[12/25 13:42:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1409.
[12/25 13:42:54     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1410.
[12/25 13:42:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1414.
[12/25 13:42:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1417.
[12/25 13:42:54     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1418.
[12/25 13:42:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1422.
[12/25 13:42:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1425.
[12/25 13:42:54     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1426.
[12/25 13:42:54     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1430.
[12/25 13:42:54     18s] 
[12/25 13:42:54     18s] Loading LEF file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef ...
[12/25 13:42:54     18s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/25 13:42:54     18s] The LEF parser will ignore this statement.
[12/25 13:42:54     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef at line 2.
[12/25 13:42:54     18s] Set DBUPerIGU to M2 pitch 400.
[12/25 13:42:54     18s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA2A10TR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/25 13:42:54     18s] Type 'man IMPLF-200' for more detail.
[12/25 13:42:54     18s] 
[12/25 13:42:54     18s] viaInitial starts at Sun Dec 25 13:42:54 2022
viaInitial ends at Sun Dec 25 13:42:54 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/25 13:42:54     18s] Loading view definition file from timingSetup.viewDefinition
[12/25 13:42:54     18s] Reading slowLib timing library '/ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib' ...
[12/25 13:42:55     20s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:55     20s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:55     20s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:55     20s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:55     20s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:55     20s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE8A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE6A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP8A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP4A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP3A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE12A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/25 13:42:56     20s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/25 13:42:56     20s] Read 890 cells in library 'scadv10_cln65gp_rvt_ss_0p9v_125c' 
[12/25 13:42:56     20s] Reading fastLib timing library '/ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib' ...
[12/25 13:42:57     21s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/25 13:42:57     21s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/25 13:42:57     21s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/25 13:42:57     21s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/25 13:42:57     21s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/25 13:42:57     21s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/25 13:42:57     21s] Read 890 cells in library 'scadv10_cln65gp_rvt_ff_1p1v_m40c' 
[12/25 13:42:57     21s] Ending "PreSetAnalysisView" (total cpu=0:00:03.0, real=0:00:03.0, peak res=991.6M, current mem=890.4M)
[12/25 13:42:57     21s] *** End library_loading (cpu=0.05min, real=0.05min, mem=63.3M, fe_cpu=0.37min, fe_real=0.40min, fe_mem=869.2M) ***
[12/25 13:42:57     21s] #% Begin Load netlist data ... (date=12/25 13:42:57, mem=890.4M)
[12/25 13:42:57     21s] *** Begin netlist parsing (mem=869.2M) ***
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X3MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X3MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1P4MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1P4MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P7MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P7MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P5MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P5MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X3MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X3MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2MA10TR' is defined in LEF but not in the timing library.
[12/25 13:42:57     21s] Type 'man IMPVL-159' for more detail.
[12/25 13:42:57     21s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/25 13:42:57     21s] To increase the message display limit, refer to the product command reference manual.
[12/25 13:42:57     21s] Created 890 new cells from 2 timing libraries.
[12/25 13:42:57     21s] Reading netlist ...
[12/25 13:42:57     21s] Backslashed names will retain backslash and a trailing blank character.
[12/25 13:42:58     22s] Reading verilog netlist '.././vlogout/toplevel_498.gate.v'
[12/25 13:42:58     22s] 
[12/25 13:42:58     22s] *** Memory Usage v#1 (Current mem = 926.199M, initial mem = 316.102M) ***
[12/25 13:42:58     22s] *** End netlist parsing (cpu=0:00:00.9, real=0:00:01.0, mem=926.2M) ***
[12/25 13:42:58     22s] #% End Load netlist data ... (date=12/25 13:42:58, total cpu=0:00:00.9, real=0:00:01.0, peak res=978.3M, current mem=978.3M)
[12/25 13:42:58     22s] Set top cell to toplevel_498.
[12/25 13:42:59     23s] Hooked 1780 DB cells to tlib cells.
[12/25 13:42:59     23s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:01.0, peak res=992.9M, current mem=992.9M)
[12/25 13:42:59     23s] Starting recursive module instantiation check.
[12/25 13:42:59     23s] No recursion found.
[12/25 13:42:59     23s] Building hierarchical netlist for Cell toplevel_498 ...
[12/25 13:42:59     23s] *** Netlist is unique.
[12/25 13:42:59     23s] Setting Std. cell height to 4000 DBU (smallest netlist inst).
[12/25 13:42:59     23s] ** info: there are 1829 modules.
[12/25 13:42:59     23s] ** info: there are 113558 stdCell insts.
[12/25 13:42:59     23s] 
[12/25 13:42:59     23s] *** Memory Usage v#1 (Current mem = 1031.113M, initial mem = 316.102M) ***
[12/25 13:42:59     23s] Set Default Net Delay as 1000 ps.
[12/25 13:42:59     23s] Set Default Net Load as 0.5 pF. 
[12/25 13:42:59     23s] Set Default Input Pin Transition as 0.1 ps.
[12/25 13:42:59     24s] Extraction setup Started 
[12/25 13:42:59     24s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/25 13:42:59     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/25 13:42:59     24s] Type 'man IMPEXT-2773' for more detail.
[12/25 13:42:59     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/25 13:42:59     24s] Type 'man IMPEXT-2776' for more detail.
[12/25 13:42:59     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/25 13:42:59     24s] Type 'man IMPEXT-2776' for more detail.
[12/25 13:42:59     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/25 13:42:59     24s] Type 'man IMPEXT-2776' for more detail.
[12/25 13:42:59     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/25 13:42:59     24s] Type 'man IMPEXT-2776' for more detail.
[12/25 13:42:59     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/25 13:42:59     24s] Type 'man IMPEXT-2776' for more detail.
[12/25 13:42:59     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/25 13:42:59     24s] Type 'man IMPEXT-2776' for more detail.
[12/25 13:42:59     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/25 13:42:59     24s] Type 'man IMPEXT-2776' for more detail.
[12/25 13:42:59     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/25 13:42:59     24s] Type 'man IMPEXT-2776' for more detail.
[12/25 13:42:59     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.16 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/25 13:42:59     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/25 13:42:59     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/25 13:42:59     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/25 13:42:59     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/25 13:42:59     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/25 13:42:59     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/25 13:42:59     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/25 13:42:59     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/25 13:42:59     24s] Summary of Active RC-Corners : 
[12/25 13:42:59     24s]  
[12/25 13:42:59     24s]  Analysis View: slowView
[12/25 13:42:59     24s]     RC-Corner Name        : default_rc_corner
[12/25 13:42:59     24s]     RC-Corner Index       : 0
[12/25 13:42:59     24s]     RC-Corner Temperature : 25 Celsius
[12/25 13:42:59     24s]     RC-Corner Cap Table   : ''
[12/25 13:42:59     24s]     RC-Corner PreRoute Res Factor         : 1
[12/25 13:42:59     24s]     RC-Corner PreRoute Cap Factor         : 1
[12/25 13:42:59     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/25 13:42:59     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/25 13:42:59     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/25 13:42:59     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/25 13:42:59     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/25 13:42:59     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/25 13:42:59     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/25 13:42:59     24s]  
[12/25 13:42:59     24s]  Analysis View: fastView
[12/25 13:42:59     24s]     RC-Corner Name        : default_rc_corner
[12/25 13:42:59     24s]     RC-Corner Index       : 0
[12/25 13:42:59     24s]     RC-Corner Temperature : 25 Celsius
[12/25 13:42:59     24s]     RC-Corner Cap Table   : ''
[12/25 13:42:59     24s]     RC-Corner PreRoute Res Factor         : 1
[12/25 13:42:59     24s]     RC-Corner PreRoute Cap Factor         : 1
[12/25 13:42:59     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/25 13:42:59     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/25 13:42:59     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/25 13:42:59     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/25 13:42:59     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/25 13:42:59     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/25 13:42:59     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/25 13:42:59     24s] LayerId::1 widthSet size::1
[12/25 13:42:59     24s] LayerId::2 widthSet size::1
[12/25 13:42:59     24s] LayerId::3 widthSet size::1
[12/25 13:42:59     24s] LayerId::4 widthSet size::1
[12/25 13:42:59     24s] LayerId::5 widthSet size::1
[12/25 13:42:59     24s] LayerId::6 widthSet size::1
[12/25 13:42:59     24s] LayerId::7 widthSet size::1
[12/25 13:42:59     24s] LayerId::8 widthSet size::1
[12/25 13:42:59     24s] LayerId::9 widthSet size::1
[12/25 13:42:59     24s] Updating RC grid for preRoute extraction ...
[12/25 13:42:59     24s] eee: pegSigSF::1.070000
[12/25 13:42:59     24s] Initializing multi-corner resistance tables ...
[12/25 13:42:59     24s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:42:59     24s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:42:59     24s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:42:59     24s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:42:59     24s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:42:59     24s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:42:59     24s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:42:59     24s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:42:59     24s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:42:59     24s] **Info: Trial Route has Max Route Layer 15/9.
[12/25 13:42:59     24s] {RT default_rc_corner 0 9 9 {8 0} 1}
[12/25 13:42:59     24s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/25 13:42:59     24s] *Info: initialize multi-corner CTS.
[12/25 13:42:59     24s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.1M, current mem=1053.5M)
[12/25 13:43:00     24s] Reading timing constraints file '.././sdcout/toplevel_498.gate.sdc' ...
[12/25 13:43:00     24s] Current (total cpu=0:00:24.4, real=0:00:27.0, peak res=1334.3M, current mem=1334.3M)
[12/25 13:43:00     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File .././sdcout/toplevel_498.gate.sdc, Line 9).
[12/25 13:43:00     24s] 
[12/25 13:43:00     24s] **WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'mmu_storage_controller/qspi_controller/s_pclk' (File .././sdcout/toplevel_498.gate.sdc, Line 47).
[12/25 13:43:00     24s] 
[12/25 13:43:00     24s] **WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'mmu_storage_controller/qspi_controller/qspi_ck_o' (File .././sdcout/toplevel_498.gate.sdc, Line 47).
[12/25 13:43:00     24s] 
[12/25 13:43:00     24s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File .././sdcout/toplevel_498.gate.sdc, Line 57).
[12/25 13:43:00     24s] 
[12/25 13:43:00     24s] INFO (CTE): Reading of timing constraints file .././sdcout/toplevel_498.gate.sdc completed, with 4 WARNING
[12/25 13:43:00     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1376.2M, current mem=1376.2M)
[12/25 13:43:00     24s] Current (total cpu=0:00:24.5, real=0:00:27.0, peak res=1376.2M, current mem=1376.2M)
[12/25 13:43:00     24s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/25 13:43:00     24s] 
[12/25 13:43:00     24s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/25 13:43:00     24s] Summary for sequential cells identification: 
[12/25 13:43:00     24s]   Identified SBFF number: 148
[12/25 13:43:00     24s]   Identified MBFF number: 0
[12/25 13:43:00     24s]   Identified SB Latch number: 0
[12/25 13:43:00     24s]   Identified MB Latch number: 0
[12/25 13:43:00     24s]   Not identified SBFF number: 0
[12/25 13:43:00     24s]   Not identified MBFF number: 0
[12/25 13:43:00     24s]   Not identified SB Latch number: 0
[12/25 13:43:00     24s]   Not identified MB Latch number: 0
[12/25 13:43:00     24s]   Number of sequential cells which are not FFs: 106
[12/25 13:43:00     24s] Total number of combinational cells: 627
[12/25 13:43:00     24s] Total number of sequential cells: 254
[12/25 13:43:00     24s] Total number of tristate cells: 9
[12/25 13:43:00     24s] Total number of level shifter cells: 0
[12/25 13:43:00     24s] Total number of power gating cells: 0
[12/25 13:43:00     24s] Total number of isolation cells: 0
[12/25 13:43:00     24s] Total number of power switch cells: 0
[12/25 13:43:00     24s] Total number of pulse generator cells: 0
[12/25 13:43:00     24s] Total number of always on buffers: 0
[12/25 13:43:00     24s] Total number of retention cells: 0
[12/25 13:43:00     24s] List of usable buffers: FRICGX0P5BA10TR FRICGX0P6BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX11BA10TR FRICGX13BA10TR FRICGX16BA10TR FRICGX1BA10TR FRICGX1P2BA10TR FRICGX1P4BA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX3BA10TR FRICGX2P5BA10TR FRICGX4BA10TR FRICGX3P5BA10TR FRICGX5BA10TR FRICGX6BA10TR FRICGX7P5BA10TR FRICGX9BA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFHX11MA10TR BUFHX13MA10TR BUFHX16MA10TR BUFHX1MA10TR BUFHX1P2MA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX2MA10TR BUFHX3MA10TR BUFHX2P5MA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFHX5MA10TR BUFHX6MA10TR BUFHX7P5MA10TR BUFHX9MA10TR BUFX0P7BA10TR BUFX0P7MA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16BA10TR BUFX16MA10TR BUFX1MA10TR BUFX1BA10TR BUFX1P2BA10TR BUFX1P2MA10TR BUFX1P4BA10TR BUFX1P4MA10TR BUFX1P7BA10TR BUFX1P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX2P5BA10TR BUFX2P5MA10TR BUFX3MA10TR BUFX3BA10TR BUFX3P5BA10TR BUFX3P5MA10TR BUFX4MA10TR BUFX4BA10TR BUFX5MA10TR BUFX5BA10TR BUFX6MA10TR BUFX6BA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9BA10TR BUFX9MA10TR
[12/25 13:43:00     24s] Total number of usable buffers: 74
[12/25 13:43:00     24s] List of unusable buffers:
[12/25 13:43:00     24s] Total number of unusable buffers: 0
[12/25 13:43:00     24s] List of usable inverters: INVX0P5BA10TR INVX0P5MA10TR INVX0P6BA10TR INVX0P6MA10TR INVX0P7BA10TR INVX0P7MA10TR INVX0P8MA10TR INVX0P8BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16BA10TR INVX16MA10TR INVX1MA10TR INVX1BA10TR INVX1P2BA10TR INVX1P2MA10TR INVX1P4BA10TR INVX1P4MA10TR INVX1P7BA10TR INVX1P7MA10TR INVX2MA10TR INVX2BA10TR INVX2P5BA10TR INVX2P5MA10TR INVX3MA10TR INVX3BA10TR INVX3P5BA10TR INVX3P5MA10TR INVX4MA10TR INVX4BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR
[12/25 13:43:00     24s] Total number of usable inverters: 40
[12/25 13:43:00     24s] List of unusable inverters:
[12/25 13:43:00     24s] Total number of unusable inverters: 0
[12/25 13:43:00     24s] List of identified usable delay cells: DLY2X0P5MA10TR DLY4X0P5MA10TR
[12/25 13:43:00     24s] Total number of identified usable delay cells: 2
[12/25 13:43:00     24s] List of identified unusable delay cells:
[12/25 13:43:00     24s] Total number of identified unusable delay cells: 0
[12/25 13:43:00     24s] 
[12/25 13:43:00     24s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/25 13:43:00     24s] 
[12/25 13:43:00     24s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:43:00     24s] 
[12/25 13:43:00     24s] TimeStamp Deleting Cell Server End ...
[12/25 13:43:00     24s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1377.8M, current mem=1377.8M)
[12/25 13:43:00     24s] 
[12/25 13:43:00     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:43:00     24s] Summary for sequential cells identification: 
[12/25 13:43:00     24s]   Identified SBFF number: 148
[12/25 13:43:00     24s]   Identified MBFF number: 0
[12/25 13:43:00     24s]   Identified SB Latch number: 0
[12/25 13:43:00     24s]   Identified MB Latch number: 0
[12/25 13:43:00     24s]   Not identified SBFF number: 0
[12/25 13:43:00     24s]   Not identified MBFF number: 0
[12/25 13:43:00     24s]   Not identified SB Latch number: 0
[12/25 13:43:00     24s]   Not identified MB Latch number: 0
[12/25 13:43:00     24s]   Number of sequential cells which are not FFs: 106
[12/25 13:43:00     24s]  Visiting view : slowView
[12/25 13:43:00     24s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:43:00     24s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:43:00     24s]  Visiting view : fastView
[12/25 13:43:00     24s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:43:00     24s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:43:00     24s] TLC MultiMap info (StdDelay):
[12/25 13:43:00     24s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:43:00     24s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:43:00     24s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:43:00     24s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:43:00     24s]  Setting StdDelay to: 15.6ps
[12/25 13:43:00     24s] 
[12/25 13:43:00     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:43:00     24s] 
[12/25 13:43:00     24s] *** Summary of all messages that are not suppressed in this session:
[12/25 13:43:00     24s] Severity  ID               Count  Summary                                  
[12/25 13:43:00     24s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/25 13:43:00     24s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[12/25 13:43:00     24s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/25 13:43:00     24s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[12/25 13:43:00     24s] WARNING   IMPVL-159         1780  Pin '%s' of cell '%s' is defined in LEF ...
[12/25 13:43:00     24s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/25 13:43:00     24s] WARNING   TCLCMD-1531          2  '%s' has been applied on hierarchical pi...
[12/25 13:43:00     24s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/25 13:43:00     24s] WARNING   TECHLIB-302         46  No function defined for cell '%s'. The c...
[12/25 13:43:00     24s] *** Message Summary: 1849 warning(s), 0 error(s)
[12/25 13:43:00     24s] 
[12/25 13:43:00     24s] <CMD> saveDesign toplevel_498.init.enc
[12/25 13:43:00     24s] #% Begin save design ... (date=12/25 13:43:00, mem=1380.2M)
[12/25 13:43:00     24s] % Begin Save ccopt configuration ... (date=12/25 13:43:00, mem=1380.2M)
[12/25 13:43:00     24s] % End Save ccopt configuration ... (date=12/25 13:43:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1381.4M, current mem=1381.4M)
[12/25 13:43:00     24s] % Begin Save netlist data ... (date=12/25 13:43:00, mem=1382.0M)
[12/25 13:43:00     24s] Writing Binary DB to toplevel_498.init.enc.dat/toplevel_498.v.bin in single-threaded mode...
[12/25 13:43:00     25s] % End Save netlist data ... (date=12/25 13:43:00, total cpu=0:00:00.2, real=0:00:00.0, peak res=1386.4M, current mem=1382.0M)
[12/25 13:43:00     25s] Saving symbol-table file ...
[12/25 13:43:01     25s] Saving congestion map file toplevel_498.init.enc.dat/toplevel_498.route.congmap.gz ...
[12/25 13:43:01     25s] % Begin Save AAE data ... (date=12/25 13:43:01, mem=1384.0M)
[12/25 13:43:01     25s] Saving AAE Data ...
[12/25 13:43:01     25s] % End Save AAE data ... (date=12/25 13:43:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1384.3M, current mem=1384.3M)
[12/25 13:43:01     25s] Saving preference file toplevel_498.init.enc.dat/gui.pref.tcl ...
[12/25 13:43:01     25s] Saving mode setting ...
[12/25 13:43:01     25s] Saving global file ...
[12/25 13:43:01     25s] % Begin Save floorplan data ... (date=12/25 13:43:01, mem=1386.2M)
[12/25 13:43:01     25s] Saving floorplan file ...
[12/25 13:43:01     25s] % End Save floorplan data ... (date=12/25 13:43:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1388.2M, current mem=1388.2M)
[12/25 13:43:01     25s] Saving Drc markers ...
[12/25 13:43:01     25s] ... No Drc file written since there is no markers found.
[12/25 13:43:01     25s] % Begin Save placement data ... (date=12/25 13:43:01, mem=1388.2M)
[12/25 13:43:01     25s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/25 13:43:01     25s] Save Adaptive View Pruning View Names to Binary file
[12/25 13:43:02     25s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=1347.7M) ***
[12/25 13:43:02     25s] % End Save placement data ... (date=12/25 13:43:02, total cpu=0:00:00.0, real=0:00:01.0, peak res=1388.9M, current mem=1388.9M)
[12/25 13:43:02     25s] % Begin Save routing data ... (date=12/25 13:43:02, mem=1388.9M)
[12/25 13:43:02     25s] Saving route file ...
[12/25 13:43:02     25s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1344.7M) ***
[12/25 13:43:02     25s] % End Save routing data ... (date=12/25 13:43:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1389.7M, current mem=1389.7M)
[12/25 13:43:02     25s] Saving property file toplevel_498.init.enc.dat/toplevel_498.prop
[12/25 13:43:02     25s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1347.7M) ***
[12/25 13:43:02     25s] % Begin Save power constraints data ... (date=12/25 13:43:02, mem=1391.0M)
[12/25 13:43:02     25s] % End Save power constraints data ... (date=12/25 13:43:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1391.0M, current mem=1391.0M)
[12/25 13:43:02     26s] Generated self-contained design toplevel_498.init.enc.dat
[12/25 13:43:02     26s] #% End save design ... (date=12/25 13:43:02, total cpu=0:00:01.5, real=0:00:02.0, peak res=1417.7M, current mem=1395.1M)
[12/25 13:43:02     26s] *** Message Summary: 0 warning(s), 0 error(s)
[12/25 13:43:02     26s] 
[12/25 13:43:02     26s] <CMD> floorPlan -s 800 800 0 0 0 0
[12/25 13:43:03     26s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/25 13:43:03     26s] <CMD> setObjFPlanPolygon cell toplevel_498 0 0 800 800
[12/25 13:43:03     26s] **ERROR: (IMPFP-10102):	Design boundary shape cannot be adjusted due to the design has rectilinear shape.  Do "setFPlanMode -enableRectilinearDesign true" and re-run the command again.
[12/25 13:43:03     26s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 800 480 -pin external_qspi_ck_o
[12/25 13:43:03     26s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:03     27s] #create default rule from bind_ndr_rule rule=0x7f785c6505e0 0x7f7854324a88
[12/25 13:43:03     27s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:03     27s] Successfully spread [1] pins.
[12/25 13:43:03     27s] editPin : finished (cpu = 0:00:00.5 real = 0:00:00.0, mem = 1382.6M).
[12/25 13:43:03     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 800 475 -pin external_qspi_cs_o
[12/25 13:43:03     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:03     27s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:03     27s] Successfully spread [1] pins.
[12/25 13:43:03     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1383.6M).
[12/25 13:43:03     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 800 780 -pin {gpio_pins[0]}
[12/25 13:43:03     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:03     27s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:03     27s] Successfully spread [1] pins.
[12/25 13:43:03     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1383.6M).
[12/25 13:43:03     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 800 775 -pin {gpio_pins[1]}
[12/25 13:43:03     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:03     27s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:03     27s] Successfully spread [1] pins.
[12/25 13:43:03     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1383.6M).
[12/25 13:43:03     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 800 770 -pin {gpio_pins[2]}
[12/25 13:43:03     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:03     27s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:03     27s] Successfully spread [1] pins.
[12/25 13:43:03     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1383.6M).
[12/25 13:43:03     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 800 765 -pin {gpio_pins[3]}
[12/25 13:43:03     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:03     27s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:03     27s] Successfully spread [1] pins.
[12/25 13:43:03     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1383.6M).
[12/25 13:43:03     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 800 760 -pin {gpio_pins[4]}
[12/25 13:43:03     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:03     27s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:03     27s] Successfully spread [1] pins.
[12/25 13:43:03     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1383.6M).
[12/25 13:43:03     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 800 755 -pin {gpio_pins[5]}
[12/25 13:43:03     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:03     27s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:03     27s] Successfully spread [1] pins.
[12/25 13:43:03     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1383.6M).
[12/25 13:43:03     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 800 750 -pin {gpio_pins[6]}
[12/25 13:43:03     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:03     27s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:03     27s] Successfully spread [1] pins.
[12/25 13:43:03     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1383.6M).
[12/25 13:43:03     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 800 745 -pin {gpio_pins[7]}
[12/25 13:43:03     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:03     27s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:03     27s] Successfully spread [1] pins.
[12/25 13:43:03     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1383.6M).
[12/25 13:43:03     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 800 740 -pin {gpio_pins[8]}
[12/25 13:43:03     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:03     27s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:03     27s] Successfully spread [1] pins.
[12/25 13:43:03     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1383.6M).
[12/25 13:43:03     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 800 735 -pin {gpio_pins[9]}
[12/25 13:43:03     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:03     27s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:03     27s] Successfully spread [1] pins.
[12/25 13:43:03     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1383.6M).
[12/25 13:43:03     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 800 500 -pin {external_qspi_pins[0]}
[12/25 13:43:03     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:04     27s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:04     27s] Successfully spread [1] pins.
[12/25 13:43:04     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1383.6M).
[12/25 13:43:04     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 800 495 -pin {external_qspi_pins[1]}
[12/25 13:43:04     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:04     27s] ### import design signature (14): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:04     27s] Successfully spread [1] pins.
[12/25 13:43:04     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1383.6M).
[12/25 13:43:04     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 800 490 -pin {external_qspi_pins[2]}
[12/25 13:43:04     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:04     27s] ### import design signature (15): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:04     27s] Successfully spread [1] pins.
[12/25 13:43:04     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1383.6M).
[12/25 13:43:04     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 800 485 -pin {external_qspi_pins[3]}
[12/25 13:43:04     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:04     27s] ### import design signature (16): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:04     27s] Successfully spread [1] pins.
[12/25 13:43:04     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1383.6M).
[12/25 13:43:04     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 10 -pin clk
[12/25 13:43:04     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:04     27s] ### import design signature (17): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:04     27s] Successfully spread [1] pins.
[12/25 13:43:04     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1383.6M).
[12/25 13:43:04     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 15 -pin rst
[12/25 13:43:04     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:04     27s] ### import design signature (18): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:04     27s] Successfully spread [1] pins.
[12/25 13:43:04     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1384.6M).
[12/25 13:43:04     27s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 20 -pin set_programming_mode
[12/25 13:43:04     27s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/25 13:43:04     27s] ### import design signature (19): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:04     27s] Successfully spread [1] pins.
[12/25 13:43:04     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1384.6M).
[12/25 13:43:04     27s] <CMD> setMultiCpuUsage -localCpu 4
[12/25 13:43:04     27s] <CMD> timeDesign -preplace
[12/25 13:43:04     27s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:27.6/0:00:29.2 (0.9), mem = 1384.6M
[12/25 13:43:04     27s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/25 13:43:04     27s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/25 13:43:04     27s] Multithreaded Timing Analysis is initialized with 4 threads
[12/25 13:43:04     27s] 
[12/25 13:43:04     27s] Set Using Default Delay Limit as 101.
[12/25 13:43:04     27s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/25 13:43:04     27s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[12/25 13:43:04     27s] Set Default Net Delay as 0 ps.
[12/25 13:43:04     27s] Set Default Net Load as 0 pF. 
[12/25 13:43:04     27s] 
[12/25 13:43:04     27s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:43:04     27s] 
[12/25 13:43:04     27s] TimeStamp Deleting Cell Server End ...
[12/25 13:43:04     28s] Effort level <high> specified for reg2reg path_group
[12/25 13:43:06     34s] Effort level <high> specified for reg2cgate path_group
[12/25 13:43:06     34s] All LLGs are deleted
[12/25 13:43:06     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1620.5M, EPOCH TIME: 1671997386.820527
[12/25 13:43:06     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1620.5M, EPOCH TIME: 1671997386.821360
[12/25 13:43:06     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1620.5M, EPOCH TIME: 1671997386.859586
[12/25 13:43:06     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1620.5M, EPOCH TIME: 1671997386.859871
[12/25 13:43:06     34s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1620.5M, EPOCH TIME: 1671997386.889641
[12/25 13:43:06     34s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.004, REAL:0.003, MEM:1652.5M, EPOCH TIME: 1671997386.893108
[12/25 13:43:06     34s] Use non-trimmed site array because memory saving is not enough.
[12/25 13:43:06     34s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1658.7M, EPOCH TIME: 1671997386.918822
[12/25 13:43:06     34s] Process 0 wires and vias for routing blockage analysis
[12/25 13:43:06     34s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.002, REAL:0.002, MEM:1658.7M, EPOCH TIME: 1671997386.920546
[12/25 13:43:06     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.085, REAL:0.074, MEM:1658.7M, EPOCH TIME: 1671997386.933625
[12/25 13:43:06     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.111, REAL:0.099, MEM:1658.7M, EPOCH TIME: 1671997386.958796
[12/25 13:43:07     34s] All LLGs are deleted
[12/25 13:43:07     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1658.7M, EPOCH TIME: 1671997387.005433
[12/25 13:43:07     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1658.7M, EPOCH TIME: 1671997387.006068
[12/25 13:43:07     34s] Starting delay calculation for Setup views
[12/25 13:43:07     34s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/25 13:43:07     35s] AAE DB initialization (MEM=1658.73 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/25 13:43:07     35s] #################################################################################
[12/25 13:43:07     35s] # Design Stage: PreRoute
[12/25 13:43:07     35s] # Design Name: toplevel_498
[12/25 13:43:07     35s] # Design Mode: 90nm
[12/25 13:43:07     35s] # Analysis Mode: MMMC Non-OCV 
[12/25 13:43:07     35s] # Parasitics Mode: No SPEF/RCDB 
[12/25 13:43:07     35s] # Signoff Settings: SI Off 
[12/25 13:43:07     35s] #################################################################################
[12/25 13:43:08     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 1677.7M, InitMEM = 1663.7M)
[12/25 13:43:09     39s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/25 13:43:09     39s] Calculate delays in BcWc mode...
[12/25 13:43:09     39s] Start delay calculation (fullDC) (4 T). (MEM=1693.71)
[12/25 13:43:09     40s] Start AAE Lib Loading. (MEM=1706.23)
[12/25 13:43:09     40s] End AAE Lib Loading. (MEM=1734.85 CPU=0:00:00.0 Real=0:00:00.0)
[12/25 13:43:10     40s] End AAE Lib Interpolated Model. (MEM=1734.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:43:14     57s] Total number of fetched objects 116828
[12/25 13:43:14     57s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/25 13:43:15     57s] End delay calculation. (MEM=2097.71 CPU=0:00:15.6 REAL=0:00:05.0)
[12/25 13:43:15     57s] End delay calculation (fullDC). (MEM=2097.71 CPU=0:00:18.5 REAL=0:00:06.0)
[12/25 13:43:15     57s] *** CDM Built up (cpu=0:00:22.4  real=0:00:08.0  mem= 2097.7M) ***
[12/25 13:43:16     61s] *** Done Building Timing Graph (cpu=0:00:27.0 real=0:00:09.0 totSessionCpu=0:01:02 mem=2096.7M)
[12/25 13:43:20     66s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.190  | -0.190  | 32.866  | 28.903  |
|           TNS (ns):| -0.515  | -0.515  |  0.000  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |    0    |
|          All Paths:|  31991  |  31985  |    2    |    4    |
+--------------------+---------+---------+---------+---------+

Density: 80.583%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[12/25 13:43:21     67s] Resetting back High Fanout Nets as non-ideal
[12/25 13:43:21     67s] Set Default Net Delay as 1000 ps.
[12/25 13:43:21     67s] Set Default Net Load as 0.5 pF. 
[12/25 13:43:21     67s] Reported timing to dir ./timingReports
[12/25 13:43:21     67s] Total CPU time: 39.73 sec
[12/25 13:43:21     67s] Total Real time: 17.0 sec
[12/25 13:43:21     67s] Total Memory Usage: 1813.195312 Mbytes
[12/25 13:43:21     67s] *** timeDesign #1 [finish] : cpu/real = 0:00:39.7/0:00:17.3 (2.3), totSession cpu/real = 0:01:07.3/0:00:46.5 (1.4), mem = 1813.2M
[12/25 13:43:21     67s] 
[12/25 13:43:21     67s] =============================================================================================
[12/25 13:43:21     67s]  Final TAT Report for timeDesign #1                                             21.10-p004_1
[12/25 13:43:21     67s] =============================================================================================
[12/25 13:43:21     67s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:43:21     67s] ---------------------------------------------------------------------------------------------
[12/25 13:43:21     67s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:43:21     67s] [ OptSummaryReport       ]      1   0:00:00.3  (   2.0 % )     0:00:13.9 /  0:00:32.2    2.3
[12/25 13:43:21     67s] [ TimingUpdate           ]      1   0:00:01.0  (   5.9 % )     0:00:09.2 /  0:00:27.0    2.9
[12/25 13:43:21     67s] [ FullDelayCalc          ]      1   0:00:08.1  (  47.2 % )     0:00:08.1 /  0:00:23.5    2.9
[12/25 13:43:21     67s] [ TimingReport           ]      1   0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.9    2.1
[12/25 13:43:21     67s] [ GenerateReports        ]      1   0:00:04.0  (  23.5 % )     0:00:04.0 /  0:00:04.0    1.0
[12/25 13:43:21     67s] [ MISC                   ]          0:00:03.3  (  19.2 % )     0:00:03.3 /  0:00:07.5    2.3
[12/25 13:43:21     67s] ---------------------------------------------------------------------------------------------
[12/25 13:43:21     67s]  timeDesign #1 TOTAL                0:00:17.3  ( 100.0 % )     0:00:17.3 /  0:00:39.7    2.3
[12/25 13:43:21     67s] ---------------------------------------------------------------------------------------------
[12/25 13:43:21     67s] 
[12/25 13:43:21     67s] <CMD> setPlaceMode -congEffort high
[12/25 13:43:21     67s] <CMD> setPlaceMode -clkGateAware false
[12/25 13:43:21     67s] <CMD> setPlaceMode -placeIoPins false
[12/25 13:43:21     67s] <CMD> setPlaceMode -timingDriven true
[12/25 13:43:21     67s] <CMD> setPlaceMode -fp true
[12/25 13:43:21     67s] <CMD> setOptMode -preserveAssertions false
[12/25 13:43:21     67s] <CMD> setOptMode -leakagePowerEffort none
[12/25 13:43:21     67s] **ERROR: (IMPOPT-7109):	The "-leakagePowerEffort" & "-dynamicPowerEffort" switches are obsolete, pls use "setOptMode -powerEffort <none | low | high> -leakageToDynamicRatio <0.0 -> 1.0>"
<CMD> setOptMode -allEndPoints true
[12/25 13:43:21     67s] <CMD> setOptMode -fixFanoutLoad true
[12/25 13:43:21     67s] <CMD> setOptMode -holdFixingEffort high
[12/25 13:43:21     67s] **WARN: (IMPTCM-125):	Option "-holdFixingEffort" for command setOptMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/25 13:43:21     67s] <CMD> setOptMode -effort high
[12/25 13:43:21     67s] <CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
[12/25 13:43:21     67s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 6
[12/25 13:43:21     67s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/25 13:43:21     67s] <CMD> setPinAssignMode -maxLayer 6
[12/25 13:43:21     67s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[12/25 13:43:21     67s] <CMD> setNanoRouteMode -routeTopRoutingLayer 6
[12/25 13:43:21     67s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/25 13:43:21     67s] <CMD> setDesignMode -topRoutingLayer M6
[12/25 13:43:21     67s] **WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
[12/25 13:43:21     67s] <CMD> setViaGenMode -invoke_verifyGeometry true -create_double_row_cut_via 1 -add_pin_to_pin_via true -respect_signal_routes 1
[12/25 13:43:21     67s] Setting -add_pin_to_pin_via to 1. ViaGen will drop vias between pins of different cover macro cell.
[12/25 13:43:21     67s] **WARN: (IMPPP-5022):	Option "-create_double_row_cut_via" is obsolete and can be replaced by "-optimize_cross_via". To avoid this warning and ensure compatibility with future releases, please update your script to use "-optimize_cross_via".
[12/25 13:43:21     67s] Setting -create_double_row_cut_via to 1. ViaGen will try to fit vias with an additional cut than original by allowing via-metal enclosure to overlap existing metal wires outside the intersection area for one-row or one-column vias.
[12/25 13:43:21     67s] Setting -invoke_verifyGeometry to 1. ViaGen will call verify_drc at the end to detect minStep violations and then fixVia to fix them. This may impact its performance negatively.
[12/25 13:43:21     67s] Setting -respect_signal_routes to 1. ViaGen will read pre-existing signal routes and will avoid DRC violations with them. This may impact its performance negatively.
[12/25 13:43:21     67s] <CMD> setAddRingOption -avoid_short 1
[12/25 13:43:21     67s] **WARN: (IMPPP-4018):	Command "setAddRingOption" is obsolete and has been replaced by "setAddRingMode". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode".
[12/25 13:43:21     67s] addRing command will avoid shorts while creating rings.
[12/25 13:43:21     67s] <CMD> addRing -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -width {top 0.6 bottom 0.6 left 0.6 right 0.6} -layer {top M1 bottom M1 left M2 right M2} -center 1 -nets {vss vdd}
[12/25 13:43:21     67s] #% Begin addRing (date=12/25 13:43:21, mem=1641.9M)
[12/25 13:43:21     67s] 
[12/25 13:43:21     67s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1813.2M)
[12/25 13:43:21     67s] **WARN: (IMPPP-193):	The currently specified top spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
[12/25 13:43:21     67s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
[12/25 13:43:21     67s] **WARN: (IMPPP-193):	The currently specified left spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
[12/25 13:43:21     67s] **WARN: (IMPPP-193):	The currently specified right spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
[12/25 13:43:21     67s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[12/25 13:43:21     67s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[12/25 13:43:21     67s] Type 'man IMPPP-4051' for more detail.
[12/25 13:43:21     67s] #% End addRing (date=12/25 13:43:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1643.2M, current mem=1643.2M)
[12/25 13:43:21     67s] <CMD> addStripe -block_ring_top_layer_limit M5 -max_same_layer_jog_length 0.56 -padcore_ring_bottom_layer_limit M1 -number_of_sets 6 -padcore_ring_top_layer_limit M4 -spacing 1.84 -merge_stripes_value 0.28 -layer M5 -block_ring_bottom_layer_limit M1 -width 1 -nets { vss vdd }
[12/25 13:43:21     67s] #% Begin addStripe (date=12/25 13:43:21, mem=1643.2M)
[12/25 13:43:21     67s] 
[12/25 13:43:21     67s] Initialize fgc environment(mem: 1813.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1813.2M)
[12/25 13:43:21     67s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1813.2M)
[12/25 13:43:21     67s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1813.2M)
[12/25 13:43:21     67s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1813.2M)
[12/25 13:43:21     67s] Starting stripe generation ...
[12/25 13:43:21     67s] Non-Default Mode Option Settings :
[12/25 13:43:21     67s]   NONE
[12/25 13:43:21     67s] The core ring for vss is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/25 13:43:21     67s] The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/25 13:43:21     67s] Multi-CPU acceleration using 4 CPU(s).
[12/25 13:43:21     67s] Multi-CPU acceleration using 4 CPU(s).
[12/25 13:43:21     67s] Stripe generation is complete.
[12/25 13:43:21     67s] vias are now being generated.
[12/25 13:43:21     67s] **WARN: (IMPPP-4063):	Multi-CPU is set to 3 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 3, addStripe gets worse runtime caused by data exchange and other time consuming operations
[12/25 13:43:21     67s] Multi-CPU acceleration using 3 CPU(s).
[12/25 13:43:21     67s] Multi-CPU acceleration using 3 CPU(s).
[12/25 13:43:21     67s] Multi-CPU acceleration using 3 CPU(s).
[12/25 13:43:21     67s] Multi-CPU acceleration using 3 CPU(s).
[12/25 13:43:22     67s] addStripe created 12 wires.
[12/25 13:43:22     67s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/25 13:43:22     67s] +--------+----------------+----------------+
[12/25 13:43:22     67s] |  Layer |     Created    |     Deleted    |
[12/25 13:43:22     67s] +--------+----------------+----------------+
[12/25 13:43:22     67s] |   M5   |       12       |       NA       |
[12/25 13:43:22     67s] +--------+----------------+----------------+
[12/25 13:43:22     67s] #% End addStripe (date=12/25 13:43:22, total cpu=0:00:00.3, real=0:00:01.0, peak res=1644.4M, current mem=1644.4M)
[12/25 13:43:22     67s] <CMD> sroute
[12/25 13:43:22     67s] #% Begin sroute (date=12/25 13:43:22, mem=1644.4M)
[12/25 13:43:22     67s] *** Begin SPECIAL ROUTE on Sun Dec 25 13:43:22 2022 ***
[12/25 13:43:22     67s] SPECIAL ROUTE ran on directory: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/pnr
[12/25 13:43:22     67s] SPECIAL ROUTE ran on machine: ece-498hk-03.ece.illinois.edu (Linux 4.18.0-372.26.1.el8_6.x86_64 Xeon 2.10Ghz)
[12/25 13:43:22     67s] 
[12/25 13:43:22     67s] Begin option processing ...
[12/25 13:43:22     67s] srouteConnectPowerBump set to false
[12/25 13:43:22     67s] routeSpecial set to true
[12/25 13:43:22     67s] srouteConnectConverterPin set to false
[12/25 13:43:22     67s] srouteFollowCorePinEnd set to 3
[12/25 13:43:22     67s] srouteJogControl set to "preferWithChanges differentLayer"
[12/25 13:43:22     67s] sroutePadPinAllPorts set to true
[12/25 13:43:22     67s] sroutePreserveExistingRoutes set to true
[12/25 13:43:22     67s] srouteRoutePowerBarPortOnBothDir set to true
[12/25 13:43:22     67s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3154.00 megs.
[12/25 13:43:22     67s] 
[12/25 13:43:22     67s] Reading DB technology information...
[12/25 13:43:22     67s] Finished reading DB technology information.
[12/25 13:43:22     67s] Reading floorplan and netlist information...
[12/25 13:43:22     68s] Finished reading floorplan and netlist information.
[12/25 13:43:22     68s] Read in 18 layers, 9 routing layers, 1 overlap layer
[12/25 13:43:22     68s] Read in 916 macros, 150 used
[12/25 13:43:22     68s] Read in 149 components
[12/25 13:43:22     68s]   149 core components: 149 unplaced, 0 placed, 0 fixed
[12/25 13:43:22     68s] Read in 43 physical pins
[12/25 13:43:22     68s]   43 physical pins: 0 unplaced, 19 placed, 24 fixed
[12/25 13:43:22     68s] Read in 21 nets
[12/25 13:43:22     68s] Read in 2 special nets, 2 routed
[12/25 13:43:22     68s] Read in 43 terminals
[12/25 13:43:22     68s] Begin power routing ...
[12/25 13:43:22     68s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd net.
[12/25 13:43:22     68s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[12/25 13:43:22     68s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/25 13:43:22     68s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/25 13:43:22     68s] Type 'man IMPSR-1256' for more detail.
[12/25 13:43:22     68s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/25 13:43:22     68s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vss net.
[12/25 13:43:22     68s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[12/25 13:43:22     68s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/25 13:43:22     68s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/25 13:43:22     68s] Type 'man IMPSR-1256' for more detail.
[12/25 13:43:22     68s] Cannot find any AREAIO class pad pin of net vss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/25 13:43:22     68s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[12/25 13:43:22     68s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/25 13:43:22     68s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[12/25 13:43:22     68s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/25 13:43:22     68s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[12/25 13:43:22     68s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/25 13:43:22     68s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[12/25 13:43:22     68s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/25 13:43:22     68s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[12/25 13:43:22     68s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/25 13:43:22     68s] CPU time for vdd FollowPin 0 seconds
[12/25 13:43:22     68s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[12/25 13:43:22     68s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/25 13:43:22     68s] CPU time for vss FollowPin 0 seconds
[12/25 13:43:22     68s]   Number of IO ports routed: 0
[12/25 13:43:22     68s]   Number of Block ports routed: 0
[12/25 13:43:22     68s]   Number of Stripe ports routed: 0
[12/25 13:43:22     68s]   Number of Core ports routed: 0
[12/25 13:43:22     68s]   Number of Pad ports routed: 0
[12/25 13:43:22     68s]   Number of Power Bump ports routed: 0
[12/25 13:43:22     68s]   Number of Followpin connections: 401
[12/25 13:43:22     68s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3156.00 megs.
[12/25 13:43:22     68s] 
[12/25 13:43:22     68s] 
[12/25 13:43:22     68s] 
[12/25 13:43:22     68s]  Begin updating DB with routing results ...
[12/25 13:43:22     68s]  Updating DB with 43 io pins ...
[12/25 13:43:22     68s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/25 13:43:22     68s] Pin and blockage extraction finished
[12/25 13:43:22     68s] 
[12/25 13:43:22     68s] 
[12/25 13:43:22     68s] Calling verify_drc with messages suppressed...
[12/25 13:43:22     68s] verify_drc starts at Sun Dec 25 13:43:22 2022
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {161.280 0.000 241.920 80.640} 3 of 100  Thread : 3
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 80.640 80.640} 1 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {241.920 0.000 322.560 80.640} 4 of 100  Thread : 3
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {80.640 0.000 161.280 80.640} 2 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {564.480 0.000 645.120 80.640} 8 of 100  Thread : 3
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {403.200 0.000 483.840 80.640} 6 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {725.760 0.000 800.000 80.640} 10 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {483.840 0.000 564.480 80.640} 7 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {322.560 0.000 403.200 80.640} 5 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {483.840 80.640 564.480 161.280} 17 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {80.640 80.640 161.280 161.280} 12 of 100  Thread : 3
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {0.000 80.640 80.640 161.280} 11 of 100  Thread : 3
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {322.560 80.640 403.200 161.280} 15 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {161.280 80.640 241.920 161.280} 13 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {564.480 80.640 645.120 161.280} 18 of 100  Thread : 3
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {725.760 80.640 800.000 161.280} 20 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {80.640 161.280 161.280 241.920} 22 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {645.120 80.640 725.760 161.280} 19 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {241.920 161.280 322.560 241.920} 24 of 100  Thread : 3
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {403.200 161.280 483.840 241.920} 26 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {161.280 161.280 241.920 241.920} 23 of 100  Thread : 3
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {322.560 161.280 403.200 241.920} 25 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {564.480 161.280 645.120 241.920} 28 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {483.840 161.280 564.480 241.920} 27 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {725.760 161.280 800.000 241.920} 30 of 100  Thread : 3
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {645.120 161.280 725.760 241.920} 29 of 100  Thread : 3
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {80.640 241.920 161.280 322.560} 32 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {241.920 241.920 322.560 322.560} 34 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {403.200 241.920 483.840 322.560} 36 of 100  Thread : 3
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {0.000 241.920 80.640 322.560} 31 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {483.840 241.920 564.480 322.560} 37 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {161.280 241.920 241.920 322.560} 33 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {322.560 241.920 403.200 322.560} 35 of 100  Thread : 3
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {564.480 241.920 645.120 322.560} 38 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {725.760 241.920 800.000 322.560} 40 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {645.120 241.920 725.760 322.560} 39 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {241.920 322.560 322.560 403.200} 44 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {564.480 322.560 645.120 403.200} 48 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {403.200 322.560 483.840 403.200} 46 of 100  Thread : 2
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {483.840 322.560 564.480 403.200} 47 of 100  Thread : 2
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {645.120 322.560 725.760 403.200} 49 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {241.920 403.200 322.560 483.840} 54 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {564.480 403.200 645.120 483.840} 58 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {483.840 403.200 564.480 483.840} 57 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {725.760 403.200 800.000 483.840} 60 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {322.560 322.560 403.200 403.200} 45 of 100  Thread : 2
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {645.120 403.200 725.760 483.840} 59 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {483.840 483.840 564.480 564.480} 67 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {80.640 483.840 161.280 564.480} 62 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {322.560 403.200 403.200 483.840} 55 of 100  Thread : 2
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {564.480 483.840 645.120 564.480} 68 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {0.000 483.840 80.640 564.480} 61 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {161.280 483.840 241.920 564.480} 63 of 100  Thread : 2
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {645.120 483.840 725.760 564.480} 69 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {322.560 483.840 403.200 564.480} 65 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {725.760 483.840 800.000 564.480} 70 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {241.920 483.840 322.560 564.480} 64 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {403.200 483.840 483.840 564.480} 66 of 100  Thread : 2
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {80.640 564.480 161.280 645.120} 72 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {241.920 564.480 322.560 645.120} 74 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {564.480 564.480 645.120 645.120} 78 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {161.280 564.480 241.920 645.120} 73 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {483.840 564.480 564.480 645.120} 77 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {645.120 564.480 725.760 645.120} 79 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {322.560 564.480 403.200 645.120} 75 of 100  Thread : 2
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {0.000 645.120 80.640 725.760} 81 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {725.760 564.480 800.000 645.120} 80 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {161.280 645.120 241.920 725.760} 83 of 100  Thread : 2
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {322.560 645.120 403.200 725.760} 85 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {564.480 645.120 645.120 725.760} 88 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {80.640 645.120 161.280 725.760} 82 of 100  Thread : 2
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {241.920 645.120 322.560 725.760} 84 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {645.120 645.120 725.760 725.760} 89 of 100  Thread : 2
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {403.200 645.120 483.840 725.760} 86 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {0.000 725.760 80.640 800.000} 91 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {725.760 645.120 800.000 725.760} 90 of 100  Thread : 2
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {483.840 725.760 564.480 800.000} 97 of 100  Thread : 2
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {322.560 725.760 403.200 800.000} 95 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {564.480 725.760 645.120 800.000} 98 of 100  Thread : 2
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {80.640 725.760 161.280 800.000} 92 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {241.920 725.760 322.560 800.000} 94 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {645.120 725.760 725.760 800.000} 99 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {403.200 725.760 483.840 800.000} 96 of 100  Thread : 2
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {80.640 322.560 161.280 403.200} 42 of 100  Thread : 3
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {725.760 725.760 800.000 800.000} 100 of 100  Thread : 0
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {161.280 322.560 241.920 403.200} 43 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {161.280 403.200 241.920 483.840} 53 of 100  Thread : 1
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {0.000 403.200 80.640 483.840} 51 of 100  Thread : 3
[12/25 13:43:22     68s]  VERIFY DRC ...... Thread : 1 finished.
[12/25 13:43:22     68s]  VERIFY DRC ...... Thread : 2 finished.
[12/25 13:43:22     68s]  VERIFY DRC ...... Sub-Area: {80.640 403.200 161.280 483.840} 52 of 100  Thread : 3
[12/25 13:43:22     68s]  VERIFY DRC ...... Thread : 3 finished.

[12/25 13:43:22     68s]   Verification Complete : 0 Viols.
[12/25 13:43:22     68s] 
[12/25 13:43:22     68s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: -7.0M) ***
[12/25 13:43:22     68s] 
[12/25 13:43:22     68s] Un-suppress "**DIAG ..." messages.
[12/25 13:43:22     68s] Un-suppress "**WARN ..." messages.
[12/25 13:43:22     68s] verify_drc ends at Sun Dec 25 13:43:22 2022
sroute created 401 wires.
[12/25 13:43:22     68s] ViaGen created 9624 vias, deleted 0 via to avoid violation.
[12/25 13:43:22     68s] +--------+----------------+----------------+
[12/25 13:43:22     68s] |  Layer |     Created    |     Deleted    |
[12/25 13:43:22     68s] +--------+----------------+----------------+
[12/25 13:43:22     68s] |   M1   |       401      |       NA       |
[12/25 13:43:22     68s] |  VIA1  |      2406      |        0       |
[12/25 13:43:22     68s] |  VIA2  |      2406      |        0       |
[12/25 13:43:22     68s] |  VIA3  |      2406      |        0       |
[12/25 13:43:22     68s] |  VIA4  |      2406      |        0       |
[12/25 13:43:22     68s] +--------+----------------+----------------+
[12/25 13:43:22     68s] #% End sroute (date=12/25 13:43:22, total cpu=0:00:00.9, real=0:00:00.0, peak res=1656.7M, current mem=1656.7M)
[12/25 13:43:22     68s] <CMD> addEndCap -prefix PwrCap -preCap FILLCAP16A10TR -postCap FILLCAP16A10TR -flipY
[12/25 13:43:22     68s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[12/25 13:43:22     68s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[12/25 13:43:22     68s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[12/25 13:43:22     68s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[12/25 13:43:22     68s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[12/25 13:43:22     68s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[12/25 13:43:22     68s] **WARN: (IMPSP-5224):	Option '-flipY' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -flipY true'. 
[12/25 13:43:22     68s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[12/25 13:43:22     68s] update your script to use 'setEndCapMode -flipY true' and 'addEndCap'.
[12/25 13:43:22     68s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[12/25 13:43:22     68s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[12/25 13:43:22     68s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[12/25 13:43:22     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:1806.5M, EPOCH TIME: 1671997402.996968
[12/25 13:43:22     68s] z: 2, totalTracks: 1
[12/25 13:43:22     68s] z: 4, totalTracks: 1
[12/25 13:43:22     68s] z: 6, totalTracks: 1
[12/25 13:43:22     68s] z: 8, totalTracks: 1
[12/25 13:43:22     68s] #spOpts: VtWidth mergeVia=F 
[12/25 13:43:23     68s] All LLGs are deleted
[12/25 13:43:23     68s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1822.5M, EPOCH TIME: 1671997403.062100
[12/25 13:43:23     68s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1823.5M, EPOCH TIME: 1671997403.063025
[12/25 13:43:23     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1828.5M, EPOCH TIME: 1671997403.102991
[12/25 13:43:23     68s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1828.5M, EPOCH TIME: 1671997403.103254
[12/25 13:43:23     68s] Core basic site is TSMC65ADV10TSITE
[12/25 13:43:23     68s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1828.5M, EPOCH TIME: 1671997403.108111
[12/25 13:43:23     68s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.003, MEM:1836.5M, EPOCH TIME: 1671997403.111115
[12/25 13:43:23     68s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/25 13:43:23     68s] SiteArray: use 6,553,600 bytes
[12/25 13:43:23     68s] SiteArray: current memory after site array memory allocation 1836.5M
[12/25 13:43:23     68s] SiteArray: FP blocked sites are writable
[12/25 13:43:23     68s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.055, REAL:0.042, MEM:1836.5M, EPOCH TIME: 1671997403.145527
[12/25 13:43:23     68s] 
[12/25 13:43:23     68s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:43:23     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.068, MEM:1836.5M, EPOCH TIME: 1671997403.170950
[12/25 13:43:23     68s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1836.5MB).
[12/25 13:43:23     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.203, REAL:0.191, MEM:1836.5M, EPOCH TIME: 1671997403.187782
[12/25 13:43:23     68s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1836.5M, EPOCH TIME: 1671997403.201170
[12/25 13:43:23     68s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.007, REAL:0.007, MEM:1836.5M, EPOCH TIME: 1671997403.208382
[12/25 13:43:23     68s] Minimum row-size in sites for endcap insertion = 33.
[12/25 13:43:23     68s] Minimum number of sites for row blockage       = 1.
[12/25 13:43:23     68s] Inserted 400 pre-endcap <FILLCAP16A10TR> cells (prefix PwrCap).
[12/25 13:43:23     68s] Inserted 400 post-endcap <FILLCAP16A10TR> cells (prefix PwrCap).
[12/25 13:43:23     68s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1836.5M, EPOCH TIME: 1671997403.227054
[12/25 13:43:23     68s] For 800 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/25 13:43:23     68s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.002, REAL:0.002, MEM:1836.5M, EPOCH TIME: 1671997403.228845
[12/25 13:43:23     68s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1836.5M, EPOCH TIME: 1671997403.228900
[12/25 13:43:23     68s] All LLGs are deleted
[12/25 13:43:23     68s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1836.5M, EPOCH TIME: 1671997403.239652
[12/25 13:43:23     68s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1836.5M, EPOCH TIME: 1671997403.240492
[12/25 13:43:23     69s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.015, REAL:0.015, MEM:1827.5M, EPOCH TIME: 1671997403.244312
[12/25 13:43:23     69s] <CMD> addWellTap -cell FILLTIE2A10TR -cellInterval 30 -prefix TAP
[12/25 13:43:23     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1827.5M, EPOCH TIME: 1671997403.253087
[12/25 13:43:23     69s] z: 2, totalTracks: 1
[12/25 13:43:23     69s] z: 4, totalTracks: 1
[12/25 13:43:23     69s] z: 6, totalTracks: 1
[12/25 13:43:23     69s] z: 8, totalTracks: 1
[12/25 13:43:23     69s] #spOpts: VtWidth mergeVia=F 
[12/25 13:43:23     69s] All LLGs are deleted
[12/25 13:43:23     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1830.5M, EPOCH TIME: 1671997403.307656
[12/25 13:43:23     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1830.5M, EPOCH TIME: 1671997403.308412
[12/25 13:43:23     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1835.5M, EPOCH TIME: 1671997403.348453
[12/25 13:43:23     69s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1835.5M, EPOCH TIME: 1671997403.348706
[12/25 13:43:23     69s] Core basic site is TSMC65ADV10TSITE
[12/25 13:43:23     69s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1835.5M, EPOCH TIME: 1671997403.352871
[12/25 13:43:23     69s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.003, MEM:1835.5M, EPOCH TIME: 1671997403.356325
[12/25 13:43:23     69s] Fast DP-INIT is on for default
[12/25 13:43:23     69s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.037, MEM:1835.5M, EPOCH TIME: 1671997403.385784
[12/25 13:43:23     69s] 
[12/25 13:43:23     69s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:43:23     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.077, REAL:0.065, MEM:1835.5M, EPOCH TIME: 1671997403.412999
[12/25 13:43:23     69s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1835.5MB).
[12/25 13:43:23     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.188, REAL:0.176, MEM:1835.5M, EPOCH TIME: 1671997403.429288
[12/25 13:43:23     69s] For 11200 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/25 13:43:23     69s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1840.2M, EPOCH TIME: 1671997403.538123
[12/25 13:43:23     69s] All LLGs are deleted
[12/25 13:43:23     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1840.2M, EPOCH TIME: 1671997403.551419
[12/25 13:43:23     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:1840.2M, EPOCH TIME: 1671997403.553692
[12/25 13:43:23     69s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.019, REAL:0.019, MEM:1840.2M, EPOCH TIME: 1671997403.556925
[12/25 13:43:23     69s] Inserted 11200 well-taps <FILLTIE2A10TR> cells (prefix TAP).
[12/25 13:43:23     69s] <CMD> setNanoRouteMode -routeInsertAntennaDiode false
[12/25 13:43:23     69s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[12/25 13:43:23     69s] <CMD> report_message -start_cmd
[12/25 13:43:23     69s] <CMD> getRouteMode -maxRouteLayer -quiet
[12/25 13:43:23     69s] <CMD> getRouteMode -user -maxRouteLayer
[12/25 13:43:23     69s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -user -maxRouteLayer
[12/25 13:43:23     69s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/25 13:43:23     69s] <CMD> getPlaceMode -timingDriven -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -adaptive -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/25 13:43:23     69s] <CMD> getPlaceMode -ignoreScan -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -user -ignoreScan
[12/25 13:43:23     69s] <CMD> getPlaceMode -repairPlace -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -user -repairPlace
[12/25 13:43:23     69s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/25 13:43:23     69s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/25 13:43:23     69s] <CMD> um::push_snapshot_stack
[12/25 13:43:23     69s] <CMD> getDesignMode -quiet -flowEffort
[12/25 13:43:23     69s] <CMD> getDesignMode -highSpeedCore -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -quiet -adaptive
[12/25 13:43:23     69s] <CMD> set spgFlowInInitialPlace 1
[12/25 13:43:23     69s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -softGuide -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/25 13:43:23     69s] <CMD> getPlaceMode -sdpPlace -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -sdpPlace -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/25 13:43:23     69s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/25 13:43:23     69s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/25 13:43:23     69s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 30696, percentage of missing scan cell = 0.00% (0 / 30696)
[12/25 13:43:23     69s] <CMD> getPlaceMode -place_check_library -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -trimView -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/25 13:43:23     69s] <CMD> getPlaceMode -congEffort -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/25 13:43:23     69s] <CMD> getPlaceMode -ignoreScan -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -user -ignoreScan
[12/25 13:43:23     69s] <CMD> getPlaceMode -repairPlace -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -user -repairPlace
[12/25 13:43:23     69s] <CMD> getPlaceMode -congEffort -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -fp -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -timingDriven -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -user -timingDriven
[12/25 13:43:23     69s] <CMD> getPlaceMode -fastFp -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -clusterMode -quiet
[12/25 13:43:23     69s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/25 13:43:23     69s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/25 13:43:23     69s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -forceTiming -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -fp -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -fp -quiet
[12/25 13:43:23     69s] <CMD> getExtractRCMode -quiet -engine
[12/25 13:43:23     69s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/25 13:43:23     69s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/25 13:43:23     69s] <CMD> getAnalysisMode -quiet -cppr
[12/25 13:43:23     69s] <CMD> setExtractRCMode -engine preRoute
[12/25 13:43:23     69s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/25 13:43:23     69s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/25 13:43:23     69s] <CMD_INTERNAL> isAnalysisModeSetup
[12/25 13:43:23     69s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/25 13:43:23     69s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/25 13:43:23     69s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[12/25 13:43:23     69s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -quiet -clusterMode
[12/25 13:43:23     69s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/25 13:43:23     69s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[12/25 13:43:23     69s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/25 13:43:23     69s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[12/25 13:43:23     69s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -user -resetCombineRFLevel
[12/25 13:43:23     69s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[12/25 13:43:23     69s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[12/25 13:43:23     69s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[12/25 13:43:23     69s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/25 13:43:23     69s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/25 13:43:23     69s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/25 13:43:23     69s] <CMD> setPlaceMode -reset -ignoreScan
[12/25 13:43:23     69s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/25 13:43:23     69s] <CMD_INTERNAL> colorizeGeometry
[12/25 13:43:23     69s] #Start colorize_geometry on Sun Dec 25 13:43:23 2022
[12/25 13:43:23     69s] #
[12/25 13:43:23     69s] ### Time Record (colorize_geometry) is installed.
[12/25 13:43:23     69s] ### Time Record (Pre Callback) is installed.
[12/25 13:43:23     69s] ### Time Record (Pre Callback) is uninstalled.
[12/25 13:43:23     69s] ### Time Record (DB Import) is installed.
[12/25 13:43:23     69s] ### info: trigger incremental cell import ( 916 new cells ).
[12/25 13:43:23     69s] ### info: trigger incremental reloading library data ( #cell = 916 ).
[12/25 13:43:24     69s] #WARNING (NRDB-166) Boundary for CELL_VIEW toplevel_498,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[12/25 13:43:24     70s] ### import design signature (20): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1940476291 placement=1991893766 pin_access=1 inst_pattern=1
[12/25 13:43:24     70s] ### Time Record (DB Import) is uninstalled.
[12/25 13:43:24     70s] ### Time Record (DB Export) is installed.
[12/25 13:43:24     70s] Extracting standard cell pins and blockage ...... 
[12/25 13:43:24     70s] Pin and blockage extraction finished
[12/25 13:43:24     70s] ### export design design signature (21): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1940476291 placement=1991893766 pin_access=1 inst_pattern=1
[12/25 13:43:24     70s] ### Time Record (DB Export) is uninstalled.
[12/25 13:43:24     70s] ### Time Record (Post Callback) is installed.
[12/25 13:43:24     70s] ### Time Record (Post Callback) is uninstalled.
[12/25 13:43:24     70s] #
[12/25 13:43:24     70s] #colorize_geometry statistics:
[12/25 13:43:24     70s] #Cpu time = 00:00:01
[12/25 13:43:24     70s] #Elapsed time = 00:00:01
[12/25 13:43:24     70s] #Increased memory = 85.85 (MB)
[12/25 13:43:24     70s] #Total memory = 1762.59 (MB)
[12/25 13:43:24     70s] #Peak memory = 1889.86 (MB)
[12/25 13:43:24     70s] #Number of warnings = 1
[12/25 13:43:24     70s] #Total number of warnings = 2
[12/25 13:43:24     70s] #Number of fails = 0
[12/25 13:43:24     70s] #Total number of fails = 0
[12/25 13:43:24     70s] #Complete colorize_geometry on Sun Dec 25 13:43:24 2022
[12/25 13:43:24     70s] #
[12/25 13:43:24     70s] ### import design signature (22): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/25 13:43:24     70s] ### Time Record (colorize_geometry) is uninstalled.
[12/25 13:43:24     70s] ### 
[12/25 13:43:24     70s] ###   Scalability Statistics
[12/25 13:43:24     70s] ### 
[12/25 13:43:24     70s] ### ------------------------+----------------+----------------+----------------+
[12/25 13:43:24     70s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/25 13:43:24     70s] ### ------------------------+----------------+----------------+----------------+
[12/25 13:43:24     70s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/25 13:43:24     70s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/25 13:43:24     70s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[12/25 13:43:24     70s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/25 13:43:24     70s] ###   Entire Command        |        00:00:01|        00:00:01|             1.1|
[12/25 13:43:24     70s] ### ------------------------+----------------+----------------+----------------+
[12/25 13:43:24     70s] ### 
[12/25 13:43:24     70s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/25 13:43:24     70s] *** Starting placeDesign default flow ***
[12/25 13:43:24     70s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/25 13:43:24     70s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[12/25 13:43:24     70s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/25 13:43:24     70s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/25 13:43:24     70s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/25 13:43:24     70s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/25 13:43:24     70s] <CMD> deleteBufferTree -decloneInv
[12/25 13:43:24     70s] ### Creating LA Mngr. totSessionCpu=0:01:11 mem=1914.5M
[12/25 13:43:24     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:11 mem=1914.5M
[12/25 13:43:24     70s] *** Start deleteBufferTree ***
[12/25 13:43:29     75s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/25 13:43:29     75s] Info: Detect buffers to remove automatically.
[12/25 13:43:29     75s] Analyzing netlist ...
[12/25 13:43:30     76s] Updating netlist
[12/25 13:43:30     76s] 
[12/25 13:43:32     78s] *summary: 851 instances (buffers/inverters) removed
[12/25 13:43:32     78s] *** Finish deleteBufferTree (0:00:07.5) ***
[12/25 13:43:32     78s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/25 13:43:32     78s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[12/25 13:43:32     78s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/25 13:43:32     78s] <CMD> all_setup_analysis_views
[12/25 13:43:32     78s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/25 13:43:32     78s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/25 13:43:32     78s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[12/25 13:43:32     78s] <CMD> getPlaceMode -quiet -expSkipGP
[12/25 13:43:32     78s] Enhanced MH flow has been turned off for floorplan mode.
[12/25 13:43:32     78s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1964.9M, EPOCH TIME: 1671997412.562879
[12/25 13:43:32     78s] Deleted 0 physical inst  (cell - / prefix -).
[12/25 13:43:32     78s] Did not delete 12000 physical insts as they were marked preplaced.
[12/25 13:43:32     78s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.005, REAL:0.005, MEM:1964.9M, EPOCH TIME: 1671997412.568034
[12/25 13:43:32     78s] INFO: #ExclusiveGroups=0
[12/25 13:43:32     78s] INFO: There are no Exclusive Groups.
[12/25 13:43:32     78s] *** Starting "NanoPlace(TM) placement v#2 (mem=1964.9M)" ...
[12/25 13:43:32     78s] <CMD> setDelayCalMode -engine feDc
[12/25 13:43:32     78s] No user-set net weight.
[12/25 13:43:32     78s] Net fanout histogram:
[12/25 13:43:32     78s] 2		: 70328 (60.6%) nets
[12/25 13:43:32     78s] 3		: 32308 (27.8%) nets
[12/25 13:43:32     78s] 4     -	14	: 10983 (9.5%) nets
[12/25 13:43:32     78s] 15    -	39	: 2065 (1.8%) nets
[12/25 13:43:32     78s] 40    -	79	: 139 (0.1%) nets
[12/25 13:43:32     78s] 80    -	159	: 156 (0.1%) nets
[12/25 13:43:32     78s] 160   -	319	: 70 (0.1%) nets
[12/25 13:43:32     78s] 320   -	639	: 16 (0.0%) nets
[12/25 13:43:32     78s] 640   -	1279	: 3 (0.0%) nets
[12/25 13:43:32     78s] 1280  -	2559	: 1 (0.0%) nets
[12/25 13:43:32     78s] 2560  -	5119	: 0 (0.0%) nets
[12/25 13:43:32     78s] 5120+		: 1 (0.0%) nets
[12/25 13:43:32     78s] no activity file in design. spp won't run.
[12/25 13:43:32     78s] Options: ignoreScan pinGuide congEffort=low gpeffort=fp 
[12/25 13:43:32     78s] Scan chains were not defined.
[12/25 13:43:32     78s] z: 2, totalTracks: 1
[12/25 13:43:32     78s] z: 4, totalTracks: 1
[12/25 13:43:32     78s] z: 6, totalTracks: 1
[12/25 13:43:32     78s] z: 8, totalTracks: 1
[12/25 13:43:32     78s] All LLGs are deleted
[12/25 13:43:32     78s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1964.9M, EPOCH TIME: 1671997412.748612
[12/25 13:43:32     78s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1964.9M, EPOCH TIME: 1671997412.749436
[12/25 13:43:32     78s] #std cell=124871 (12000 fixed + 112871 movable) #buf cell=0 #inv cell=8112 #block=0 (0 floating + 0 preplaced)
[12/25 13:43:32     78s] #ioInst=0 #net=116070 #term=454006 #term/net=3.91, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=19
[12/25 13:43:32     78s] stdCell: 124871 single + 0 double + 0 multi
[12/25 13:43:32     78s] Total standard cell length = 264.4316 (mm), area = 0.5289 (mm^2)
[12/25 13:43:32     78s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1964.9M, EPOCH TIME: 1671997412.802973
[12/25 13:43:32     78s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1964.9M, EPOCH TIME: 1671997412.803214
[12/25 13:43:32     78s] Core basic site is TSMC65ADV10TSITE
[12/25 13:43:32     78s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1964.9M, EPOCH TIME: 1671997412.808586
[12/25 13:43:32     78s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.003, MEM:1972.9M, EPOCH TIME: 1671997412.811954
[12/25 13:43:32     78s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/25 13:43:32     78s] SiteArray: use 6,553,600 bytes
[12/25 13:43:32     78s] SiteArray: current memory after site array memory allocation 1972.9M
[12/25 13:43:32     78s] SiteArray: FP blocked sites are writable
[12/25 13:43:32     78s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.057, REAL:0.045, MEM:1972.9M, EPOCH TIME: 1671997412.847769
[12/25 13:43:32     78s] 
[12/25 13:43:32     78s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:43:32     78s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.104, REAL:0.092, MEM:1972.9M, EPOCH TIME: 1671997412.894611
[12/25 13:43:32     78s] OPERPROF: Starting pre-place ADS at level 1, MEM:1972.9M, EPOCH TIME: 1671997412.894730
[12/25 13:43:32     78s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1972.9M, EPOCH TIME: 1671997412.961660
[12/25 13:43:32     78s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1972.9M, EPOCH TIME: 1671997412.961774
[12/25 13:43:32     78s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1972.9M, EPOCH TIME: 1671997412.961985
[12/25 13:43:32     78s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1972.9M, EPOCH TIME: 1671997412.962018
[12/25 13:43:32     78s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1972.9M, EPOCH TIME: 1671997412.962044
[12/25 13:43:32     78s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.008, REAL:0.009, MEM:1972.9M, EPOCH TIME: 1671997412.970590
[12/25 13:43:32     78s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1972.9M, EPOCH TIME: 1671997412.970693
[12/25 13:43:32     78s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.001, REAL:0.001, MEM:1972.9M, EPOCH TIME: 1671997412.971364
[12/25 13:43:32     78s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.009, REAL:0.009, MEM:1972.9M, EPOCH TIME: 1671997412.971401
[12/25 13:43:32     78s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.011, MEM:1972.9M, EPOCH TIME: 1671997412.972162
[12/25 13:43:33     79s] ADSU 0.822 -> 0.829. GS 16.000
[12/25 13:43:33     79s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.211, REAL:0.212, MEM:1972.9M, EPOCH TIME: 1671997413.107037
[12/25 13:43:33     79s] Average module density = 0.829.
[12/25 13:43:33     79s] Density for the design = 0.829.
[12/25 13:43:33     79s]        = stdcell_area 1286958 sites (514783 um^2) / alloc_area 1551501 sites (620600 um^2).
[12/25 13:43:33     79s] Pin Density = 0.2838.
[12/25 13:43:33     79s]             = total # of pins 454006 / total area 1600000.
[12/25 13:43:33     79s] OPERPROF: Starting spMPad at level 1, MEM:1925.9M, EPOCH TIME: 1671997413.165388
[12/25 13:43:33     79s] OPERPROF:   Starting spContextMPad at level 2, MEM:1925.9M, EPOCH TIME: 1671997413.173966
[12/25 13:43:33     79s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1925.9M, EPOCH TIME: 1671997413.174068
[12/25 13:43:33     79s] OPERPROF: Finished spMPad at level 1, CPU:0.009, REAL:0.009, MEM:1925.9M, EPOCH TIME: 1671997413.174096
[12/25 13:43:33     79s] Initial padding reaches pin density 0.500 for top
[12/25 13:43:33     79s] InitPadU 0.829 -> 0.950 for top
[12/25 13:43:33     79s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[12/25 13:43:33     79s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1925.9M, EPOCH TIME: 1671997413.476366
[12/25 13:43:33     79s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.024, REAL:0.024, MEM:1925.9M, EPOCH TIME: 1671997413.500087
[12/25 13:43:33     79s] === lastAutoLevel = 10 
[12/25 13:43:33     79s] OPERPROF: Starting spInitNetWt at level 1, MEM:1925.9M, EPOCH TIME: 1671997413.650017
[12/25 13:43:33     79s] no activity file in design. spp won't run.
[12/25 13:43:33     79s] [spp] 0
[12/25 13:43:33     79s] [adp] 0:1:1:3
[12/25 13:43:33     79s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.035, REAL:0.036, MEM:1925.9M, EPOCH TIME: 1671997413.685616
[12/25 13:43:33     79s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/25 13:43:33     79s] OPERPROF: Starting npMain at level 1, MEM:1925.9M, EPOCH TIME: 1671997413.708063
[12/25 13:43:35     80s] OPERPROF:   Starting npPlace at level 2, MEM:2133.5M, EPOCH TIME: 1671997415.012003
[12/25 13:43:36     83s] Iteration  1: Total net bbox = 3.544e+04 (2.27e+04 1.27e+04)
[12/25 13:43:36     83s]               Est.  stn bbox = 4.425e+04 (2.76e+04 1.66e+04)
[12/25 13:43:36     83s]               cpu = 0:00:02.8 real = 0:00:01.0 mem = 2380.5M
[12/25 13:43:36     83s] Iteration  2: Total net bbox = 3.544e+04 (2.27e+04 1.27e+04)
[12/25 13:43:36     83s]               Est.  stn bbox = 4.425e+04 (2.76e+04 1.66e+04)
[12/25 13:43:36     83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2382.2M
[12/25 13:43:36     83s] exp_mt_sequential is set from setPlaceMode option to 1
[12/25 13:43:36     83s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=4)
[12/25 13:43:36     83s] place_exp_mt_interval set to default 32
[12/25 13:43:36     83s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/25 13:43:38     90s] Iteration  3: Total net bbox = 5.813e+04 (3.41e+04 2.41e+04)
[12/25 13:43:38     90s]               Est.  stn bbox = 8.045e+04 (4.71e+04 3.33e+04)
[12/25 13:43:38     90s]               cpu = 0:00:07.0 real = 0:00:02.0 mem = 2661.0M
[12/25 13:43:42    102s] Iteration  4: Total net bbox = 1.096e+06 (5.48e+05 5.48e+05)
[12/25 13:43:42    102s]               Est.  stn bbox = 1.513e+06 (7.47e+05 7.66e+05)
[12/25 13:43:42    102s]               cpu = 0:00:12.3 real = 0:00:04.0 mem = 2660.7M
[12/25 13:43:45    114s] Iteration  5: Total net bbox = 1.313e+06 (6.94e+05 6.18e+05)
[12/25 13:43:45    114s]               Est.  stn bbox = 1.850e+06 (9.80e+05 8.70e+05)
[12/25 13:43:45    114s]               cpu = 0:00:12.3 real = 0:00:03.0 mem = 2662.4M
[12/25 13:43:45    114s] OPERPROF:   Finished npPlace at level 2, CPU:34.471, REAL:10.598, MEM:2630.4M, EPOCH TIME: 1671997425.610269
[12/25 13:43:45    114s] OPERPROF: Finished npMain at level 1, CPU:35.248, REAL:12.021, MEM:2630.4M, EPOCH TIME: 1671997425.729483
[12/25 13:43:45    115s] OPERPROF: Starting npMain at level 1, MEM:2630.4M, EPOCH TIME: 1671997425.799575
[12/25 13:43:46    116s] OPERPROF:   Starting npPlace at level 2, MEM:2662.4M, EPOCH TIME: 1671997426.332962
[12/25 13:43:51    136s] Iteration  6: Total net bbox = 1.400e+06 (7.13e+05 6.87e+05)
[12/25 13:43:51    136s]               Est.  stn bbox = 2.028e+06 (1.03e+06 9.94e+05)
[12/25 13:43:51    136s]               cpu = 0:00:20.1 real = 0:00:05.0 mem = 2787.7M
[12/25 13:43:52    136s] OPERPROF:   Finished npPlace at level 2, CPU:20.283, REAL:5.670, MEM:2752.7M, EPOCH TIME: 1671997432.003450
[12/25 13:43:52    136s] OPERPROF: Finished npMain at level 1, CPU:21.576, REAL:6.328, MEM:2688.7M, EPOCH TIME: 1671997432.127273
[12/25 13:43:52    136s] Iteration  7: Total net bbox = 1.491e+06 (7.97e+05 6.94e+05)
[12/25 13:43:52    136s]               Est.  stn bbox = 2.120e+06 (1.12e+06 1.00e+06)
[12/25 13:43:52    136s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2688.7M
[12/25 13:43:52    136s] Iteration  8: Total net bbox = 1.491e+06 (7.97e+05 6.94e+05)
[12/25 13:43:52    136s]               Est.  stn bbox = 2.120e+06 (1.12e+06 1.00e+06)
[12/25 13:43:52    136s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2688.7M
[12/25 13:43:52    136s] OPERPROF: Starting npMain at level 1, MEM:2688.7M, EPOCH TIME: 1671997432.495728
[12/25 13:43:53    138s] OPERPROF:   Starting npPlace at level 2, MEM:2720.7M, EPOCH TIME: 1671997433.029756
[12/25 13:43:58    158s] OPERPROF:   Finished npPlace at level 2, CPU:20.460, REAL:5.698, MEM:2752.7M, EPOCH TIME: 1671997438.727499
[12/25 13:43:58    158s] OPERPROF: Finished npMain at level 1, CPU:21.767, REAL:6.365, MEM:2688.7M, EPOCH TIME: 1671997438.860868
[12/25 13:43:59    158s] Iteration  9: Total net bbox = 1.618e+06 (8.64e+05 7.54e+05)
[12/25 13:43:59    158s]               Est.  stn bbox = 2.319e+06 (1.22e+06 1.10e+06)
[12/25 13:43:59    158s]               cpu = 0:00:22.0 real = 0:00:07.0 mem = 2688.7M
[12/25 13:43:59    159s] Iteration 10: Total net bbox = 1.618e+06 (8.64e+05 7.54e+05)
[12/25 13:43:59    159s]               Est.  stn bbox = 2.319e+06 (1.22e+06 1.10e+06)
[12/25 13:43:59    159s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2688.7M
[12/25 13:43:59    159s] OPERPROF: Starting npMain at level 1, MEM:2688.7M, EPOCH TIME: 1671997439.251144
[12/25 13:43:59    160s] OPERPROF:   Starting npPlace at level 2, MEM:2720.7M, EPOCH TIME: 1671997439.818083
[12/25 13:44:08    191s] OPERPROF:   Finished npPlace at level 2, CPU:31.545, REAL:8.693, MEM:2752.7M, EPOCH TIME: 1671997448.511162
[12/25 13:44:08    192s] OPERPROF: Finished npMain at level 1, CPU:32.911, REAL:9.394, MEM:2688.7M, EPOCH TIME: 1671997448.644741
[12/25 13:44:08    192s] Iteration 11: Total net bbox = 1.778e+06 (9.40e+05 8.38e+05)
[12/25 13:44:08    192s]               Est.  stn bbox = 2.525e+06 (1.32e+06 1.20e+06)
[12/25 13:44:08    192s]               cpu = 0:00:33.1 real = 0:00:09.0 mem = 2688.7M
[12/25 13:44:08    192s] Iteration 12: Total net bbox = 1.778e+06 (9.40e+05 8.38e+05)
[12/25 13:44:08    192s]               Est.  stn bbox = 2.525e+06 (1.32e+06 1.20e+06)
[12/25 13:44:08    192s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2688.7M
[12/25 13:44:09    192s] OPERPROF: Starting npMain at level 1, MEM:2688.7M, EPOCH TIME: 1671997449.034375
[12/25 13:44:09    193s] OPERPROF:   Starting npPlace at level 2, MEM:2720.7M, EPOCH TIME: 1671997449.620718
[12/25 13:44:18    225s] OPERPROF:   Finished npPlace at level 2, CPU:32.063, REAL:8.817, MEM:2752.7M, EPOCH TIME: 1671997458.437679
[12/25 13:44:18    225s] OPERPROF: Finished npMain at level 1, CPU:33.428, REAL:9.538, MEM:2688.7M, EPOCH TIME: 1671997458.572604
[12/25 13:44:18    226s] Iteration 13: Total net bbox = 1.824e+06 (9.66e+05 8.58e+05)
[12/25 13:44:18    226s]               Est.  stn bbox = 2.581e+06 (1.35e+06 1.23e+06)
[12/25 13:44:18    226s]               cpu = 0:00:33.6 real = 0:00:10.0 mem = 2688.7M
[12/25 13:44:18    226s] Iteration 14: Total net bbox = 1.824e+06 (9.66e+05 8.58e+05)
[12/25 13:44:18    226s]               Est.  stn bbox = 2.581e+06 (1.35e+06 1.23e+06)
[12/25 13:44:18    226s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2688.7M
[12/25 13:44:18    226s] [adp] clock
[12/25 13:44:18    226s] [adp] weight, nr nets, wire length
[12/25 13:44:18    226s] [adp]      0       11  2396.617000
[12/25 13:44:18    226s] [adp] data
[12/25 13:44:18    226s] [adp] weight, nr nets, wire length
[12/25 13:44:18    226s] [adp]      0   116059  1821864.087000
[12/25 13:44:18    226s] [adp] 0.000000|0.000000|0.000000
[12/25 13:44:19    226s] Iteration 15: Total net bbox = 1.824e+06 (9.66e+05 8.58e+05)
[12/25 13:44:19    226s]               Est.  stn bbox = 2.581e+06 (1.35e+06 1.23e+06)
[12/25 13:44:19    226s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2688.7M
[12/25 13:44:19    226s] *** cost = 1.824e+06 (9.66e+05 8.58e+05) (cpu for global=0:02:27) real=0:00:46.0***
[12/25 13:44:19    226s] Placement multithread real runtime: 0:00:46.0 with 4 threads.
[12/25 13:44:19    226s] Saved padding area to DB
[12/25 13:44:19    226s] All LLGs are deleted
[12/25 13:44:19    226s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2688.7M, EPOCH TIME: 1671997459.268124
[12/25 13:44:19    226s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:2688.7M, EPOCH TIME: 1671997459.270734
[12/25 13:44:19    226s] Solver runtime cpu: 0:02:12 real: 0:00:35.8
[12/25 13:44:19    226s] Core Placement runtime cpu: 0:02:25 real: 0:00:43.0
[12/25 13:44:19    226s] *** End of Placement (cpu=0:02:28, real=0:00:47.0, mem=2688.7M) ***
[12/25 13:44:19    226s] <CMD> setDelayCalMode -engine aae
[12/25 13:44:19    226s] <CMD> all_setup_analysis_views
[12/25 13:44:19    226s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/25 13:44:19    226s] <CMD> get_ccopt_clock_trees *
[12/25 13:44:19    226s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -timingEffort
[12/25 13:44:19    226s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/25 13:44:19    226s] <CMD> all_setup_analysis_views
[12/25 13:44:19    226s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/25 13:44:19    226s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/25 13:44:19    226s] <CMD> setPlaceMode -reset -improveWithPsp
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/25 13:44:19    226s] <CMD> getPlaceMode -congRepair -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -fp -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -nrgrAware -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -fp -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/25 13:44:19    226s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/25 13:44:19    226s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[12/25 13:44:19    226s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -congRepair
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/25 13:44:19    226s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/25 13:44:19    226s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/25 13:44:19    226s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/25 13:44:19    226s] <CMD> all_setup_analysis_views
[12/25 13:44:19    226s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -timingEffort
[12/25 13:44:19    226s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/25 13:44:19    226s] *** Finishing placeDesign default flow ***
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/25 13:44:19    226s] **placeDesign ... cpu = 0: 2:37, real = 0: 0:56, mem = 2104.7M **
[12/25 13:44:19    226s] <CMD> getPlaceMode -trimView -quiet
[12/25 13:44:19    226s] <CMD> getOptMode -quiet -viewOptPolishing
[12/25 13:44:19    226s] <CMD> getOptMode -quiet -fastViewOpt
[12/25 13:44:19    226s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/25 13:44:19    226s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[12/25 13:44:19    226s] Tdgp not successfully inited but do clear! skip clearing
[12/25 13:44:19    226s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/25 13:44:19    226s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/25 13:44:19    226s] <CMD> setExtractRCMode -engine preRoute
[12/25 13:44:19    226s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/25 13:44:19    226s] <CMD> setPlaceMode -reset -ignoreScan
[12/25 13:44:19    226s] <CMD> setPlaceMode -reset -repairPlace
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/25 13:44:19    226s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[12/25 13:44:19    226s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/25 13:44:19    226s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[12/25 13:44:19    226s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -clusterMode
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/25 13:44:19    226s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/25 13:44:19    226s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/25 13:44:19    226s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/25 13:44:19    226s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/25 13:44:19    226s] <CMD> getPlaceMode -fp -quiet
[12/25 13:44:19    226s] INFO: Finished place_design in floorplan mode - no legalization done.
[12/25 13:44:19    226s] 
[12/25 13:44:19    226s] <CMD> getPlaceMode -quickCTS -quiet
[12/25 13:44:19    226s] <CMD> set spgFlowInInitialPlace 0
[12/25 13:44:19    226s] <CMD> getPlaceMode -user -maxRouteLayer
[12/25 13:44:19    226s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/25 13:44:19    226s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/25 13:44:19    226s] <CMD> getDesignMode -quiet -flowEffort
[12/25 13:44:19    226s] <CMD> report_message -end_cmd
[12/25 13:44:19    226s] 
[12/25 13:44:19    226s] *** Summary of all messages that are not suppressed in this session:
[12/25 13:44:19    226s] Severity  ID               Count  Summary                                  
[12/25 13:44:19    226s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/25 13:44:19    226s] *** Message Summary: 1 warning(s), 0 error(s)
[12/25 13:44:19    226s] 
[12/25 13:44:19    226s] <CMD> um::create_snapshot -name final -auto min
[12/25 13:44:19    226s] <CMD> um::pop_snapshot_stack
[12/25 13:44:19    226s] <CMD> um::create_snapshot -name place_design
[12/25 13:44:19    226s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/25 13:44:19    226s] <CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
[12/25 13:44:19    226s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command refinePlace is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/25 13:44:19    226s] Enhanced MH flow has been turned off for floorplan mode.
[12/25 13:44:19    226s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2104.7M, EPOCH TIME: 1671997459.463766
[12/25 13:44:19    226s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2104.7M, EPOCH TIME: 1671997459.463844
[12/25 13:44:19    226s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2104.7M, EPOCH TIME: 1671997459.463894
[12/25 13:44:19    226s] z: 2, totalTracks: 1
[12/25 13:44:19    226s] z: 4, totalTracks: 1
[12/25 13:44:19    226s] z: 6, totalTracks: 1
[12/25 13:44:19    226s] z: 8, totalTracks: 1
[12/25 13:44:19    226s] All LLGs are deleted
[12/25 13:44:19    226s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2104.7M, EPOCH TIME: 1671997459.525663
[12/25 13:44:19    226s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.001, REAL:0.001, MEM:2104.7M, EPOCH TIME: 1671997459.526426
[12/25 13:44:19    226s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2104.7M, EPOCH TIME: 1671997459.566507
[12/25 13:44:19    226s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2104.7M, EPOCH TIME: 1671997459.570530
[12/25 13:44:19    226s] Core basic site is TSMC65ADV10TSITE
[12/25 13:44:19    226s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2104.7M, EPOCH TIME: 1671997459.574909
[12/25 13:44:19    226s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.005, REAL:0.004, MEM:2104.7M, EPOCH TIME: 1671997459.578875
[12/25 13:44:19    226s] Fast DP-INIT is on for default
[12/25 13:44:19    226s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.048, REAL:0.035, MEM:2104.7M, EPOCH TIME: 1671997459.605440
[12/25 13:44:19    226s] 
[12/25 13:44:19    226s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:44:19    226s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.105, REAL:0.092, MEM:2104.7M, EPOCH TIME: 1671997459.658060
[12/25 13:44:19    227s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2104.7MB).
[12/25 13:44:19    227s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.269, REAL:0.256, MEM:2104.7M, EPOCH TIME: 1671997459.720126
[12/25 13:44:19    227s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.269, REAL:0.256, MEM:2104.7M, EPOCH TIME: 1671997459.720175
[12/25 13:44:19    227s] TDRefine: refinePlace mode is spiral
[12/25 13:44:19    227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2702082.1
[12/25 13:44:19    227s] OPERPROF:   Starting RefinePlace at level 2, MEM:2104.7M, EPOCH TIME: 1671997459.726127
[12/25 13:44:19    227s] *** Starting refinePlace (0:03:47 mem=2104.7M) ***
[12/25 13:44:19    227s] Total net bbox length = 1.824e+06 (9.664e+05 8.580e+05) (ext = 1.480e+03)
[12/25 13:44:19    227s] 
[12/25 13:44:19    227s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:44:19    227s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/25 13:44:19    227s] (I)      Default power domain name = toplevel_498
[12/25 13:44:19    227s] .Default power domain name = toplevel_498
[12/25 13:44:19    227s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:2104.7M, EPOCH TIME: 1671997459.922989
[12/25 13:44:19    227s] Starting refinePlace ...
[12/25 13:44:19    227s] Default power domain name = toplevel_498
[12/25 13:44:19    227s] .One DDP V2 for no tweak run.
[12/25 13:44:20    227s] Default power domain name = toplevel_498
[12/25 13:44:20    227s] .** Cut row section cpu time 0:00:00.0.
[12/25 13:44:20    227s]    Spread Effort: high, standalone mode, useDDP on.
[12/25 13:44:21    228s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:02.0, mem=2134.0MB) @(0:03:47 - 0:03:48).
[12/25 13:44:21    228s] Move report: preRPlace moves 112871 insts, mean move: 2.38 um, max move: 18.23 um 
[12/25 13:44:21    228s] 	Max move on inst (vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_4__8_): (791.49, 664.06) --> (775.20, 666.00)
[12/25 13:44:21    228s] 	Length: 24 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: DFFRPQX0P5MA10TR
[12/25 13:44:21    228s] wireLenOptFixPriorityInst 0 inst fixed
[12/25 13:44:21    228s] 
[12/25 13:44:21    228s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/25 13:44:22    230s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/25 13:44:22    230s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:01.0)
[12/25 13:44:22    230s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/25 13:44:22    230s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=2134.0MB) @(0:03:48 - 0:03:51).
[12/25 13:44:22    230s] Move report: Detail placement moves 112871 insts, mean move: 2.38 um, max move: 18.23 um 
[12/25 13:44:22    230s] 	Max move on inst (vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_4__8_): (791.49, 664.06) --> (775.20, 666.00)
[12/25 13:44:22    230s] 	Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 2134.0MB
[12/25 13:44:22    230s] Statistics of distance of Instance movement in refine placement:
[12/25 13:44:22    230s]   maximum (X+Y) =        18.23 um
[12/25 13:44:22    230s]   inst (vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_4__8_) with max move: (791.485, 664.056) -> (775.2, 666)
[12/25 13:44:22    230s]   mean    (X+Y) =         2.38 um
[12/25 13:44:22    230s] Summary Report:
[12/25 13:44:22    230s] Instances move: 112871 (out of 112871 movable)
[12/25 13:44:22    230s] Instances flipped: 0
[12/25 13:44:22    230s] Mean displacement: 2.38 um
[12/25 13:44:22    230s] Max displacement: 18.23 um (Instance: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_4__8_) (791.485, 664.056) -> (775.2, 666)
[12/25 13:44:22    230s] 	Length: 24 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: DFFRPQX0P5MA10TR
[12/25 13:44:22    230s] Total instances moved : 112871
[12/25 13:44:22    230s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.427, REAL:2.376, MEM:2134.0M, EPOCH TIME: 1671997462.298993
[12/25 13:44:22    230s] Total net bbox length = 2.029e+06 (1.061e+06 9.680e+05) (ext = 1.519e+03)
[12/25 13:44:22    230s] Runtime: CPU: 0:00:03.6 REAL: 0:00:03.0 MEM: 2134.0MB
[12/25 13:44:22    230s] [CPU] RefinePlace/total (cpu=0:00:03.6, real=0:00:03.0, mem=2134.0MB) @(0:03:47 - 0:03:51).
[12/25 13:44:22    230s] *** Finished refinePlace (0:03:51 mem=2134.0M) ***
[12/25 13:44:22    230s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2702082.1
[12/25 13:44:22    230s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.686, REAL:2.636, MEM:2134.0M, EPOCH TIME: 1671997462.362359
[12/25 13:44:22    230s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2134.0M, EPOCH TIME: 1671997462.368314
[12/25 13:44:22    230s] All LLGs are deleted
[12/25 13:44:22    230s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2134.0M, EPOCH TIME: 1671997462.381562
[12/25 13:44:22    230s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.056, REAL:0.057, MEM:2134.0M, EPOCH TIME: 1671997462.438154
[12/25 13:44:22    230s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.074, REAL:0.074, MEM:2105.0M, EPOCH TIME: 1671997462.442457
[12/25 13:44:22    230s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.040, REAL:2.979, MEM:2105.0M, EPOCH TIME: 1671997462.442532
[12/25 13:44:22    230s] <CMD> addTieHiLo -cell {TIEHIX1MA10TR TIELOX1MA10TR} -createHierPort true -reportHierPort true
[12/25 13:44:22    230s] OPERPROF: Starting DPlace-Init at level 1, MEM:2105.0M, EPOCH TIME: 1671997462.451820
[12/25 13:44:22    230s] z: 2, totalTracks: 1
[12/25 13:44:22    230s] z: 4, totalTracks: 1
[12/25 13:44:22    230s] z: 6, totalTracks: 1
[12/25 13:44:22    230s] z: 8, totalTracks: 1
[12/25 13:44:22    230s] All LLGs are deleted
[12/25 13:44:22    230s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2105.0M, EPOCH TIME: 1671997462.510636
[12/25 13:44:22    230s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2105.0M, EPOCH TIME: 1671997462.511363
[12/25 13:44:22    230s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2105.0M, EPOCH TIME: 1671997462.550189
[12/25 13:44:22    230s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2105.0M, EPOCH TIME: 1671997462.553999
[12/25 13:44:22    230s] Core basic site is TSMC65ADV10TSITE
[12/25 13:44:22    230s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2105.0M, EPOCH TIME: 1671997462.558333
[12/25 13:44:22    230s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.004, MEM:2105.0M, EPOCH TIME: 1671997462.562425
[12/25 13:44:22    230s] Fast DP-INIT is on for default
[12/25 13:44:22    230s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.054, REAL:0.040, MEM:2105.0M, EPOCH TIME: 1671997462.593900
[12/25 13:44:22    230s] 
[12/25 13:44:22    230s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:44:22    230s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.104, REAL:0.091, MEM:2105.0M, EPOCH TIME: 1671997462.640747
[12/25 13:44:22    231s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2105.0MB).
[12/25 13:44:22    231s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.267, REAL:0.254, MEM:2105.0M, EPOCH TIME: 1671997462.705725
[12/25 13:44:22    231s] Options: No distance constraint, No Fan-out constraint.
[12/25 13:44:22    231s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2105.0M, EPOCH TIME: 1671997462.705822
[12/25 13:44:22    231s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.003, REAL:0.003, MEM:2105.0M, EPOCH TIME: 1671997462.709063
[12/25 13:44:23    231s] ### Creating TopoMgr, started
[12/25 13:44:23    231s] ### Creating TopoMgr, finished
[12/25 13:44:23    231s] #optDebug: Start CG creation (mem=2106.5M)
[12/25 13:44:23    231s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/25 13:44:23    231s] (cpu=0:00:00.1, mem=2208.1M)
[12/25 13:44:23    231s]  ...processing cgPrt (cpu=0:00:00.1, mem=2208.1M)
[12/25 13:44:23    231s]  ...processing cgEgp (cpu=0:00:00.1, mem=2208.1M)
[12/25 13:44:23    231s]  ...processing cgPbk (cpu=0:00:00.1, mem=2208.1M)
[12/25 13:44:23    231s]  ...processing cgNrb(cpu=0:00:00.1, mem=2208.1M)
[12/25 13:44:23    231s]  ...processing cgObs (cpu=0:00:00.1, mem=2208.1M)
[12/25 13:44:23    231s]  ...processing cgCon (cpu=0:00:00.1, mem=2208.1M)
[12/25 13:44:23    231s]  ...processing cgPdm (cpu=0:00:00.1, mem=2208.1M)
[12/25 13:44:23    231s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2208.1M)
[12/25 13:44:46    254s] Re-routed 116071 nets
[12/25 13:44:46    254s] INFO: Total Number of Tie Cells (TIEHIX1MA10TR) placed: 1  
[12/25 13:44:46    254s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2236.1M, EPOCH TIME: 1671997486.070258
[12/25 13:44:46    254s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.005, REAL:0.005, MEM:2236.1M, EPOCH TIME: 1671997486.074955
[12/25 13:44:46    254s] Re-routed 1 nets
[12/25 13:44:46    254s] INFO: Total Number of Tie Cells (TIELOX1MA10TR) placed: 1  
[12/25 13:44:46    254s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2241.1M, EPOCH TIME: 1671997486.267681
[12/25 13:44:46    254s] All LLGs are deleted
[12/25 13:44:46    254s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2241.1M, EPOCH TIME: 1671997486.281591
[12/25 13:44:46    254s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.037, REAL:0.038, MEM:2241.1M, EPOCH TIME: 1671997486.319122
[12/25 13:44:46    254s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.055, REAL:0.055, MEM:2236.1M, EPOCH TIME: 1671997486.322558
[12/25 13:44:46    254s] <CMD> optDesign -preCTS
[12/25 13:44:46    254s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1970.5M, totSessionCpu=0:04:15 **
[12/25 13:44:46    254s] Executing: place_opt_design -opt
[12/25 13:44:46    254s] **ERROR: (IMPSP-9537):	'setPlaceMode -place_design_floorplan_mode true' is not supported in place_opt_design. Please use place_design instead.<CMD> optDesign -preCTS -drv
[12/25 13:44:46    254s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1970.5M, totSessionCpu=0:04:15 **
[12/25 13:44:46    254s] **INFO: User settings:
[12/25 13:44:46    254s] setDesignMode -topRoutingLayer               M6
[12/25 13:44:46    254s] setExtractRCMode -engine                     preRoute
[12/25 13:44:46    254s] setDelayCalMode -enable_high_fanout          true
[12/25 13:44:46    254s] setDelayCalMode -engine                      aae
[12/25 13:44:46    254s] setDelayCalMode -ignoreNetLoad               false
[12/25 13:44:46    254s] setDelayCalMode -socv_accuracy_mode          low
[12/25 13:44:46    254s] setOptMode -allEndPoints                     true
[12/25 13:44:46    254s] setOptMode -effort                           high
[12/25 13:44:46    254s] setOptMode -fixFanoutLoad                    true
[12/25 13:44:46    254s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/25 13:44:46    254s] setOptMode -leakagePowerEffort               none
[12/25 13:44:46    254s] setOptMode -preserveAssertions               false
[12/25 13:44:46    254s] setPlaceMode -place_design_floorplan_mode    true
[12/25 13:44:46    254s] setPlaceMode -place_global_clock_gate_aware  false
[12/25 13:44:46    254s] setPlaceMode -place_global_cong_effort       high
[12/25 13:44:46    254s] setPlaceMode -place_global_place_io_pins     false
[12/25 13:44:46    254s] setPlaceMode -timingDriven                   true
[12/25 13:44:46    254s] setAnalysisMode -analysisType                bcwc
[12/25 13:44:46    254s] setAnalysisMode -checkType                   setup
[12/25 13:44:46    254s] setAnalysisMode -clkSrcPath                  false
[12/25 13:44:46    254s] setAnalysisMode -clockPropagation            forcedIdeal
[12/25 13:44:46    254s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/25 13:44:46    254s] 
[12/25 13:44:46    254s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[12/25 13:44:46    254s] [EEQ-INFO] #EEQ #Cell
[12/25 13:44:46    254s] [EEQ-INFO] 1    868
[12/25 13:44:46    254s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/25 13:44:46    254s] *** optDesign #1 [begin] : totSession cpu/real = 0:04:14.8/0:02:11.5 (1.9), mem = 2236.1M
[12/25 13:44:46    254s] *** InitOpt #1 [begin] : totSession cpu/real = 0:04:14.8/0:02:11.5 (1.9), mem = 2236.1M
[12/25 13:44:46    254s] GigaOpt running with 4 threads.
[12/25 13:44:46    254s] Info: 4 threads available for lower-level modules during optimization.
[12/25 13:44:46    254s] OPERPROF: Starting DPlace-Init at level 1, MEM:2236.1M, EPOCH TIME: 1671997486.514730
[12/25 13:44:46    254s] z: 2, totalTracks: 1
[12/25 13:44:46    254s] z: 4, totalTracks: 1
[12/25 13:44:46    254s] z: 6, totalTracks: 1
[12/25 13:44:46    254s] z: 8, totalTracks: 1
[12/25 13:44:46    254s] All LLGs are deleted
[12/25 13:44:46    254s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2236.1M, EPOCH TIME: 1671997486.572223
[12/25 13:44:46    254s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2236.1M, EPOCH TIME: 1671997486.573013
[12/25 13:44:46    254s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2236.1M, EPOCH TIME: 1671997486.613396
[12/25 13:44:46    254s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2236.1M, EPOCH TIME: 1671997486.617270
[12/25 13:44:46    254s] Core basic site is TSMC65ADV10TSITE
[12/25 13:44:46    254s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2236.1M, EPOCH TIME: 1671997486.621708
[12/25 13:44:46    254s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.004, MEM:2236.1M, EPOCH TIME: 1671997486.625357
[12/25 13:44:46    254s] Fast DP-INIT is on for default
[12/25 13:44:46    254s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.048, REAL:0.036, MEM:2236.1M, EPOCH TIME: 1671997486.653177
[12/25 13:44:46    254s] 
[12/25 13:44:46    254s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:44:46    255s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.099, REAL:0.087, MEM:2236.1M, EPOCH TIME: 1671997486.700519
[12/25 13:44:46    255s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2236.1MB).
[12/25 13:44:46    255s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.249, MEM:2236.1M, EPOCH TIME: 1671997486.763512
[12/25 13:44:46    255s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2236.1M, EPOCH TIME: 1671997486.763859
[12/25 13:44:46    255s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.014, REAL:0.014, MEM:2236.1M, EPOCH TIME: 1671997486.777685
[12/25 13:44:46    255s] 
[12/25 13:44:46    255s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:44:46    255s] Summary for sequential cells identification: 
[12/25 13:44:46    255s]   Identified SBFF number: 148
[12/25 13:44:46    255s]   Identified MBFF number: 0
[12/25 13:44:46    255s]   Identified SB Latch number: 0
[12/25 13:44:46    255s]   Identified MB Latch number: 0
[12/25 13:44:46    255s]   Not identified SBFF number: 0
[12/25 13:44:46    255s]   Not identified MBFF number: 0
[12/25 13:44:46    255s]   Not identified SB Latch number: 0
[12/25 13:44:46    255s]   Not identified MB Latch number: 0
[12/25 13:44:46    255s]   Number of sequential cells which are not FFs: 106
[12/25 13:44:46    255s]  Visiting view : slowView
[12/25 13:44:46    255s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:44:46    255s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:44:46    255s]  Visiting view : fastView
[12/25 13:44:46    255s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:44:46    255s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:44:46    255s] TLC MultiMap info (StdDelay):
[12/25 13:44:46    255s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:44:46    255s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:44:46    255s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:44:46    255s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:44:46    255s]  Setting StdDelay to: 15.6ps
[12/25 13:44:46    255s] 
[12/25 13:44:46    255s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:44:46    255s] 
[12/25 13:44:46    255s] Creating Lib Analyzer ...
[12/25 13:44:46    255s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 13:44:46    255s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 13:44:46    255s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/25 13:44:46    255s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 13:44:46    255s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 13:44:46    255s] 
[12/25 13:44:46    255s] {RT default_rc_corner 0 6 6 0}
[12/25 13:44:49    257s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:17 mem=2240.1M
[12/25 13:44:49    257s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:17 mem=2240.1M
[12/25 13:44:49    257s] Creating Lib Analyzer, finished. 
[12/25 13:44:49    257s] #optDebug: fT-S <1 1 0 0 0>
[12/25 13:44:49    257s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1929.9M, totSessionCpu=0:04:18 **
[12/25 13:44:49    257s] *** optDesign -preCTS ***
[12/25 13:44:49    257s] DRC Margin: user margin 0.0; extra margin 0.2
[12/25 13:44:49    257s] Setup Target Slack: user slack 0; extra slack 0.0
[12/25 13:44:49    257s] Hold Target Slack: user slack 0
[12/25 13:44:49    257s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/25 13:44:49    257s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2199.1M, EPOCH TIME: 1671997489.413579
[12/25 13:44:49    257s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.076, REAL:0.077, MEM:2199.1M, EPOCH TIME: 1671997489.490217
[12/25 13:44:49    257s] 
[12/25 13:44:49    257s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:44:49    257s] Deleting Lib Analyzer.
[12/25 13:44:49    257s] 
[12/25 13:44:49    257s] TimeStamp Deleting Cell Server End ...
[12/25 13:44:49    257s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/25 13:44:49    257s] 
[12/25 13:44:49    257s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:44:49    257s] Summary for sequential cells identification: 
[12/25 13:44:49    257s]   Identified SBFF number: 148
[12/25 13:44:49    257s]   Identified MBFF number: 0
[12/25 13:44:49    257s]   Identified SB Latch number: 0
[12/25 13:44:49    257s]   Identified MB Latch number: 0
[12/25 13:44:49    257s]   Not identified SBFF number: 0
[12/25 13:44:49    257s]   Not identified MBFF number: 0
[12/25 13:44:49    257s]   Not identified SB Latch number: 0
[12/25 13:44:49    257s]   Not identified MB Latch number: 0
[12/25 13:44:49    257s]   Number of sequential cells which are not FFs: 106
[12/25 13:44:49    257s]  Visiting view : slowView
[12/25 13:44:49    257s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:44:49    257s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:44:49    257s]  Visiting view : fastView
[12/25 13:44:49    257s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:44:49    257s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:44:49    257s] TLC MultiMap info (StdDelay):
[12/25 13:44:49    257s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:44:49    257s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:44:49    257s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:44:49    257s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:44:49    257s]  Setting StdDelay to: 15.6ps
[12/25 13:44:49    257s] 
[12/25 13:44:49    257s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:44:49    258s] 
[12/25 13:44:49    258s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:44:49    258s] 
[12/25 13:44:49    258s] TimeStamp Deleting Cell Server End ...
[12/25 13:44:49    258s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2199.1M, EPOCH TIME: 1671997489.742230
[12/25 13:44:49    258s] All LLGs are deleted
[12/25 13:44:49    258s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2199.1M, EPOCH TIME: 1671997489.742314
[12/25 13:44:49    258s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:2199.1M, EPOCH TIME: 1671997489.744020
[12/25 13:44:49    258s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2192.1M, EPOCH TIME: 1671997489.744582
[12/25 13:44:49    258s] Start to check current routing status for nets...
[12/25 13:44:50    258s] All nets are already routed correctly.
[12/25 13:44:50    258s] End to check current routing status for nets (mem=2192.1M)
[12/25 13:44:50    258s] Extraction called for design 'toplevel_498' of instances=124873 and nets=119694 using extraction engine 'preRoute' .
[12/25 13:44:50    258s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/25 13:44:50    258s] Type 'man IMPEXT-3530' for more detail.
[12/25 13:44:50    258s] PreRoute RC Extraction called for design toplevel_498.
[12/25 13:44:50    258s] RC Extraction called in multi-corner(1) mode.
[12/25 13:44:50    258s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/25 13:44:50    258s] Type 'man IMPEXT-6197' for more detail.
[12/25 13:44:50    258s] RCMode: PreRoute
[12/25 13:44:50    258s]       RC Corner Indexes            0   
[12/25 13:44:50    258s] Capacitance Scaling Factor   : 1.00000 
[12/25 13:44:50    258s] Resistance Scaling Factor    : 1.00000 
[12/25 13:44:50    258s] Clock Cap. Scaling Factor    : 1.00000 
[12/25 13:44:50    258s] Clock Res. Scaling Factor    : 1.00000 
[12/25 13:44:50    258s] Shrink Factor                : 1.00000
[12/25 13:44:50    258s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/25 13:44:50    258s] LayerId::1 widthSet size::1
[12/25 13:44:50    258s] LayerId::2 widthSet size::1
[12/25 13:44:50    258s] LayerId::3 widthSet size::1
[12/25 13:44:50    258s] LayerId::4 widthSet size::1
[12/25 13:44:50    258s] LayerId::5 widthSet size::1
[12/25 13:44:50    258s] LayerId::6 widthSet size::1
[12/25 13:44:50    258s] LayerId::7 widthSet size::1
[12/25 13:44:50    258s] LayerId::8 widthSet size::1
[12/25 13:44:50    258s] LayerId::9 widthSet size::1
[12/25 13:44:50    258s] Updating RC grid for preRoute extraction ...
[12/25 13:44:50    258s] eee: pegSigSF::1.070000
[12/25 13:44:50    258s] Initializing multi-corner resistance tables ...
[12/25 13:44:50    258s] eee: l::1 avDens::0.107317 usedTrk::17600.000000 availTrk::164000.000000 sigTrk::17600.000000
[12/25 13:44:50    258s] eee: l::2 avDens::0.415213 usedTrk::66392.483603 availTrk::159900.000000 sigTrk::66737.963980
[12/25 13:44:50    258s] eee: l::3 avDens::0.446001 usedTrk::71315.624165 availTrk::159900.000000 sigTrk::71327.574162
[12/25 13:44:50    258s] eee: l::4 avDens::0.008500 usedTrk::18.700000 availTrk::2200.000000 sigTrk::18.700000
[12/25 13:44:50    258s] eee: l::5 avDens::0.000600 usedTrk::24.600000 availTrk::41000.000000 sigTrk::24.600000
[12/25 13:44:50    258s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:44:50    258s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:44:50    258s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:44:50    258s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:44:50    258s] {RT default_rc_corner 0 6 6 0}
[12/25 13:44:50    258s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/25 13:44:50    259s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2192.133M)
[12/25 13:44:50    259s] All LLGs are deleted
[12/25 13:44:50    259s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2192.1M, EPOCH TIME: 1671997490.964176
[12/25 13:44:50    259s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2192.1M, EPOCH TIME: 1671997490.964964
[12/25 13:44:51    259s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2192.1M, EPOCH TIME: 1671997491.007015
[12/25 13:44:51    259s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2192.1M, EPOCH TIME: 1671997491.011244
[12/25 13:44:51    259s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2192.1M, EPOCH TIME: 1671997491.017719
[12/25 13:44:51    259s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.004, MEM:2192.1M, EPOCH TIME: 1671997491.022067
[12/25 13:44:51    259s] Fast DP-INIT is on for default
[12/25 13:44:51    259s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.053, REAL:0.040, MEM:2192.1M, EPOCH TIME: 1671997491.051217
[12/25 13:44:51    259s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.105, REAL:0.092, MEM:2192.1M, EPOCH TIME: 1671997491.099237
[12/25 13:44:51    259s] Starting delay calculation for Setup views
[12/25 13:44:51    259s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/25 13:44:51    259s] #################################################################################
[12/25 13:44:51    259s] # Design Stage: PreRoute
[12/25 13:44:51    259s] # Design Name: toplevel_498
[12/25 13:44:51    259s] # Design Mode: 90nm
[12/25 13:44:51    259s] # Analysis Mode: MMMC Non-OCV 
[12/25 13:44:51    259s] # Parasitics Mode: No SPEF/RCDB 
[12/25 13:44:51    259s] # Signoff Settings: SI Off 
[12/25 13:44:51    259s] #################################################################################
[12/25 13:44:52    264s] Topological Sorting (REAL = 0:00:00.0, MEM = 2277.4M, InitMEM = 2261.4M)
[12/25 13:44:53    265s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/25 13:44:53    265s] Calculate delays in BcWc mode...
[12/25 13:44:53    265s] Start delay calculation (fullDC) (4 T). (MEM=2277.4)
[12/25 13:44:53    266s] End AAE Lib Interpolated Model. (MEM=2289.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:45:00    288s] Total number of fetched objects 116143
[12/25 13:45:00    289s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/25 13:45:00    289s] End delay calculation. (MEM=2488.87 CPU=0:00:19.8 REAL=0:00:05.0)
[12/25 13:45:00    289s] End delay calculation (fullDC). (MEM=2488.87 CPU=0:00:24.0 REAL=0:00:07.0)
[12/25 13:45:00    289s] *** CDM Built up (cpu=0:00:30.0  real=0:00:09.0  mem= 2488.9M) ***
[12/25 13:45:01    292s] *** Done Building Timing Graph (cpu=0:00:33.4 real=0:00:10.0 totSessionCpu=0:04:53 mem=2519.9M)
[12/25 13:45:02    295s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -27.389 |
|           TNS (ns):|-949.582 |
|    Violating Paths:|   36    |
|          All Paths:|  31991  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1559 (1559)    |   -1.798   |   1560 (1560)    |
|   max_tran     |  15086 (136858)  |  -48.490   |  15086 (137081)  |
|   max_fanout   |      2 (2)       |   -1190    |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.245%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:16, mem = 2077.1M, totSessionCpu=0:04:55 **
[12/25 13:45:02    295s] *** InitOpt #1 [finish] : cpu/real = 0:00:40.6/0:00:16.0 (2.5), totSession cpu/real = 0:04:55.4/0:02:27.6 (2.0), mem = 2323.4M
[12/25 13:45:02    295s] 
[12/25 13:45:02    295s] =============================================================================================
[12/25 13:45:02    295s]  Step TAT Report for InitOpt #1                                                 21.10-p004_1
[12/25 13:45:02    295s] =============================================================================================
[12/25 13:45:02    295s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:45:02    295s] ---------------------------------------------------------------------------------------------
[12/25 13:45:02    295s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:45:02    295s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.6 % )     0:00:11.6 /  0:00:36.2    3.1
[12/25 13:45:02    295s] [ DrvReport              ]      1   0:00:01.1  (   7.0 % )     0:00:01.1 /  0:00:02.1    1.9
[12/25 13:45:02    295s] [ CellServerInit         ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/25 13:45:02    295s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  14.5 % )     0:00:02.3 /  0:00:02.4    1.0
[12/25 13:45:02    295s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:45:02    295s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:45:02    295s] [ ExtractRC              ]      1   0:00:00.6  (   3.6 % )     0:00:00.6 /  0:00:00.6    1.0
[12/25 13:45:02    295s] [ TimingUpdate           ]      1   0:00:00.9  (   5.8 % )     0:00:10.1 /  0:00:33.4    3.3
[12/25 13:45:02    295s] [ FullDelayCalc          ]      1   0:00:09.2  (  57.2 % )     0:00:09.2 /  0:00:30.2    3.3
[12/25 13:45:02    295s] [ TimingReport           ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.4    2.3
[12/25 13:45:02    295s] [ MISC                   ]          0:00:01.4  (   9.0 % )     0:00:01.4 /  0:00:01.4    1.0
[12/25 13:45:02    295s] ---------------------------------------------------------------------------------------------
[12/25 13:45:02    295s]  InitOpt #1 TOTAL                   0:00:16.0  ( 100.0 % )     0:00:16.0 /  0:00:40.6    2.5
[12/25 13:45:02    295s] ---------------------------------------------------------------------------------------------
[12/25 13:45:02    295s] 
[12/25 13:45:02    295s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:45:02    295s] ### Creating PhyDesignMc. totSessionCpu=0:04:55 mem=2323.4M
[12/25 13:45:02    295s] OPERPROF: Starting DPlace-Init at level 1, MEM:2323.4M, EPOCH TIME: 1671997502.553947
[12/25 13:45:02    295s] z: 2, totalTracks: 1
[12/25 13:45:02    295s] z: 4, totalTracks: 1
[12/25 13:45:02    295s] z: 6, totalTracks: 1
[12/25 13:45:02    295s] z: 8, totalTracks: 1
[12/25 13:45:02    295s] #spOpts: VtWidth mergeVia=F 
[12/25 13:45:02    295s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2323.4M, EPOCH TIME: 1671997502.653262
[12/25 13:45:02    295s] 
[12/25 13:45:02    295s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:45:02    295s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.076, REAL:0.076, MEM:2323.4M, EPOCH TIME: 1671997502.729370
[12/25 13:45:02    295s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2323.4MB).
[12/25 13:45:02    295s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.203, REAL:0.203, MEM:2323.4M, EPOCH TIME: 1671997502.757368
[12/25 13:45:03    295s] TotalInstCnt at PhyDesignMc Initialization: 112,873
[12/25 13:45:03    295s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:56 mem=2324.4M
[12/25 13:45:03    295s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2324.4M, EPOCH TIME: 1671997503.076861
[12/25 13:45:03    295s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:2324.4M, EPOCH TIME: 1671997503.094274
[12/25 13:45:03    295s] TotalInstCnt at PhyDesignMc Destruction: 112,873
[12/25 13:45:03    295s] *** Starting optimizing excluded clock nets MEM= 2324.4M) ***
[12/25 13:45:03    297s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:01.7  MEM= 2326.4M) ***
[12/25 13:45:03    297s] 
[12/25 13:45:03    297s] Creating Lib Analyzer ...
[12/25 13:45:03    297s] 
[12/25 13:45:03    297s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:45:03    297s] Summary for sequential cells identification: 
[12/25 13:45:03    297s]   Identified SBFF number: 148
[12/25 13:45:03    297s]   Identified MBFF number: 0
[12/25 13:45:03    297s]   Identified SB Latch number: 0
[12/25 13:45:03    297s]   Identified MB Latch number: 0
[12/25 13:45:03    297s]   Not identified SBFF number: 0
[12/25 13:45:03    297s]   Not identified MBFF number: 0
[12/25 13:45:03    297s]   Not identified SB Latch number: 0
[12/25 13:45:03    297s]   Not identified MB Latch number: 0
[12/25 13:45:03    297s]   Number of sequential cells which are not FFs: 106
[12/25 13:45:03    297s]  Visiting view : slowView
[12/25 13:45:03    297s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:45:03    297s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:45:03    297s]  Visiting view : fastView
[12/25 13:45:03    297s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:45:03    297s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:45:03    297s] TLC MultiMap info (StdDelay):
[12/25 13:45:03    297s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:45:03    297s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:45:03    297s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:45:03    297s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:45:03    297s]  Setting StdDelay to: 15.6ps
[12/25 13:45:03    297s] 
[12/25 13:45:03    297s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:45:03    297s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 13:45:03    297s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 13:45:03    297s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/25 13:45:03    297s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 13:45:03    297s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 13:45:03    297s] 
[12/25 13:45:03    297s] {RT default_rc_corner 0 6 6 0}
[12/25 13:45:05    299s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:59 mem=2333.9M
[12/25 13:45:05    299s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:59 mem=2333.9M
[12/25 13:45:05    299s] Creating Lib Analyzer, finished. 
[12/25 13:45:05    299s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2333.9M, EPOCH TIME: 1671997505.219699
[12/25 13:45:05    299s] All LLGs are deleted
[12/25 13:45:05    299s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2333.9M, EPOCH TIME: 1671997505.219752
[12/25 13:45:05    299s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.006, REAL:0.006, MEM:2333.9M, EPOCH TIME: 1671997505.225945
[12/25 13:45:05    299s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.006, REAL:0.007, MEM:2331.9M, EPOCH TIME: 1671997505.226222
[12/25 13:45:05    299s] ### Creating LA Mngr. totSessionCpu=0:04:59 mem=2331.9M
[12/25 13:45:05    299s] ### Creating LA Mngr, finished. totSessionCpu=0:04:59 mem=2331.9M
[12/25 13:45:05    299s] Started Early Global Route kernel ( Curr Mem: 2331.88 MB )
[12/25 13:45:05    299s] (I)      ==================== Layers =====================
[12/25 13:45:05    299s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:45:05    299s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 13:45:05    299s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:45:05    299s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 13:45:05    299s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 13:45:05    299s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 13:45:05    299s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 13:45:05    299s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 13:45:05    299s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 13:45:05    299s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 13:45:05    299s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 13:45:05    299s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 13:45:05    299s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 13:45:05    299s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 13:45:05    299s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 13:45:05    299s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 13:45:05    299s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 13:45:05    299s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 13:45:05    299s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 13:45:05    299s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 13:45:05    299s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:45:05    299s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 13:45:05    299s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 13:45:05    299s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 13:45:05    299s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 13:45:05    299s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 13:45:05    299s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:45:05    299s] (I)      Started Import and model ( Curr Mem: 2331.88 MB )
[12/25 13:45:05    299s] (I)      Default power domain name = toplevel_498
[12/25 13:45:05    299s] .Number of ignored instance 0
[12/25 13:45:05    299s] (I)      Number of inbound cells 0
[12/25 13:45:05    299s] (I)      Number of opened ILM blockages 0
[12/25 13:45:05    299s] (I)      Number of instances temporarily fixed by detailed placement 12000
[12/25 13:45:05    299s] (I)      numMoveCells=112873, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[12/25 13:45:05    299s] (I)      cell height: 4000, count: 112873
[12/25 13:45:05    299s] (I)      Number of nets = 116072 ( 0 ignored )
[12/25 13:45:05    299s] (I)      Read rows... (mem=2397.8M)
[12/25 13:45:05    299s] (I)      Done Read rows (cpu=0.000s, mem=2397.8M)
[12/25 13:45:05    299s] (I)      Identified Clock instances: Flop 30693, Clock buffer/inverter 2, Gate 0, Logic 8
[12/25 13:45:05    299s] (I)      Read module constraints... (mem=2397.8M)
[12/25 13:45:05    299s] (I)      Done Read module constraints (cpu=0.000s, mem=2397.8M)
[12/25 13:45:05    299s] (I)      == Non-default Options ==
[12/25 13:45:05    299s] (I)      Maximum routing layer                              : 6
[12/25 13:45:05    299s] (I)      Buffering-aware routing                            : true
[12/25 13:45:05    299s] (I)      Spread congestion away from blockages              : true
[12/25 13:45:05    299s] (I)      Number of threads                                  : 4
[12/25 13:45:05    299s] (I)      Overflow penalty cost                              : 10
[12/25 13:45:05    299s] (I)      Source-to-sink ratio                               : 0.300000
[12/25 13:45:05    299s] (I)      Method to set GCell size                           : row
[12/25 13:45:05    299s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/25 13:45:05    299s] (I)      Use row-based GCell size
[12/25 13:45:05    299s] (I)      Use row-based GCell align
[12/25 13:45:05    299s] (I)      layer 0 area = 168000
[12/25 13:45:05    299s] (I)      layer 1 area = 208000
[12/25 13:45:05    299s] (I)      layer 2 area = 208000
[12/25 13:45:05    299s] (I)      layer 3 area = 208000
[12/25 13:45:05    299s] (I)      layer 4 area = 208000
[12/25 13:45:05    299s] (I)      layer 5 area = 208000
[12/25 13:45:05    299s] (I)      GCell unit size   : 4000
[12/25 13:45:05    299s] (I)      GCell multiplier  : 1
[12/25 13:45:05    299s] (I)      GCell row height  : 4000
[12/25 13:45:05    299s] (I)      Actual row height : 4000
[12/25 13:45:05    299s] (I)      GCell align ref   : 0 0
[12/25 13:45:05    299s] [NR-eGR] Track table information for default rule: 
[12/25 13:45:05    299s] [NR-eGR] M1 has no routable track
[12/25 13:45:05    299s] [NR-eGR] M2 has single uniform track structure
[12/25 13:45:05    299s] [NR-eGR] M3 has single uniform track structure
[12/25 13:45:05    299s] [NR-eGR] M4 has single uniform track structure
[12/25 13:45:05    299s] [NR-eGR] M5 has single uniform track structure
[12/25 13:45:05    299s] [NR-eGR] M6 has single uniform track structure
[12/25 13:45:05    299s] (I)      =============== Default via ================
[12/25 13:45:05    299s] (I)      +---+------------------+-------------------+
[12/25 13:45:05    299s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/25 13:45:05    299s] (I)      +---+------------------+-------------------+
[12/25 13:45:05    299s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/25 13:45:05    299s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/25 13:45:05    299s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/25 13:45:05    299s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/25 13:45:05    299s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/25 13:45:05    299s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/25 13:45:05    299s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/25 13:45:05    299s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/25 13:45:05    299s] (I)      +---+------------------+-------------------+
[12/25 13:45:06    300s] [NR-eGR] Read 16854 PG shapes
[12/25 13:45:06    300s] [NR-eGR] Read 0 clock shapes
[12/25 13:45:06    300s] [NR-eGR] Read 0 other shapes
[12/25 13:45:06    300s] [NR-eGR] #Routing Blockages  : 0
[12/25 13:45:06    300s] [NR-eGR] #Instance Blockages : 0
[12/25 13:45:06    300s] [NR-eGR] #PG Blockages       : 16854
[12/25 13:45:06    300s] [NR-eGR] #Halo Blockages     : 0
[12/25 13:45:06    300s] [NR-eGR] #Boundary Blockages : 0
[12/25 13:45:06    300s] [NR-eGR] #Clock Blockages    : 0
[12/25 13:45:06    300s] [NR-eGR] #Other Blockages    : 0
[12/25 13:45:06    300s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/25 13:45:06    300s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/25 13:45:06    300s] [NR-eGR] Read 116072 nets ( ignored 0 )
[12/25 13:45:06    300s] (I)      early_global_route_priority property id does not exist.
[12/25 13:45:06    300s] (I)      Read Num Blocks=16854  Num Prerouted Wires=0  Num CS=0
[12/25 13:45:06    300s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 0
[12/25 13:45:06    300s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 0
[12/25 13:45:06    300s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 0
[12/25 13:45:06    300s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 0
[12/25 13:45:06    300s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/25 13:45:06    300s] (I)      Number of ignored nets                =      0
[12/25 13:45:06    300s] (I)      Number of connected nets              =      0
[12/25 13:45:06    300s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/25 13:45:06    300s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/25 13:45:06    300s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/25 13:45:06    300s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/25 13:45:06    300s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/25 13:45:06    300s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/25 13:45:06    300s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/25 13:45:06    300s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/25 13:45:06    300s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/25 13:45:06    300s] (I)      Constructing bin map
[12/25 13:45:06    300s] (I)      Initialize bin information with width=8000 height=8000
[12/25 13:45:06    300s] (I)      Done constructing bin map
[12/25 13:45:06    300s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/25 13:45:06    300s] (I)      Ndr track 0 does not exist
[12/25 13:45:06    300s] (I)      ---------------------Grid Graph Info--------------------
[12/25 13:45:06    300s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/25 13:45:06    300s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/25 13:45:06    300s] (I)      Site width          :   400  (dbu)
[12/25 13:45:06    300s] (I)      Row height          :  4000  (dbu)
[12/25 13:45:06    300s] (I)      GCell row height    :  4000  (dbu)
[12/25 13:45:06    300s] (I)      GCell width         :  4000  (dbu)
[12/25 13:45:06    300s] (I)      GCell height        :  4000  (dbu)
[12/25 13:45:06    300s] (I)      Grid                :   400   400     6
[12/25 13:45:06    300s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/25 13:45:06    300s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/25 13:45:06    300s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/25 13:45:06    300s] (I)      Default wire width  :   180   200   200   200   200   200
[12/25 13:45:06    300s] (I)      Default wire space  :   180   200   200   200   200   200
[12/25 13:45:06    300s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/25 13:45:06    300s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/25 13:45:06    300s] (I)      First track coord   :     0   200   200   200   200   200
[12/25 13:45:06    300s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/25 13:45:06    300s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/25 13:45:06    300s] (I)      Num of masks        :     1     1     1     1     1     1
[12/25 13:45:06    300s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/25 13:45:06    300s] (I)      --------------------------------------------------------
[12/25 13:45:06    300s] 
[12/25 13:45:06    300s] [NR-eGR] ============ Routing rule table ============
[12/25 13:45:06    300s] [NR-eGR] Rule id: 0  Nets: 116072
[12/25 13:45:06    300s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/25 13:45:06    300s] (I)                    Layer    2    3    4    5    6 
[12/25 13:45:06    300s] (I)                    Pitch  400  400  400  400  400 
[12/25 13:45:06    300s] (I)             #Used tracks    1    1    1    1    1 
[12/25 13:45:06    300s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:45:06    300s] [NR-eGR] ========================================
[12/25 13:45:06    300s] [NR-eGR] 
[12/25 13:45:06    300s] (I)      =============== Blocked Tracks ===============
[12/25 13:45:06    300s] (I)      +-------+---------+----------+---------------+
[12/25 13:45:06    300s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/25 13:45:06    300s] (I)      +-------+---------+----------+---------------+
[12/25 13:45:06    300s] (I)      |     1 |       0 |        0 |         0.00% |
[12/25 13:45:06    300s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/25 13:45:06    300s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/25 13:45:06    300s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/25 13:45:06    300s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/25 13:45:06    300s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/25 13:45:06    300s] (I)      +-------+---------+----------+---------------+
[12/25 13:45:06    300s] (I)      Finished Import and model ( CPU: 0.82 sec, Real: 0.83 sec, Curr Mem: 2425.21 MB )
[12/25 13:45:06    300s] (I)      Reset routing kernel
[12/25 13:45:06    300s] (I)      Started Global Routing ( Curr Mem: 2425.21 MB )
[12/25 13:45:06    300s] (I)      totalPins=454997  totalGlobalPin=443580 (97.49%)
[12/25 13:45:06    300s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/25 13:45:06    300s] (I)      #blocked areas for congestion spreading : 0
[12/25 13:45:06    300s] [NR-eGR] Layer group 1: route 116072 net(s) in layer range [2, 6]
[12/25 13:45:06    300s] (I)      
[12/25 13:45:06    300s] (I)      ============  Phase 1a Route ============
[12/25 13:45:06    301s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/25 13:45:06    301s] (I)      Usage: 1403562 = (723028 H, 680534 V) = (22.93% H, 14.24% V) = (1.446e+06um H, 1.361e+06um V)
[12/25 13:45:07    301s] (I)      
[12/25 13:45:07    301s] (I)      ============  Phase 1b Route ============
[12/25 13:45:07    301s] (I)      Usage: 1403628 = (723032 H, 680596 V) = (22.93% H, 14.24% V) = (1.446e+06um H, 1.361e+06um V)
[12/25 13:45:07    301s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.807256e+06um
[12/25 13:45:07    301s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/25 13:45:07    301s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/25 13:45:07    301s] (I)      
[12/25 13:45:07    301s] (I)      ============  Phase 1c Route ============
[12/25 13:45:07    301s] (I)      Level2 Grid: 80 x 80
[12/25 13:45:07    301s] (I)      Usage: 1403628 = (723032 H, 680596 V) = (22.93% H, 14.24% V) = (1.446e+06um H, 1.361e+06um V)
[12/25 13:45:07    301s] (I)      
[12/25 13:45:07    301s] (I)      ============  Phase 1d Route ============
[12/25 13:45:07    302s] (I)      Usage: 1403631 = (723032 H, 680599 V) = (22.93% H, 14.24% V) = (1.446e+06um H, 1.361e+06um V)
[12/25 13:45:07    302s] (I)      
[12/25 13:45:07    302s] (I)      ============  Phase 1e Route ============
[12/25 13:45:07    302s] (I)      Usage: 1403631 = (723032 H, 680599 V) = (22.93% H, 14.24% V) = (1.446e+06um H, 1.361e+06um V)
[12/25 13:45:07    302s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.807262e+06um
[12/25 13:45:07    302s] (I)      
[12/25 13:45:07    302s] (I)      ============  Phase 1l Route ============
[12/25 13:45:07    302s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/25 13:45:07    302s] (I)      Layer  2:    1586783    609631        35           0     1596000    ( 0.00%) 
[12/25 13:45:07    302s] (I)      Layer  3:    1586081    603817        54           0     1596000    ( 0.00%) 
[12/25 13:45:07    302s] (I)      Layer  4:    1586783    231973         0           0     1596000    ( 0.00%) 
[12/25 13:45:07    302s] (I)      Layer  5:    1564328    139783        70           0     1596000    ( 0.00%) 
[12/25 13:45:07    302s] (I)      Layer  6:    1596000     22205         0           0     1596000    ( 0.00%) 
[12/25 13:45:07    302s] (I)      Total:       7919975   1607409       159           0     7980000    ( 0.00%) 
[12/25 13:45:07    302s] (I)      
[12/25 13:45:07    302s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/25 13:45:07    302s] [NR-eGR]                        OverCon           OverCon            
[12/25 13:45:07    302s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/25 13:45:07    302s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/25 13:45:07    302s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:45:07    302s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:45:07    302s] [NR-eGR]      M2 ( 2)        32( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/25 13:45:07    302s] [NR-eGR]      M3 ( 3)        44( 0.03%)         0( 0.00%)   ( 0.03%) 
[12/25 13:45:07    302s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:45:07    302s] [NR-eGR]      M5 ( 5)        52( 0.03%)         2( 0.00%)   ( 0.03%) 
[12/25 13:45:07    302s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:45:07    302s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:45:07    302s] [NR-eGR]        Total       128( 0.02%)         2( 0.00%)   ( 0.02%) 
[12/25 13:45:07    302s] [NR-eGR] 
[12/25 13:45:07    302s] (I)      Finished Global Routing ( CPU: 2.70 sec, Real: 1.73 sec, Curr Mem: 2491.21 MB )
[12/25 13:45:07    302s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/25 13:45:08    302s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/25 13:45:08    302s] (I)      ============= Track Assignment ============
[12/25 13:45:08    303s] (I)      Started Track Assignment (4T) ( Curr Mem: 2491.21 MB )
[12/25 13:45:08    303s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/25 13:45:08    303s] (I)      Run Multi-thread track assignment
[12/25 13:45:08    305s] (I)      Finished Track Assignment (4T) ( CPU: 2.67 sec, Real: 0.71 sec, Curr Mem: 2565.53 MB )
[12/25 13:45:08    305s] (I)      Started Export ( Curr Mem: 2565.53 MB )
[12/25 13:45:09    306s] [NR-eGR]             Length (um)     Vias 
[12/25 13:45:09    306s] [NR-eGR] ---------------------------------
[12/25 13:45:09    306s] [NR-eGR]  M1  (1H)             0   454978 
[12/25 13:45:09    306s] [NR-eGR]  M2  (2V)        949819   694045 
[12/25 13:45:09    306s] [NR-eGR]  M3  (3H)       1204705    64701 
[12/25 13:45:09    306s] [NR-eGR]  M4  (4V)        454643    21929 
[12/25 13:45:09    306s] [NR-eGR]  M5  (5H)        279916     1978 
[12/25 13:45:09    306s] [NR-eGR]  M6  (6V)         44553        0 
[12/25 13:45:09    306s] [NR-eGR]  M7  (7H)             0        0 
[12/25 13:45:09    306s] [NR-eGR]  M8  (8V)             0        0 
[12/25 13:45:09    306s] [NR-eGR]  M9  (9H)             0        0 
[12/25 13:45:09    306s] [NR-eGR] ---------------------------------
[12/25 13:45:09    306s] [NR-eGR]      Total      2933635  1237631 
[12/25 13:45:09    306s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:45:09    306s] [NR-eGR] Total half perimeter of net bounding box: 2030220um
[12/25 13:45:09    306s] [NR-eGR] Total length: 2933635um, number of vias: 1237631
[12/25 13:45:09    306s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:45:09    306s] [NR-eGR] Total eGR-routed clock nets wire length: 117483um, number of vias: 85057
[12/25 13:45:09    306s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:45:10    307s] (I)      Finished Export ( CPU: 1.86 sec, Real: 1.26 sec, Curr Mem: 2597.01 MB )
[12/25 13:45:10    307s] [NR-eGR] Finished Early Global Route kernel ( CPU: 8.17 sec, Real: 4.64 sec, Curr Mem: 2597.01 MB )
[12/25 13:45:10    307s] (I)      ========================================= Runtime Summary ==========================================
[12/25 13:45:10    307s] (I)       Step                                                     %     Start    Finish      Real       CPU 
[12/25 13:45:10    307s] (I)      ----------------------------------------------------------------------------------------------------
[12/25 13:45:10    307s] (I)       Early Global Route kernel                          100.00%  0.00 sec  4.64 sec  4.64 sec  8.17 sec 
[12/25 13:45:10    307s] (I)       +-Import and model                                  17.82%  0.00 sec  0.83 sec  0.83 sec  0.82 sec 
[12/25 13:45:10    307s] (I)       | +-Create place DB                                 11.92%  0.00 sec  0.56 sec  0.55 sec  0.55 sec 
[12/25 13:45:10    307s] (I)       | | +-Import place data                             11.92%  0.00 sec  0.56 sec  0.55 sec  0.55 sec 
[12/25 13:45:10    307s] (I)       | | | +-Read instances and placement                 2.68%  0.00 sec  0.13 sec  0.12 sec  0.12 sec 
[12/25 13:45:10    307s] (I)       | | | +-Read nets                                    7.61%  0.13 sec  0.48 sec  0.35 sec  0.35 sec 
[12/25 13:45:10    307s] (I)       | +-Create route DB                                  4.64%  0.56 sec  0.77 sec  0.22 sec  0.21 sec 
[12/25 13:45:10    307s] (I)       | | +-Import route data (4T)                         4.63%  0.56 sec  0.77 sec  0.22 sec  0.21 sec 
[12/25 13:45:10    307s] (I)       | | | +-Read blockages ( Layer 2-6 )                 0.59%  0.56 sec  0.59 sec  0.03 sec  0.03 sec 
[12/25 13:45:10    307s] (I)       | | | | +-Read routing blockages                     0.00%  0.56 sec  0.56 sec  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)       | | | | +-Read instance blockages                    0.54%  0.56 sec  0.59 sec  0.03 sec  0.02 sec 
[12/25 13:45:10    307s] (I)       | | | | +-Read PG blockages                          0.04%  0.59 sec  0.59 sec  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)       | | | | +-Read clock blockages                       0.00%  0.59 sec  0.59 sec  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)       | | | | +-Read other blockages                       0.00%  0.59 sec  0.59 sec  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)       | | | | +-Read boundary cut boxes                    0.00%  0.59 sec  0.59 sec  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)       | | | +-Read blackboxes                              0.00%  0.59 sec  0.59 sec  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)       | | | +-Read prerouted                               0.10%  0.59 sec  0.59 sec  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)       | | | +-Read unlegalized nets                        0.54%  0.59 sec  0.62 sec  0.03 sec  0.03 sec 
[12/25 13:45:10    307s] (I)       | | | +-Read nets                                    0.94%  0.62 sec  0.66 sec  0.04 sec  0.04 sec 
[12/25 13:45:10    307s] (I)       | | | +-Set up via pillars                           0.04%  0.68 sec  0.68 sec  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)       | | | +-Initialize 3D grid graph                     0.02%  0.69 sec  0.69 sec  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)       | | | +-Model blockage capacity                      1.59%  0.69 sec  0.76 sec  0.07 sec  0.07 sec 
[12/25 13:45:10    307s] (I)       | | | | +-Initialize 3D capacity                     1.53%  0.69 sec  0.76 sec  0.07 sec  0.07 sec 
[12/25 13:45:10    307s] (I)       | +-Read aux data                                    0.50%  0.77 sec  0.80 sec  0.02 sec  0.02 sec 
[12/25 13:45:10    307s] (I)       | +-Others data preparation                          0.23%  0.80 sec  0.81 sec  0.01 sec  0.01 sec 
[12/25 13:45:10    307s] (I)       | +-Create route kernel                              0.09%  0.81 sec  0.81 sec  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)       +-Global Routing                                    37.20%  0.83 sec  2.56 sec  1.73 sec  2.70 sec 
[12/25 13:45:10    307s] (I)       | +-Initialization                                   0.80%  0.83 sec  0.87 sec  0.04 sec  0.04 sec 
[12/25 13:45:10    307s] (I)       | +-Net group 1                                     35.72%  0.87 sec  2.53 sec  1.66 sec  2.63 sec 
[12/25 13:45:10    307s] (I)       | | +-Generate topology (4T)                         2.98%  0.87 sec  1.01 sec  0.14 sec  0.25 sec 
[12/25 13:45:10    307s] (I)       | | +-Phase 1a                                      11.75%  1.04 sec  1.59 sec  0.55 sec  0.89 sec 
[12/25 13:45:10    307s] (I)       | | | +-Pattern routing (4T)                         8.70%  1.04 sec  1.45 sec  0.40 sec  0.74 sec 
[12/25 13:45:10    307s] (I)       | | | +-Pattern Routing Avoiding Blockages           1.51%  1.45 sec  1.52 sec  0.07 sec  0.07 sec 
[12/25 13:45:10    307s] (I)       | | | +-Add via demand to 2D                         1.54%  1.52 sec  1.59 sec  0.07 sec  0.07 sec 
[12/25 13:45:10    307s] (I)       | | +-Phase 1b                                       3.31%  1.59 sec  1.74 sec  0.15 sec  0.19 sec 
[12/25 13:45:10    307s] (I)       | | | +-Monotonic routing (4T)                       3.26%  1.59 sec  1.74 sec  0.15 sec  0.19 sec 
[12/25 13:45:10    307s] (I)       | | +-Phase 1c                                       0.92%  1.74 sec  1.78 sec  0.04 sec  0.04 sec 
[12/25 13:45:10    307s] (I)       | | | +-Two level Routing                            0.92%  1.74 sec  1.78 sec  0.04 sec  0.04 sec 
[12/25 13:45:10    307s] (I)       | | | | +-Two Level Routing (Regular)                0.49%  1.74 sec  1.77 sec  0.02 sec  0.02 sec 
[12/25 13:45:10    307s] (I)       | | | | +-Two Level Routing (Strong)                 0.18%  1.77 sec  1.77 sec  0.01 sec  0.01 sec 
[12/25 13:45:10    307s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.19%  1.77 sec  1.78 sec  0.01 sec  0.01 sec 
[12/25 13:45:10    307s] (I)       | | +-Phase 1d                                       6.95%  1.78 sec  2.11 sec  0.32 sec  0.32 sec 
[12/25 13:45:10    307s] (I)       | | | +-Detoured routing                             6.95%  1.78 sec  2.11 sec  0.32 sec  0.32 sec 
[12/25 13:45:10    307s] (I)       | | +-Phase 1e                                       0.26%  2.11 sec  2.12 sec  0.01 sec  0.01 sec 
[12/25 13:45:10    307s] (I)       | | | +-Route legalization                           0.24%  2.11 sec  2.12 sec  0.01 sec  0.01 sec 
[12/25 13:45:10    307s] (I)       | | | | +-Legalize Reach Aware Violations            0.24%  2.11 sec  2.12 sec  0.01 sec  0.01 sec 
[12/25 13:45:10    307s] (I)       | | +-Phase 1l                                       8.84%  2.12 sec  2.53 sec  0.41 sec  0.90 sec 
[12/25 13:45:10    307s] (I)       | | | +-Layer assignment (4T)                        8.61%  2.13 sec  2.53 sec  0.40 sec  0.89 sec 
[12/25 13:45:10    307s] (I)       | +-Clean cong LA                                    0.00%  2.53 sec  2.53 sec  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)       +-Export 3D cong map                                 0.68%  2.56 sec  2.59 sec  0.03 sec  0.03 sec 
[12/25 13:45:10    307s] (I)       | +-Export 2D cong map                               0.10%  2.58 sec  2.59 sec  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)       +-Extract Global 3D Wires                            0.65%  2.60 sec  2.63 sec  0.03 sec  0.03 sec 
[12/25 13:45:10    307s] (I)       +-Track Assignment (4T)                             15.30%  2.63 sec  3.34 sec  0.71 sec  2.67 sec 
[12/25 13:45:10    307s] (I)       | +-Initialization                                   0.15%  2.63 sec  2.63 sec  0.01 sec  0.01 sec 
[12/25 13:45:10    307s] (I)       | +-Track Assignment Kernel                         15.14%  2.63 sec  3.34 sec  0.70 sec  2.66 sec 
[12/25 13:45:10    307s] (I)       | +-Free Memory                                      0.01%  3.34 sec  3.34 sec  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)       +-Export                                            27.19%  3.34 sec  4.60 sec  1.26 sec  1.86 sec 
[12/25 13:45:10    307s] (I)       | +-Export DB wires                                  5.16%  3.34 sec  3.58 sec  0.24 sec  0.68 sec 
[12/25 13:45:10    307s] (I)       | | +-Export all nets (4T)                           3.64%  3.37 sec  3.54 sec  0.17 sec  0.53 sec 
[12/25 13:45:10    307s] (I)       | | +-Set wire vias (4T)                             0.69%  3.54 sec  3.58 sec  0.03 sec  0.11 sec 
[12/25 13:45:10    307s] (I)       | +-Report wirelength                                4.25%  3.58 sec  3.77 sec  0.20 sec  0.20 sec 
[12/25 13:45:10    307s] (I)       | +-Update net boxes                                 1.56%  3.77 sec  3.85 sec  0.07 sec  0.23 sec 
[12/25 13:45:10    307s] (I)       | +-Update timing                                   16.21%  3.85 sec  4.60 sec  0.75 sec  0.75 sec 
[12/25 13:45:10    307s] (I)       +-Postprocess design                                 0.00%  4.60 sec  4.60 sec  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)      ========================== Summary by functions ==========================
[12/25 13:45:10    307s] (I)       Lv  Step                                           %      Real       CPU 
[12/25 13:45:10    307s] (I)      --------------------------------------------------------------------------
[12/25 13:45:10    307s] (I)        0  Early Global Route kernel                100.00%  4.64 sec  8.17 sec 
[12/25 13:45:10    307s] (I)        1  Global Routing                            37.20%  1.73 sec  2.70 sec 
[12/25 13:45:10    307s] (I)        1  Export                                    27.19%  1.26 sec  1.86 sec 
[12/25 13:45:10    307s] (I)        1  Import and model                          17.82%  0.83 sec  0.82 sec 
[12/25 13:45:10    307s] (I)        1  Track Assignment (4T)                     15.30%  0.71 sec  2.67 sec 
[12/25 13:45:10    307s] (I)        1  Export 3D cong map                         0.68%  0.03 sec  0.03 sec 
[12/25 13:45:10    307s] (I)        1  Extract Global 3D Wires                    0.65%  0.03 sec  0.03 sec 
[12/25 13:45:10    307s] (I)        1  Postprocess design                         0.00%  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)        2  Net group 1                               35.72%  1.66 sec  2.63 sec 
[12/25 13:45:10    307s] (I)        2  Update timing                             16.21%  0.75 sec  0.75 sec 
[12/25 13:45:10    307s] (I)        2  Track Assignment Kernel                   15.14%  0.70 sec  2.66 sec 
[12/25 13:45:10    307s] (I)        2  Create place DB                           11.92%  0.55 sec  0.55 sec 
[12/25 13:45:10    307s] (I)        2  Export DB wires                            5.16%  0.24 sec  0.68 sec 
[12/25 13:45:10    307s] (I)        2  Create route DB                            4.64%  0.22 sec  0.21 sec 
[12/25 13:45:10    307s] (I)        2  Report wirelength                          4.25%  0.20 sec  0.20 sec 
[12/25 13:45:10    307s] (I)        2  Update net boxes                           1.56%  0.07 sec  0.23 sec 
[12/25 13:45:10    307s] (I)        2  Initialization                             0.95%  0.04 sec  0.04 sec 
[12/25 13:45:10    307s] (I)        2  Read aux data                              0.50%  0.02 sec  0.02 sec 
[12/25 13:45:10    307s] (I)        2  Others data preparation                    0.23%  0.01 sec  0.01 sec 
[12/25 13:45:10    307s] (I)        2  Export 2D cong map                         0.10%  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)        2  Create route kernel                        0.09%  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)        2  Free Memory                                0.01%  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)        3  Import place data                         11.92%  0.55 sec  0.55 sec 
[12/25 13:45:10    307s] (I)        3  Phase 1a                                  11.75%  0.55 sec  0.89 sec 
[12/25 13:45:10    307s] (I)        3  Phase 1l                                   8.84%  0.41 sec  0.90 sec 
[12/25 13:45:10    307s] (I)        3  Phase 1d                                   6.95%  0.32 sec  0.32 sec 
[12/25 13:45:10    307s] (I)        3  Import route data (4T)                     4.63%  0.22 sec  0.21 sec 
[12/25 13:45:10    307s] (I)        3  Export all nets (4T)                       3.64%  0.17 sec  0.53 sec 
[12/25 13:45:10    307s] (I)        3  Phase 1b                                   3.31%  0.15 sec  0.19 sec 
[12/25 13:45:10    307s] (I)        3  Generate topology (4T)                     2.98%  0.14 sec  0.25 sec 
[12/25 13:45:10    307s] (I)        3  Phase 1c                                   0.92%  0.04 sec  0.04 sec 
[12/25 13:45:10    307s] (I)        3  Set wire vias (4T)                         0.69%  0.03 sec  0.11 sec 
[12/25 13:45:10    307s] (I)        3  Phase 1e                                   0.26%  0.01 sec  0.01 sec 
[12/25 13:45:10    307s] (I)        4  Pattern routing (4T)                       8.70%  0.40 sec  0.74 sec 
[12/25 13:45:10    307s] (I)        4  Layer assignment (4T)                      8.61%  0.40 sec  0.89 sec 
[12/25 13:45:10    307s] (I)        4  Read nets                                  8.55%  0.40 sec  0.40 sec 
[12/25 13:45:10    307s] (I)        4  Detoured routing                           6.95%  0.32 sec  0.32 sec 
[12/25 13:45:10    307s] (I)        4  Monotonic routing (4T)                     3.26%  0.15 sec  0.19 sec 
[12/25 13:45:10    307s] (I)        4  Read instances and placement               2.68%  0.12 sec  0.12 sec 
[12/25 13:45:10    307s] (I)        4  Model blockage capacity                    1.59%  0.07 sec  0.07 sec 
[12/25 13:45:10    307s] (I)        4  Add via demand to 2D                       1.54%  0.07 sec  0.07 sec 
[12/25 13:45:10    307s] (I)        4  Pattern Routing Avoiding Blockages         1.51%  0.07 sec  0.07 sec 
[12/25 13:45:10    307s] (I)        4  Two level Routing                          0.92%  0.04 sec  0.04 sec 
[12/25 13:45:10    307s] (I)        4  Read blockages ( Layer 2-6 )               0.59%  0.03 sec  0.03 sec 
[12/25 13:45:10    307s] (I)        4  Read unlegalized nets                      0.54%  0.03 sec  0.03 sec 
[12/25 13:45:10    307s] (I)        4  Route legalization                         0.24%  0.01 sec  0.01 sec 
[12/25 13:45:10    307s] (I)        4  Read prerouted                             0.10%  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)        4  Set up via pillars                         0.04%  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)        4  Initialize 3D grid graph                   0.02%  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)        4  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)        5  Initialize 3D capacity                     1.53%  0.07 sec  0.07 sec 
[12/25 13:45:10    307s] (I)        5  Read instance blockages                    0.54%  0.03 sec  0.02 sec 
[12/25 13:45:10    307s] (I)        5  Two Level Routing (Regular)                0.49%  0.02 sec  0.02 sec 
[12/25 13:45:10    307s] (I)        5  Legalize Reach Aware Violations            0.24%  0.01 sec  0.01 sec 
[12/25 13:45:10    307s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.19%  0.01 sec  0.01 sec 
[12/25 13:45:10    307s] (I)        5  Two Level Routing (Strong)                 0.18%  0.01 sec  0.01 sec 
[12/25 13:45:10    307s] (I)        5  Read PG blockages                          0.04%  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)        5  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)        5  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[12/25 13:45:10    307s] Extraction called for design 'toplevel_498' of instances=124873 and nets=119694 using extraction engine 'preRoute' .
[12/25 13:45:10    307s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/25 13:45:10    307s] Type 'man IMPEXT-3530' for more detail.
[12/25 13:45:10    307s] PreRoute RC Extraction called for design toplevel_498.
[12/25 13:45:10    307s] RC Extraction called in multi-corner(1) mode.
[12/25 13:45:10    307s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/25 13:45:10    307s] Type 'man IMPEXT-6197' for more detail.
[12/25 13:45:10    307s] RCMode: PreRoute
[12/25 13:45:10    307s]       RC Corner Indexes            0   
[12/25 13:45:10    307s] Capacitance Scaling Factor   : 1.00000 
[12/25 13:45:10    307s] Resistance Scaling Factor    : 1.00000 
[12/25 13:45:10    307s] Clock Cap. Scaling Factor    : 1.00000 
[12/25 13:45:10    307s] Clock Res. Scaling Factor    : 1.00000 
[12/25 13:45:10    307s] Shrink Factor                : 1.00000
[12/25 13:45:10    307s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/25 13:45:10    307s] LayerId::1 widthSet size::1
[12/25 13:45:10    307s] LayerId::2 widthSet size::1
[12/25 13:45:10    307s] LayerId::3 widthSet size::1
[12/25 13:45:10    307s] LayerId::4 widthSet size::1
[12/25 13:45:10    307s] LayerId::5 widthSet size::1
[12/25 13:45:10    307s] LayerId::6 widthSet size::1
[12/25 13:45:10    307s] LayerId::7 widthSet size::1
[12/25 13:45:10    307s] LayerId::8 widthSet size::1
[12/25 13:45:10    307s] LayerId::9 widthSet size::1
[12/25 13:45:10    307s] Updating RC grid for preRoute extraction ...
[12/25 13:45:10    307s] eee: pegSigSF::1.070000
[12/25 13:45:10    307s] Initializing multi-corner resistance tables ...
[12/25 13:45:10    307s] eee: l::1 avDens::0.107317 usedTrk::17600.000000 availTrk::164000.000000 sigTrk::17600.000000
[12/25 13:45:10    307s] eee: l::2 avDens::0.297004 usedTrk::47490.928782 availTrk::159900.000000 sigTrk::47490.928782
[12/25 13:45:10    307s] eee: l::3 avDens::0.376470 usedTrk::60235.255037 availTrk::160000.000000 sigTrk::60235.255037
[12/25 13:45:10    307s] eee: l::4 avDens::0.142432 usedTrk::22732.153980 availTrk::159600.000000 sigTrk::22732.153980
[12/25 13:45:10    307s] eee: l::5 avDens::0.091636 usedTrk::14020.380004 availTrk::153000.000000 sigTrk::14020.380004
[12/25 13:45:10    307s] eee: l::6 avDens::0.045369 usedTrk::2227.637500 availTrk::49100.000000 sigTrk::2227.637500
[12/25 13:45:10    307s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:45:10    307s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:45:10    307s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:45:10    307s] {RT default_rc_corner 0 6 6 0}
[12/25 13:45:10    307s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.277619 ; uaWl: 1.000000 ; uaWlH: 0.265579 ; aWlH: 0.000000 ; Pmax: 0.837900 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 82 ; 
[12/25 13:45:10    308s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:00.0  MEM: 2597.012M)
[12/25 13:45:11    308s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/25 13:45:11    308s] #################################################################################
[12/25 13:45:11    308s] # Design Stage: PreRoute
[12/25 13:45:11    308s] # Design Name: toplevel_498
[12/25 13:45:11    308s] # Design Mode: 90nm
[12/25 13:45:11    308s] # Analysis Mode: MMMC Non-OCV 
[12/25 13:45:11    308s] # Parasitics Mode: No SPEF/RCDB 
[12/25 13:45:11    308s] # Signoff Settings: SI Off 
[12/25 13:45:11    308s] #################################################################################
[12/25 13:45:12    313s] Topological Sorting (REAL = 0:00:00.0, MEM = 2595.0M, InitMEM = 2595.0M)
[12/25 13:45:13    314s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/25 13:45:13    314s] Calculate delays in BcWc mode...
[12/25 13:45:13    314s] Start delay calculation (fullDC) (4 T). (MEM=2595.01)
[12/25 13:45:13    315s] End AAE Lib Interpolated Model. (MEM=2607.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:45:20    338s] Total number of fetched objects 116143
[12/25 13:45:20    338s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/25 13:45:20    338s] End delay calculation. (MEM=2709.08 CPU=0:00:19.8 REAL=0:00:05.0)
[12/25 13:45:20    338s] End delay calculation (fullDC). (MEM=2709.08 CPU=0:00:24.2 REAL=0:00:07.0)
[12/25 13:45:20    338s] *** CDM Built up (cpu=0:00:30.1  real=0:00:09.0  mem= 2709.1M) ***
[12/25 13:45:23    345s] 
[12/25 13:45:23    345s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:45:23    345s] Deleting Lib Analyzer.
[12/25 13:45:23    345s] 
[12/25 13:45:23    345s] TimeStamp Deleting Cell Server End ...
[12/25 13:45:23    345s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/25 13:45:23    345s] 
[12/25 13:45:23    345s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:45:23    345s] Summary for sequential cells identification: 
[12/25 13:45:23    345s]   Identified SBFF number: 148
[12/25 13:45:23    345s]   Identified MBFF number: 0
[12/25 13:45:23    345s]   Identified SB Latch number: 0
[12/25 13:45:23    345s]   Identified MB Latch number: 0
[12/25 13:45:23    345s]   Not identified SBFF number: 0
[12/25 13:45:23    345s]   Not identified MBFF number: 0
[12/25 13:45:23    345s]   Not identified SB Latch number: 0
[12/25 13:45:23    345s]   Not identified MB Latch number: 0
[12/25 13:45:23    345s]   Number of sequential cells which are not FFs: 106
[12/25 13:45:23    345s]  Visiting view : slowView
[12/25 13:45:23    345s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:45:23    345s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:45:23    345s]  Visiting view : fastView
[12/25 13:45:23    345s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:45:23    345s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:45:23    345s] TLC MultiMap info (StdDelay):
[12/25 13:45:23    345s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:45:23    345s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:45:23    345s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:45:23    345s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:45:23    345s]  Setting StdDelay to: 15.6ps
[12/25 13:45:23    345s] 
[12/25 13:45:23    345s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:45:23    346s] 
[12/25 13:45:23    346s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:45:23    346s] 
[12/25 13:45:23    346s] TimeStamp Deleting Cell Server End ...
[12/25 13:45:23    346s] Begin: GigaOpt high fanout net optimization
[12/25 13:45:23    346s] GigaOpt HFN: use maxLocalDensity 1.2
[12/25 13:45:23    346s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/25 13:45:23    346s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:05:46.1/0:02:48.9 (2.0), mem = 2740.1M
[12/25 13:45:24    346s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:45:24    346s] Info: 11 clock nets excluded from IPO operation.
[12/25 13:45:24    346s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.1
[12/25 13:45:24    346s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:45:24    346s] ### Creating PhyDesignMc. totSessionCpu=0:05:46 mem=2740.1M
[12/25 13:45:24    346s] OPERPROF: Starting DPlace-Init at level 1, MEM:2740.1M, EPOCH TIME: 1671997524.234290
[12/25 13:45:24    346s] z: 2, totalTracks: 1
[12/25 13:45:24    346s] z: 4, totalTracks: 1
[12/25 13:45:24    346s] z: 6, totalTracks: 1
[12/25 13:45:24    346s] z: 8, totalTracks: 1
[12/25 13:45:24    346s] #spOpts: VtWidth mergeVia=F 
[12/25 13:45:24    346s] All LLGs are deleted
[12/25 13:45:24    346s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2740.1M, EPOCH TIME: 1671997524.294903
[12/25 13:45:24    346s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2740.1M, EPOCH TIME: 1671997524.295671
[12/25 13:45:24    346s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2740.1M, EPOCH TIME: 1671997524.335388
[12/25 13:45:24    346s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2740.1M, EPOCH TIME: 1671997524.339177
[12/25 13:45:24    346s] Core basic site is TSMC65ADV10TSITE
[12/25 13:45:24    346s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2740.1M, EPOCH TIME: 1671997524.343581
[12/25 13:45:24    346s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.005, MEM:2741.1M, EPOCH TIME: 1671997524.348286
[12/25 13:45:24    346s] Fast DP-INIT is on for default
[12/25 13:45:24    346s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.037, MEM:2741.1M, EPOCH TIME: 1671997524.376106
[12/25 13:45:24    346s] 
[12/25 13:45:24    346s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:45:24    346s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.087, MEM:2741.1M, EPOCH TIME: 1671997524.422819
[12/25 13:45:24    346s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2741.1MB).
[12/25 13:45:24    346s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.228, REAL:0.216, MEM:2741.1M, EPOCH TIME: 1671997524.450302
[12/25 13:45:25    347s] TotalInstCnt at PhyDesignMc Initialization: 112,873
[12/25 13:45:25    347s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:48 mem=2741.1M
[12/25 13:45:25    347s] 
[12/25 13:45:25    347s] Footprint cell information for calculating maxBufDist
[12/25 13:45:25    347s] 
[12/25 13:45:25    347s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:45:25    347s] Summary for sequential cells identification: 
[12/25 13:45:25    347s]   Identified SBFF number: 148
[12/25 13:45:25    347s]   Identified MBFF number: 0
[12/25 13:45:25    347s]   Identified SB Latch number: 0
[12/25 13:45:25    347s]   Identified MB Latch number: 0
[12/25 13:45:25    347s]   Not identified SBFF number: 0
[12/25 13:45:25    347s]   Not identified MBFF number: 0
[12/25 13:45:25    347s]   Not identified SB Latch number: 0
[12/25 13:45:25    347s]   Not identified MB Latch number: 0
[12/25 13:45:25    347s]   Number of sequential cells which are not FFs: 106
[12/25 13:45:25    347s]  Visiting view : slowView
[12/25 13:45:25    347s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:45:25    347s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:45:25    347s]  Visiting view : fastView
[12/25 13:45:25    347s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:45:25    347s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:45:25    347s] TLC MultiMap info (StdDelay):
[12/25 13:45:25    347s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:45:25    347s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:45:25    347s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:45:25    347s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:45:25    347s]  Setting StdDelay to: 15.6ps
[12/25 13:45:25    347s] 
[12/25 13:45:25    347s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:45:25    347s] *info: There are 28 candidate Buffer cells
[12/25 13:45:25    347s] *info: There are 20 candidate Inverter cells
[12/25 13:45:25    347s] 
[12/25 13:45:25    348s] #optDebug: Start CG creation (mem=2741.1M)
[12/25 13:45:25    348s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/25 13:45:25    348s] (cpu=0:00:00.1, mem=2741.1M)
[12/25 13:45:25    348s]  ...processing cgPrt (cpu=0:00:00.1, mem=2741.1M)
[12/25 13:45:25    348s]  ...processing cgEgp (cpu=0:00:00.1, mem=2741.1M)
[12/25 13:45:25    348s]  ...processing cgPbk (cpu=0:00:00.1, mem=2741.1M)
[12/25 13:45:25    348s]  ...processing cgNrb(cpu=0:00:00.1, mem=2741.1M)
[12/25 13:45:25    348s]  ...processing cgObs (cpu=0:00:00.1, mem=2741.1M)
[12/25 13:45:25    348s]  ...processing cgCon (cpu=0:00:00.1, mem=2741.1M)
[12/25 13:45:25    348s]  ...processing cgPdm (cpu=0:00:00.1, mem=2741.1M)
[12/25 13:45:25    348s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2741.1M)
[12/25 13:45:25    348s] ### Creating RouteCongInterface, started
[12/25 13:45:25    348s] 
[12/25 13:45:25    348s] Creating Lib Analyzer ...
[12/25 13:45:25    348s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 13:45:25    348s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 13:45:25    348s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/25 13:45:25    348s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 13:45:25    348s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 13:45:25    348s] 
[12/25 13:45:25    348s] {RT default_rc_corner 0 6 6 0}
[12/25 13:45:27    349s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:50 mem=2741.1M
[12/25 13:45:27    349s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:50 mem=2741.1M
[12/25 13:45:27    349s] Creating Lib Analyzer, finished. 
[12/25 13:45:27    350s] 
[12/25 13:45:27    350s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/25 13:45:27    350s] 
[12/25 13:45:27    350s] #optDebug: {0, 1.000}
[12/25 13:45:27    350s] ### Creating RouteCongInterface, finished
[12/25 13:45:29    354s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 13:45:29    354s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 13:45:29    354s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/25 13:45:29    354s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2850.6M, EPOCH TIME: 1671997529.664609
[12/25 13:45:29    354s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:2850.6M, EPOCH TIME: 1671997529.667020
[12/25 13:45:30    355s] +---------+---------+--------+--------+------------+--------+
[12/25 13:45:30    355s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/25 13:45:30    355s] +---------+---------+--------+--------+------------+--------+
[12/25 13:45:30    355s] |   82.24%|        -| -27.688|-956.988|   0:00:00.0| 2850.6M|
[12/25 13:45:30    355s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 13:45:30    355s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 13:45:30    355s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/25 13:45:32    360s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 13:45:32    360s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 13:45:32    360s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/25 13:45:32    360s] |   82.36%|      226| -27.688|-956.988|   0:00:02.0| 2887.6M|
[12/25 13:45:32    360s] +---------+---------+--------+--------+------------+--------+
[12/25 13:45:32    360s] 
[12/25 13:45:32    360s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:05.1 real=0:00:02.0 mem=2887.6M) ***
[12/25 13:45:32    360s] 
[12/25 13:45:32    360s] ###############################################################################
[12/25 13:45:32    360s] #
[12/25 13:45:32    360s] #  Large fanout net report:  
[12/25 13:45:32    360s] #     - there are 5 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/25 13:45:32    360s] #     - current density: 82.36
[12/25 13:45:32    360s] #
[12/25 13:45:32    360s] #  List of high fanout nets:
[12/25 13:45:32    360s] #        Net(1):  vproc_top_u_core_gen_regfile_ff_register_file_i/n1472: (fanouts = 198)
[12/25 13:45:32    360s] #        Net(2):  vproc_top_u_core_u_ibex_core_cs_registers_i/n2238: (fanouts = 78)
[12/25 13:45:32    360s] #        Net(3):  vproc_top_u_core_u_ibex_core_cs_registers_i/n2239: (fanouts = 78)
[12/25 13:45:32    360s] #        Net(4):  vproc_top_u_core_u_ibex_core_cs_registers_i/n2240: (fanouts = 78)
[12/25 13:45:32    360s] #        Net(5):  vproc_top_u_core_u_ibex_core_cs_registers_i/n2241: (fanouts = 78)
[12/25 13:45:32    360s] #
[12/25 13:45:32    360s] ###############################################################################
[12/25 13:45:32    360s] 
[12/25 13:45:32    360s] 
[12/25 13:45:32    360s] =======================================================================
[12/25 13:45:32    360s]                 Reasons for remaining drv violations
[12/25 13:45:32    360s] =======================================================================
[12/25 13:45:32    360s] *info: Total 5 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/25 13:45:32    360s] 
[12/25 13:45:32    360s] Total-nets :: 116298, Stn-nets :: 245, ratio :: 0.210666 %
[12/25 13:45:32    360s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2776.6M, EPOCH TIME: 1671997532.643244
[12/25 13:45:32    360s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.024, REAL:0.024, MEM:2556.6M, EPOCH TIME: 1671997532.667123
[12/25 13:45:32    360s] TotalInstCnt at PhyDesignMc Destruction: 113,099
[12/25 13:45:32    360s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.1
[12/25 13:45:32    360s] *** DrvOpt #1 [finish] : cpu/real = 0:00:14.3/0:00:08.8 (1.6), totSession cpu/real = 0:06:00.4/0:02:57.7 (2.0), mem = 2556.6M
[12/25 13:45:32    360s] 
[12/25 13:45:32    360s] =============================================================================================
[12/25 13:45:32    360s]  Step TAT Report for DrvOpt #1                                                  21.10-p004_1
[12/25 13:45:32    360s] =============================================================================================
[12/25 13:45:32    360s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:45:32    360s] ---------------------------------------------------------------------------------------------
[12/25 13:45:32    360s] [ SlackTraversorInit     ]      1   0:00:00.8  (   8.8 % )     0:00:00.8 /  0:00:00.8    1.0
[12/25 13:45:32    360s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[12/25 13:45:32    360s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  16.3 % )     0:00:01.4 /  0:00:01.5    1.0
[12/25 13:45:32    360s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:45:32    360s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   9.1 % )     0:00:00.8 /  0:00:01.3    1.7
[12/25 13:45:32    360s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   4.0 % )     0:00:01.8 /  0:00:01.8    1.0
[12/25 13:45:32    360s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (   6.1 % )     0:00:00.6 /  0:00:00.6    1.0
[12/25 13:45:32    360s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:01.8 /  0:00:05.0    2.8
[12/25 13:45:32    360s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:45:32    360s] [ OptEval                ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.6    3.7
[12/25 13:45:32    360s] [ OptCommit              ]      1   0:00:00.4  (   4.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/25 13:45:32    360s] [ PostCommitDelayUpdate  ]      1   0:00:00.2  (   1.9 % )     0:00:00.7 /  0:00:02.3    3.2
[12/25 13:45:32    360s] [ IncrDelayCalc          ]      9   0:00:00.6  (   6.3 % )     0:00:00.6 /  0:00:02.2    3.9
[12/25 13:45:32    360s] [ DrvFindVioNets         ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.2    2.2
[12/25 13:45:32    360s] [ IncrTimingUpdate       ]      1   0:00:00.5  (   6.0 % )     0:00:00.5 /  0:00:01.7    3.2
[12/25 13:45:32    360s] [ MISC                   ]          0:00:03.0  (  34.6 % )     0:00:03.0 /  0:00:04.7    1.5
[12/25 13:45:32    360s] ---------------------------------------------------------------------------------------------
[12/25 13:45:32    360s]  DrvOpt #1 TOTAL                    0:00:08.8  ( 100.0 % )     0:00:08.8 /  0:00:14.3    1.6
[12/25 13:45:32    360s] ---------------------------------------------------------------------------------------------
[12/25 13:45:32    360s] 
[12/25 13:45:32    360s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/25 13:45:32    360s] End: GigaOpt high fanout net optimization
[12/25 13:45:32    360s] Begin: GigaOpt DRV Optimization
[12/25 13:45:32    360s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 4 -largeScaleFixing -maxIter 2 -max_fanout -preCTS
[12/25 13:45:32    360s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:06:00.4/0:02:57.7 (2.0), mem = 2556.6M
[12/25 13:45:32    360s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:45:32    360s] Info: 11 clock nets excluded from IPO operation.
[12/25 13:45:32    360s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.2
[12/25 13:45:32    360s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:45:32    360s] ### Creating PhyDesignMc. totSessionCpu=0:06:01 mem=2556.6M
[12/25 13:45:32    360s] OPERPROF: Starting DPlace-Init at level 1, MEM:2556.6M, EPOCH TIME: 1671997532.973732
[12/25 13:45:32    360s] z: 2, totalTracks: 1
[12/25 13:45:32    360s] z: 4, totalTracks: 1
[12/25 13:45:32    360s] z: 6, totalTracks: 1
[12/25 13:45:32    360s] z: 8, totalTracks: 1
[12/25 13:45:32    360s] #spOpts: VtWidth mergeVia=F 
[12/25 13:45:33    360s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2556.6M, EPOCH TIME: 1671997533.074546
[12/25 13:45:33    360s] 
[12/25 13:45:33    360s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:45:33    360s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.115, REAL:0.116, MEM:2556.6M, EPOCH TIME: 1671997533.190176
[12/25 13:45:33    360s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2556.6MB).
[12/25 13:45:33    360s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.243, REAL:0.245, MEM:2556.6M, EPOCH TIME: 1671997533.218260
[12/25 13:45:33    362s] TotalInstCnt at PhyDesignMc Initialization: 113,099
[12/25 13:45:33    362s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:02 mem=2565.4M
[12/25 13:45:33    362s] ### Creating RouteCongInterface, started
[12/25 13:45:34    362s] 
[12/25 13:45:34    362s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/25 13:45:34    362s] 
[12/25 13:45:34    362s] #optDebug: {0, 1.000}
[12/25 13:45:34    362s] ### Creating RouteCongInterface, finished
[12/25 13:45:36    366s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2754.3M, EPOCH TIME: 1671997536.487120
[12/25 13:45:36    366s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:2754.3M, EPOCH TIME: 1671997536.489667
[12/25 13:45:37    367s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 13:45:37    367s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/25 13:45:37    367s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 13:45:37    367s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/25 13:45:37    367s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 13:45:37    367s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 13:45:37    368s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 13:45:37    368s] Info: violation cost 669054.125000 (cap = 1885.504761, tran = 666994.500000, len = 0.000000, fanout load = 1.000000, fanout count = 174.000000, glitch 0.000000)
[12/25 13:45:37    368s] | 11875|126684|   -19.58|  1781|  1781|    -1.86|     1|     1|     0|     0|   -27.69|  -956.99|       0|       0|       0| 82.36%|          |         |
[12/25 13:46:03    450s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 13:46:03    450s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 13:46:03    450s] Info: violation cost 133.419250 (cap = 0.849602, tran = 132.569656, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/25 13:46:04    450s] |    11|   284|    -0.34|     3|     3|    -0.07|     0|     0|     0|     0|   -11.97|  -387.27|    1252|     202|    1640| 82.92%| 0:00:26.0|  2984.3M|
[12/25 13:46:04    453s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 13:46:04    454s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 13:46:04    454s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/25 13:46:05    454s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -11.97|  -387.27|       0|       0|      11| 82.92%| 0:00:00.0|  2984.3M|
[12/25 13:46:05    454s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 13:46:05    454s] 
[12/25 13:46:05    454s] *** Finish DRV Fixing (cpu=0:01:28 real=0:00:29.0 mem=2984.3M) ***
[12/25 13:46:05    454s] 
[12/25 13:46:05    454s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2984.3M, EPOCH TIME: 1671997565.012073
[12/25 13:46:05    454s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.023, MEM:2969.3M, EPOCH TIME: 1671997565.034830
[12/25 13:46:05    454s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2969.3M, EPOCH TIME: 1671997565.068088
[12/25 13:46:05    454s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2969.3M, EPOCH TIME: 1671997565.068221
[12/25 13:46:05    454s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2969.3M, EPOCH TIME: 1671997565.169227
[12/25 13:46:05    454s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.121, REAL:0.121, MEM:2969.3M, EPOCH TIME: 1671997565.290389
[12/25 13:46:05    454s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2969.3M, EPOCH TIME: 1671997565.319818
[12/25 13:46:05    454s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.002, REAL:0.002, MEM:2969.3M, EPOCH TIME: 1671997565.322140
[12/25 13:46:05    454s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.253, REAL:0.254, MEM:2969.3M, EPOCH TIME: 1671997565.322254
[12/25 13:46:05    454s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.253, REAL:0.254, MEM:2969.3M, EPOCH TIME: 1671997565.322281
[12/25 13:46:05    454s] TDRefine: refinePlace mode is spiral
[12/25 13:46:05    454s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2702082.2
[12/25 13:46:05    454s] OPERPROF: Starting RefinePlace at level 1, MEM:2969.3M, EPOCH TIME: 1671997565.322342
[12/25 13:46:05    454s] *** Starting refinePlace (0:07:34 mem=2969.3M) ***
[12/25 13:46:05    454s] Total net bbox length = 2.171e+06 (1.135e+06 1.036e+06) (ext = 7.299e+02)
[12/25 13:46:05    454s] 
[12/25 13:46:05    454s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:46:05    454s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/25 13:46:05    454s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:46:05    454s] Enhanced MH flow has been turned off for floorplan mode.
[12/25 13:46:05    454s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/25 13:46:05    454s] Type 'man IMPSP-5140' for more detail.
[12/25 13:46:05    454s] **WARN: (IMPSP-315):	Found 126553 instances insts with no PG Term connections.
[12/25 13:46:05    454s] Type 'man IMPSP-315' for more detail.
[12/25 13:46:05    454s] (I)      Default power domain name = toplevel_498
[12/25 13:46:05    454s] .Default power domain name = toplevel_498
[12/25 13:46:05    454s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2969.3M, EPOCH TIME: 1671997565.521069
[12/25 13:46:05    454s] Starting refinePlace ...
[12/25 13:46:05    454s] Default power domain name = toplevel_498
[12/25 13:46:05    454s] .One DDP V2 for no tweak run.
[12/25 13:46:05    454s] Default power domain name = toplevel_498
[12/25 13:46:05    454s] .DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/25 13:46:05    455s] ** Cut row section cpu time 0:00:00.0.
[12/25 13:46:05    455s]    Spread Effort: high, pre-route mode, useDDP on.
[12/25 13:46:06    455s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=3003.1MB) @(0:07:35 - 0:07:36).
[12/25 13:46:06    455s] Move report: preRPlace moves 9477 insts, mean move: 0.83 um, max move: 8.60 um 
[12/25 13:46:06    455s] 	Max move on inst (vproc_top_genblk4_vcache/way0/U3495): (431.80, 524.00) --> (436.40, 520.00)
[12/25 13:46:06    455s] 	Length: 7 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: AOI211X0P5MA10TR
[12/25 13:46:06    455s] wireLenOptFixPriorityInst 0 inst fixed
[12/25 13:46:06    456s] 
[12/25 13:46:06    456s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/25 13:46:07    457s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/25 13:46:07    457s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/25 13:46:07    457s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/25 13:46:07    457s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:01.0, mem=3003.1MB) @(0:07:36 - 0:07:38).
[12/25 13:46:07    457s] Move report: Detail placement moves 9477 insts, mean move: 0.83 um, max move: 8.60 um 
[12/25 13:46:07    457s] 	Max move on inst (vproc_top_genblk4_vcache/way0/U3495): (431.80, 524.00) --> (436.40, 520.00)
[12/25 13:46:07    457s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 3003.1MB
[12/25 13:46:07    457s] Statistics of distance of Instance movement in refine placement:
[12/25 13:46:07    457s]   maximum (X+Y) =         8.60 um
[12/25 13:46:07    457s]   inst (vproc_top_genblk4_vcache/way0/U3495) with max move: (431.8, 524) -> (436.4, 520)
[12/25 13:46:07    457s]   mean    (X+Y) =         0.83 um
[12/25 13:46:07    457s] Summary Report:
[12/25 13:46:07    457s] Instances move: 9477 (out of 114553 movable)
[12/25 13:46:07    457s] Instances flipped: 0
[12/25 13:46:07    457s] Mean displacement: 0.83 um
[12/25 13:46:07    457s] Max displacement: 8.60 um (Instance: vproc_top_genblk4_vcache/way0/U3495) (431.8, 524) -> (436.4, 520)
[12/25 13:46:07    457s] 	Length: 7 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: AOI211X0P5MA10TR
[12/25 13:46:07    457s] Total instances moved : 9477
[12/25 13:46:07    457s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.289, REAL:2.216, MEM:3003.1M, EPOCH TIME: 1671997567.736998
[12/25 13:46:07    457s] Total net bbox length = 2.175e+06 (1.138e+06 1.037e+06) (ext = 7.341e+02)
[12/25 13:46:07    457s] Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 3003.1MB
[12/25 13:46:07    457s] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:02.0, mem=3003.1MB) @(0:07:34 - 0:07:38).
[12/25 13:46:07    457s] *** Finished refinePlace (0:07:38 mem=3003.1M) ***
[12/25 13:46:07    457s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2702082.2
[12/25 13:46:07    457s] OPERPROF: Finished RefinePlace at level 1, CPU:3.555, REAL:2.484, MEM:3003.1M, EPOCH TIME: 1671997567.805886
[12/25 13:46:08    458s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3003.1M, EPOCH TIME: 1671997568.283495
[12/25 13:46:08    458s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.019, MEM:2972.1M, EPOCH TIME: 1671997568.302744
[12/25 13:46:08    458s] *** maximum move = 8.60 um ***
[12/25 13:46:08    458s] *** Finished re-routing un-routed nets (2972.1M) ***
[12/25 13:46:08    458s] OPERPROF: Starting DPlace-Init at level 1, MEM:2972.1M, EPOCH TIME: 1671997568.500445
[12/25 13:46:08    458s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2972.1M, EPOCH TIME: 1671997568.603079
[12/25 13:46:08    458s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.134, REAL:0.135, MEM:2972.1M, EPOCH TIME: 1671997568.737762
[12/25 13:46:08    458s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2972.1M, EPOCH TIME: 1671997568.766428
[12/25 13:46:08    458s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.002, REAL:0.002, MEM:2972.1M, EPOCH TIME: 1671997568.768379
[12/25 13:46:08    458s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.267, REAL:0.268, MEM:2972.1M, EPOCH TIME: 1671997568.768485
[12/25 13:46:09    460s] 
[12/25 13:46:09    460s] *** Finish Physical Update (cpu=0:00:06.0 real=0:00:04.0 mem=2972.1M) ***
[12/25 13:46:10    460s] Total-nets :: 117752, Stn-nets :: 265, ratio :: 0.225049 %
[12/25 13:46:10    460s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2861.9M, EPOCH TIME: 1671997570.243583
[12/25 13:46:10    460s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.023, MEM:2655.9M, EPOCH TIME: 1671997570.266577
[12/25 13:46:10    460s] TotalInstCnt at PhyDesignMc Destruction: 114,553
[12/25 13:46:10    460s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.2
[12/25 13:46:10    460s] *** DrvOpt #2 [finish] : cpu/real = 0:01:40.6/0:00:37.6 (2.7), totSession cpu/real = 0:07:41.0/0:03:35.3 (2.1), mem = 2655.9M
[12/25 13:46:10    460s] 
[12/25 13:46:10    460s] =============================================================================================
[12/25 13:46:10    460s]  Step TAT Report for DrvOpt #2                                                  21.10-p004_1
[12/25 13:46:10    460s] =============================================================================================
[12/25 13:46:10    460s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:46:10    460s] ---------------------------------------------------------------------------------------------
[12/25 13:46:10    460s] [ SlackTraversorInit     ]      2   0:00:01.6  (   4.2 % )     0:00:01.6 /  0:00:01.6    1.0
[12/25 13:46:10    460s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:46:10    460s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   2.2 % )     0:00:00.8 /  0:00:01.4    1.6
[12/25 13:46:10    460s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.4    1.1
[12/25 13:46:10    460s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:46:10    460s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:26.8 /  0:01:24.8    3.2
[12/25 13:46:10    460s] [ OptGetWeight           ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:46:10    460s] [ OptEval                ]     12   0:00:03.4  (   9.1 % )     0:00:03.4 /  0:00:13.4    3.9
[12/25 13:46:10    460s] [ OptCommit              ]     12   0:00:01.8  (   4.9 % )     0:00:01.8 /  0:00:01.8    1.0
[12/25 13:46:10    460s] [ PostCommitDelayUpdate  ]     11   0:00:03.2  (   8.6 % )     0:00:15.6 /  0:00:51.3    3.3
[12/25 13:46:10    460s] [ IncrDelayCalc          ]    996   0:00:12.4  (  32.9 % )     0:00:12.4 /  0:00:47.9    3.9
[12/25 13:46:10    460s] [ DrvFindVioNets         ]      3   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:01.5    3.7
[12/25 13:46:10    460s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.3    1.8
[12/25 13:46:10    460s] [ RefinePlace            ]      1   0:00:04.4  (  11.7 % )     0:00:04.4 /  0:00:06.0    1.4
[12/25 13:46:10    460s] [ IncrTimingUpdate       ]     11   0:00:06.0  (  15.9 % )     0:00:06.0 /  0:00:18.3    3.1
[12/25 13:46:10    460s] [ MISC                   ]          0:00:03.1  (   8.1 % )     0:00:03.1 /  0:00:04.7    1.5
[12/25 13:46:10    460s] ---------------------------------------------------------------------------------------------
[12/25 13:46:10    460s]  DrvOpt #2 TOTAL                    0:00:37.6  ( 100.0 % )     0:00:37.6 /  0:01:40.6    2.7
[12/25 13:46:10    460s] ---------------------------------------------------------------------------------------------
[12/25 13:46:10    460s] 
[12/25 13:46:10    460s] End: GigaOpt DRV Optimization
[12/25 13:46:10    460s] GigaOpt: Cleaning up trial route
[12/25 13:46:10    460s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2655.9M, EPOCH TIME: 1671997570.268082
[12/25 13:46:10    460s] All LLGs are deleted
[12/25 13:46:10    460s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2655.9M, EPOCH TIME: 1671997570.268131
[12/25 13:46:10    460s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.007, REAL:0.007, MEM:2655.9M, EPOCH TIME: 1671997570.275003
[12/25 13:46:10    460s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.008, REAL:0.008, MEM:2655.9M, EPOCH TIME: 1671997570.275752
[12/25 13:46:10    461s] ### Creating LA Mngr. totSessionCpu=0:07:41 mem=2655.9M
[12/25 13:46:10    461s] ### Creating LA Mngr, finished. totSessionCpu=0:07:41 mem=2655.9M
[12/25 13:46:10    461s] Started Early Global Route kernel ( Curr Mem: 2655.86 MB )
[12/25 13:46:10    461s] (I)      ==================== Layers =====================
[12/25 13:46:10    461s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:46:10    461s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 13:46:10    461s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:46:10    461s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 13:46:10    461s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 13:46:10    461s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 13:46:10    461s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 13:46:10    461s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 13:46:10    461s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 13:46:10    461s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 13:46:10    461s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 13:46:10    461s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 13:46:10    461s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 13:46:10    461s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 13:46:10    461s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 13:46:10    461s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 13:46:10    461s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 13:46:10    461s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 13:46:10    461s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 13:46:10    461s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 13:46:10    461s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:46:10    461s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 13:46:10    461s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 13:46:10    461s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 13:46:10    461s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 13:46:10    461s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 13:46:10    461s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:46:10    461s] (I)      Started Import and model ( Curr Mem: 2655.86 MB )
[12/25 13:46:10    461s] (I)      Default power domain name = toplevel_498
[12/25 13:46:10    461s] .== Non-default Options ==
[12/25 13:46:11    461s] (I)      Maximum routing layer                              : 6
[12/25 13:46:11    461s] (I)      Number of threads                                  : 4
[12/25 13:46:11    461s] (I)      Method to set GCell size                           : row
[12/25 13:46:11    461s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/25 13:46:11    461s] (I)      Use row-based GCell size
[12/25 13:46:11    461s] (I)      Use row-based GCell align
[12/25 13:46:11    461s] (I)      layer 0 area = 168000
[12/25 13:46:11    461s] (I)      layer 1 area = 208000
[12/25 13:46:11    461s] (I)      layer 2 area = 208000
[12/25 13:46:11    461s] (I)      layer 3 area = 208000
[12/25 13:46:11    461s] (I)      layer 4 area = 208000
[12/25 13:46:11    461s] (I)      layer 5 area = 208000
[12/25 13:46:11    461s] (I)      GCell unit size   : 4000
[12/25 13:46:11    461s] (I)      GCell multiplier  : 1
[12/25 13:46:11    461s] (I)      GCell row height  : 4000
[12/25 13:46:11    461s] (I)      Actual row height : 4000
[12/25 13:46:11    461s] (I)      GCell align ref   : 0 0
[12/25 13:46:11    461s] [NR-eGR] Track table information for default rule: 
[12/25 13:46:11    461s] [NR-eGR] M1 has no routable track
[12/25 13:46:11    461s] [NR-eGR] M2 has single uniform track structure
[12/25 13:46:11    461s] [NR-eGR] M3 has single uniform track structure
[12/25 13:46:11    461s] [NR-eGR] M4 has single uniform track structure
[12/25 13:46:11    461s] [NR-eGR] M5 has single uniform track structure
[12/25 13:46:11    461s] [NR-eGR] M6 has single uniform track structure
[12/25 13:46:11    461s] (I)      =============== Default via ================
[12/25 13:46:11    461s] (I)      +---+------------------+-------------------+
[12/25 13:46:11    461s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/25 13:46:11    461s] (I)      +---+------------------+-------------------+
[12/25 13:46:11    461s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/25 13:46:11    461s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/25 13:46:11    461s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/25 13:46:11    461s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/25 13:46:11    461s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/25 13:46:11    461s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/25 13:46:11    461s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/25 13:46:11    461s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/25 13:46:11    461s] (I)      +---+------------------+-------------------+
[12/25 13:46:11    461s] [NR-eGR] Read 16854 PG shapes
[12/25 13:46:11    461s] [NR-eGR] Read 0 clock shapes
[12/25 13:46:11    461s] [NR-eGR] Read 0 other shapes
[12/25 13:46:11    461s] [NR-eGR] #Routing Blockages  : 0
[12/25 13:46:11    461s] [NR-eGR] #Instance Blockages : 0
[12/25 13:46:11    461s] [NR-eGR] #PG Blockages       : 16854
[12/25 13:46:11    461s] [NR-eGR] #Halo Blockages     : 0
[12/25 13:46:11    461s] [NR-eGR] #Boundary Blockages : 0
[12/25 13:46:11    461s] [NR-eGR] #Clock Blockages    : 0
[12/25 13:46:11    461s] [NR-eGR] #Other Blockages    : 0
[12/25 13:46:11    461s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/25 13:46:11    461s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/25 13:46:11    461s] [NR-eGR] Read 117752 nets ( ignored 0 )
[12/25 13:46:11    461s] (I)      early_global_route_priority property id does not exist.
[12/25 13:46:11    461s] (I)      Read Num Blocks=16854  Num Prerouted Wires=0  Num CS=0
[12/25 13:46:11    461s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 0
[12/25 13:46:11    461s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 0
[12/25 13:46:11    461s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 0
[12/25 13:46:11    461s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 0
[12/25 13:46:11    461s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/25 13:46:11    461s] (I)      Number of ignored nets                =      0
[12/25 13:46:11    461s] (I)      Number of connected nets              =      0
[12/25 13:46:11    461s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/25 13:46:11    461s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/25 13:46:11    461s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/25 13:46:11    461s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/25 13:46:11    461s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/25 13:46:11    461s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/25 13:46:11    461s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/25 13:46:11    461s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/25 13:46:11    461s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/25 13:46:11    461s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/25 13:46:11    461s] (I)      Ndr track 0 does not exist
[12/25 13:46:11    461s] (I)      ---------------------Grid Graph Info--------------------
[12/25 13:46:11    461s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/25 13:46:11    461s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/25 13:46:11    461s] (I)      Site width          :   400  (dbu)
[12/25 13:46:11    461s] (I)      Row height          :  4000  (dbu)
[12/25 13:46:11    461s] (I)      GCell row height    :  4000  (dbu)
[12/25 13:46:11    461s] (I)      GCell width         :  4000  (dbu)
[12/25 13:46:11    461s] (I)      GCell height        :  4000  (dbu)
[12/25 13:46:11    461s] (I)      Grid                :   400   400     6
[12/25 13:46:11    461s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/25 13:46:11    461s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/25 13:46:11    461s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/25 13:46:11    461s] (I)      Default wire width  :   180   200   200   200   200   200
[12/25 13:46:11    461s] (I)      Default wire space  :   180   200   200   200   200   200
[12/25 13:46:11    461s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/25 13:46:11    461s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/25 13:46:11    461s] (I)      First track coord   :     0   200   200   200   200   200
[12/25 13:46:11    461s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/25 13:46:11    461s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/25 13:46:11    461s] (I)      Num of masks        :     1     1     1     1     1     1
[12/25 13:46:11    461s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/25 13:46:11    461s] (I)      --------------------------------------------------------
[12/25 13:46:11    461s] 
[12/25 13:46:11    461s] [NR-eGR] ============ Routing rule table ============
[12/25 13:46:11    461s] [NR-eGR] Rule id: 0  Nets: 117752
[12/25 13:46:11    461s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/25 13:46:11    461s] (I)                    Layer    2    3    4    5    6 
[12/25 13:46:11    461s] (I)                    Pitch  400  400  400  400  400 
[12/25 13:46:11    461s] (I)             #Used tracks    1    1    1    1    1 
[12/25 13:46:11    461s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:46:11    461s] [NR-eGR] ========================================
[12/25 13:46:11    461s] [NR-eGR] 
[12/25 13:46:11    461s] (I)      =============== Blocked Tracks ===============
[12/25 13:46:11    461s] (I)      +-------+---------+----------+---------------+
[12/25 13:46:11    461s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/25 13:46:11    461s] (I)      +-------+---------+----------+---------------+
[12/25 13:46:11    461s] (I)      |     1 |       0 |        0 |         0.00% |
[12/25 13:46:11    461s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/25 13:46:11    461s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/25 13:46:11    461s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/25 13:46:11    461s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/25 13:46:11    461s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/25 13:46:11    461s] (I)      +-------+---------+----------+---------------+
[12/25 13:46:11    462s] (I)      Finished Import and model ( CPU: 0.80 sec, Real: 0.80 sec, Curr Mem: 2747.46 MB )
[12/25 13:46:11    462s] (I)      Reset routing kernel
[12/25 13:46:11    462s] (I)      Started Global Routing ( Curr Mem: 2747.46 MB )
[12/25 13:46:11    462s] (I)      totalPins=458357  totalGlobalPin=446378 (97.39%)
[12/25 13:46:11    462s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/25 13:46:11    462s] [NR-eGR] Layer group 1: route 117752 net(s) in layer range [2, 6]
[12/25 13:46:11    462s] (I)      
[12/25 13:46:11    462s] (I)      ============  Phase 1a Route ============
[12/25 13:46:11    463s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/25 13:46:11    463s] (I)      Usage: 1397110 = (719712 H, 677398 V) = (22.83% H, 14.18% V) = (1.439e+06um H, 1.355e+06um V)
[12/25 13:46:12    463s] (I)      
[12/25 13:46:12    463s] (I)      ============  Phase 1b Route ============
[12/25 13:46:12    463s] (I)      Usage: 1397151 = (719718 H, 677433 V) = (22.83% H, 14.18% V) = (1.439e+06um H, 1.355e+06um V)
[12/25 13:46:12    463s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.794302e+06um
[12/25 13:46:12    463s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/25 13:46:12    463s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/25 13:46:12    463s] (I)      
[12/25 13:46:12    463s] (I)      ============  Phase 1c Route ============
[12/25 13:46:12    463s] (I)      Level2 Grid: 80 x 80
[12/25 13:46:12    463s] (I)      Usage: 1397151 = (719718 H, 677433 V) = (22.83% H, 14.18% V) = (1.439e+06um H, 1.355e+06um V)
[12/25 13:46:12    463s] (I)      
[12/25 13:46:12    463s] (I)      ============  Phase 1d Route ============
[12/25 13:46:12    463s] (I)      Usage: 1397163 = (719719 H, 677444 V) = (22.83% H, 14.18% V) = (1.439e+06um H, 1.355e+06um V)
[12/25 13:46:12    463s] (I)      
[12/25 13:46:12    463s] (I)      ============  Phase 1e Route ============
[12/25 13:46:12    463s] (I)      Usage: 1397163 = (719719 H, 677444 V) = (22.83% H, 14.18% V) = (1.439e+06um H, 1.355e+06um V)
[12/25 13:46:12    463s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.794326e+06um
[12/25 13:46:12    463s] (I)      
[12/25 13:46:12    463s] (I)      ============  Phase 1l Route ============
[12/25 13:46:12    464s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/25 13:46:12    464s] (I)      Layer  2:    1586783    609583        30           0     1596000    ( 0.00%) 
[12/25 13:46:12    464s] (I)      Layer  3:    1586081    597939        40           0     1596000    ( 0.00%) 
[12/25 13:46:12    464s] (I)      Layer  4:    1586783    232267         0           0     1596000    ( 0.00%) 
[12/25 13:46:12    464s] (I)      Layer  5:    1564328    142364        75           0     1596000    ( 0.00%) 
[12/25 13:46:12    464s] (I)      Layer  6:    1596000     21491         0           0     1596000    ( 0.00%) 
[12/25 13:46:12    464s] (I)      Total:       7919975   1603644       145           0     7980000    ( 0.00%) 
[12/25 13:46:12    464s] (I)      
[12/25 13:46:12    464s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/25 13:46:12    464s] [NR-eGR]                        OverCon           OverCon            
[12/25 13:46:12    464s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/25 13:46:12    464s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[12/25 13:46:12    464s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:46:12    464s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:46:12    464s] [NR-eGR]      M2 ( 2)        27( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/25 13:46:12    464s] [NR-eGR]      M3 ( 3)        35( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/25 13:46:12    464s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:46:12    464s] [NR-eGR]      M5 ( 5)        58( 0.04%)         2( 0.00%)   ( 0.04%) 
[12/25 13:46:12    464s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:46:12    464s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:46:12    464s] [NR-eGR]        Total       120( 0.02%)         2( 0.00%)   ( 0.02%) 
[12/25 13:46:12    464s] [NR-eGR] 
[12/25 13:46:12    464s] (I)      Finished Global Routing ( CPU: 2.59 sec, Real: 1.67 sec, Curr Mem: 2822.20 MB )
[12/25 13:46:12    464s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/25 13:46:13    464s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/25 13:46:13    464s] (I)      ============= Track Assignment ============
[12/25 13:46:13    464s] (I)      Started Track Assignment (4T) ( Curr Mem: 2822.20 MB )
[12/25 13:46:13    464s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/25 13:46:13    464s] (I)      Run Multi-thread track assignment
[12/25 13:46:13    467s] (I)      Finished Track Assignment (4T) ( CPU: 2.45 sec, Real: 0.66 sec, Curr Mem: 2822.20 MB )
[12/25 13:46:13    467s] (I)      Started Export ( Curr Mem: 2822.20 MB )
[12/25 13:46:14    467s] [NR-eGR]             Length (um)     Vias 
[12/25 13:46:14    467s] [NR-eGR] ---------------------------------
[12/25 13:46:14    467s] [NR-eGR]  M1  (1H)             0   458338 
[12/25 13:46:14    467s] [NR-eGR]  M2  (2V)        943899   698480 
[12/25 13:46:14    467s] [NR-eGR]  M3  (3H)       1193317    63453 
[12/25 13:46:14    467s] [NR-eGR]  M4  (4V)        455132    20675 
[12/25 13:46:14    467s] [NR-eGR]  M5  (5H)        284935     1817 
[12/25 13:46:14    467s] [NR-eGR]  M6  (6V)         43082        0 
[12/25 13:46:14    467s] [NR-eGR]  M7  (7H)             0        0 
[12/25 13:46:14    467s] [NR-eGR]  M8  (8V)             0        0 
[12/25 13:46:14    467s] [NR-eGR]  M9  (9H)             0        0 
[12/25 13:46:14    467s] [NR-eGR] ---------------------------------
[12/25 13:46:14    467s] [NR-eGR]      Total      2920365  1242763 
[12/25 13:46:14    467s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:46:14    467s] [NR-eGR] Total half perimeter of net bounding box: 2174915um
[12/25 13:46:14    467s] [NR-eGR] Total length: 2920365um, number of vias: 1242763
[12/25 13:46:14    467s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:46:14    467s] [NR-eGR] Total eGR-routed clock nets wire length: 112168um, number of vias: 85372
[12/25 13:46:14    467s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:46:14    469s] (I)      Finished Export ( CPU: 1.87 sec, Real: 1.27 sec, Curr Mem: 2811.68 MB )
[12/25 13:46:15    469s] [NR-eGR] Finished Early Global Route kernel ( CPU: 7.83 sec, Real: 4.52 sec, Curr Mem: 2811.68 MB )
[12/25 13:46:15    469s] (I)      ======================================= Runtime Summary =======================================
[12/25 13:46:15    469s] (I)       Step                                              %      Start     Finish      Real       CPU 
[12/25 13:46:15    469s] (I)      -----------------------------------------------------------------------------------------------
[12/25 13:46:15    469s] (I)       Early Global Route kernel                   100.00%  65.09 sec  69.61 sec  4.52 sec  7.83 sec 
[12/25 13:46:15    469s] (I)       +-Import and model                           17.76%  65.09 sec  65.90 sec  0.80 sec  0.80 sec 
[12/25 13:46:15    469s] (I)       | +-Create place DB                          11.99%  65.09 sec  65.64 sec  0.54 sec  0.54 sec 
[12/25 13:46:15    469s] (I)       | | +-Import place data                      11.99%  65.09 sec  65.64 sec  0.54 sec  0.54 sec 
[12/25 13:46:15    469s] (I)       | | | +-Read instances and placement          3.49%  65.09 sec  65.25 sec  0.16 sec  0.16 sec 
[12/25 13:46:15    469s] (I)       | | | +-Read nets                             8.49%  65.25 sec  65.64 sec  0.38 sec  0.38 sec 
[12/25 13:46:15    469s] (I)       | +-Create route DB                           4.94%  65.64 sec  65.86 sec  0.22 sec  0.22 sec 
[12/25 13:46:15    469s] (I)       | | +-Import route data (4T)                  4.94%  65.64 sec  65.86 sec  0.22 sec  0.22 sec 
[12/25 13:46:15    469s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.61%  65.64 sec  65.67 sec  0.03 sec  0.03 sec 
[12/25 13:46:15    469s] (I)       | | | | +-Read routing blockages              0.00%  65.64 sec  65.64 sec  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)       | | | | +-Read instance blockages             0.56%  65.64 sec  65.67 sec  0.03 sec  0.03 sec 
[12/25 13:46:15    469s] (I)       | | | | +-Read PG blockages                   0.05%  65.67 sec  65.67 sec  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)       | | | | +-Read clock blockages                0.00%  65.67 sec  65.67 sec  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)       | | | | +-Read other blockages                0.00%  65.67 sec  65.67 sec  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)       | | | | +-Read boundary cut boxes             0.00%  65.67 sec  65.67 sec  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)       | | | +-Read blackboxes                       0.00%  65.67 sec  65.67 sec  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)       | | | +-Read prerouted                        0.11%  65.67 sec  65.68 sec  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)       | | | +-Read unlegalized nets                 0.63%  65.68 sec  65.70 sec  0.03 sec  0.03 sec 
[12/25 13:46:15    469s] (I)       | | | +-Read nets                             1.01%  65.70 sec  65.75 sec  0.05 sec  0.05 sec 
[12/25 13:46:15    469s] (I)       | | | +-Set up via pillars                    0.04%  65.76 sec  65.76 sec  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)       | | | +-Initialize 3D grid graph              0.03%  65.77 sec  65.77 sec  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)       | | | +-Model blockage capacity               1.65%  65.77 sec  65.85 sec  0.07 sec  0.07 sec 
[12/25 13:46:15    469s] (I)       | | | | +-Initialize 3D capacity              1.59%  65.77 sec  65.85 sec  0.07 sec  0.07 sec 
[12/25 13:46:15    469s] (I)       | +-Read aux data                             0.00%  65.86 sec  65.86 sec  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)       | +-Others data preparation                   0.25%  65.86 sec  65.87 sec  0.01 sec  0.01 sec 
[12/25 13:46:15    469s] (I)       | +-Create route kernel                       0.10%  65.87 sec  65.88 sec  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)       +-Global Routing                             36.87%  65.90 sec  67.56 sec  1.67 sec  2.59 sec 
[12/25 13:46:15    469s] (I)       | +-Initialization                            0.76%  65.90 sec  65.93 sec  0.03 sec  0.03 sec 
[12/25 13:46:15    469s] (I)       | +-Net group 1                              35.41%  65.94 sec  67.54 sec  1.60 sec  2.52 sec 
[12/25 13:46:15    469s] (I)       | | +-Generate topology (4T)                  2.62%  65.94 sec  66.05 sec  0.12 sec  0.20 sec 
[12/25 13:46:15    469s] (I)       | | +-Phase 1a                               12.36%  66.08 sec  66.64 sec  0.56 sec  0.92 sec 
[12/25 13:46:15    469s] (I)       | | | +-Pattern routing (4T)                  9.05%  66.08 sec  66.49 sec  0.41 sec  0.77 sec 
[12/25 13:46:15    469s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.67%  66.49 sec  66.57 sec  0.08 sec  0.08 sec 
[12/25 13:46:15    469s] (I)       | | | +-Add via demand to 2D                  1.64%  66.57 sec  66.64 sec  0.07 sec  0.07 sec 
[12/25 13:46:15    469s] (I)       | | +-Phase 1b                                3.56%  66.64 sec  66.80 sec  0.16 sec  0.20 sec 
[12/25 13:46:15    469s] (I)       | | | +-Monotonic routing (4T)                3.51%  66.64 sec  66.80 sec  0.16 sec  0.20 sec 
[12/25 13:46:15    469s] (I)       | | +-Phase 1c                                0.79%  66.80 sec  66.84 sec  0.04 sec  0.04 sec 
[12/25 13:46:15    469s] (I)       | | | +-Two level Routing                     0.79%  66.80 sec  66.84 sec  0.04 sec  0.04 sec 
[12/25 13:46:15    469s] (I)       | | | | +-Two Level Routing (Regular)         0.55%  66.80 sec  66.83 sec  0.02 sec  0.02 sec 
[12/25 13:46:15    469s] (I)       | | | | +-Two Level Routing (Strong)          0.19%  66.83 sec  66.84 sec  0.01 sec  0.01 sec 
[12/25 13:46:15    469s] (I)       | | +-Phase 1d                                6.31%  66.84 sec  67.12 sec  0.29 sec  0.28 sec 
[12/25 13:46:15    469s] (I)       | | | +-Detoured routing                      6.31%  66.84 sec  67.12 sec  0.29 sec  0.28 sec 
[12/25 13:46:15    469s] (I)       | | +-Phase 1e                                0.02%  67.12 sec  67.12 sec  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)       | | | +-Route legalization                    0.00%  67.12 sec  67.12 sec  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)       | | +-Phase 1l                                9.11%  67.12 sec  67.54 sec  0.41 sec  0.86 sec 
[12/25 13:46:15    469s] (I)       | | | +-Layer assignment (4T)                 8.87%  67.14 sec  67.54 sec  0.40 sec  0.85 sec 
[12/25 13:46:15    469s] (I)       | +-Clean cong LA                             0.00%  67.54 sec  67.54 sec  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)       +-Export 3D cong map                          0.78%  67.56 sec  67.60 sec  0.04 sec  0.03 sec 
[12/25 13:46:15    469s] (I)       | +-Export 2D cong map                        0.15%  67.59 sec  67.60 sec  0.01 sec  0.01 sec 
[12/25 13:46:15    469s] (I)       +-Extract Global 3D Wires                     0.67%  67.61 sec  67.64 sec  0.03 sec  0.03 sec 
[12/25 13:46:15    469s] (I)       +-Track Assignment (4T)                      14.54%  67.64 sec  68.29 sec  0.66 sec  2.45 sec 
[12/25 13:46:15    469s] (I)       | +-Initialization                            0.16%  67.64 sec  67.64 sec  0.01 sec  0.01 sec 
[12/25 13:46:15    469s] (I)       | +-Track Assignment Kernel                  13.94%  67.64 sec  68.27 sec  0.63 sec  2.43 sec 
[12/25 13:46:15    469s] (I)       | +-Free Memory                               0.01%  68.29 sec  68.29 sec  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)       +-Export                                     28.20%  68.29 sec  69.57 sec  1.27 sec  1.87 sec 
[12/25 13:46:15    469s] (I)       | +-Export DB wires                           5.25%  68.29 sec  68.53 sec  0.24 sec  0.68 sec 
[12/25 13:46:15    469s] (I)       | | +-Export all nets (4T)                    3.63%  68.33 sec  68.50 sec  0.16 sec  0.53 sec 
[12/25 13:46:15    469s] (I)       | | +-Set wire vias (4T)                      0.73%  68.50 sec  68.53 sec  0.03 sec  0.11 sec 
[12/25 13:46:15    469s] (I)       | +-Report wirelength                         4.36%  68.53 sec  68.73 sec  0.20 sec  0.20 sec 
[12/25 13:46:15    469s] (I)       | +-Update net boxes                          1.64%  68.73 sec  68.80 sec  0.07 sec  0.23 sec 
[12/25 13:46:15    469s] (I)       | +-Update timing                            16.95%  68.80 sec  69.57 sec  0.77 sec  0.76 sec 
[12/25 13:46:15    469s] (I)       +-Postprocess design                          0.00%  69.57 sec  69.57 sec  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)      ======================= Summary by functions ========================
[12/25 13:46:15    469s] (I)       Lv  Step                                      %      Real       CPU 
[12/25 13:46:15    469s] (I)      ---------------------------------------------------------------------
[12/25 13:46:15    469s] (I)        0  Early Global Route kernel           100.00%  4.52 sec  7.83 sec 
[12/25 13:46:15    469s] (I)        1  Global Routing                       36.87%  1.67 sec  2.59 sec 
[12/25 13:46:15    469s] (I)        1  Export                               28.20%  1.27 sec  1.87 sec 
[12/25 13:46:15    469s] (I)        1  Import and model                     17.76%  0.80 sec  0.80 sec 
[12/25 13:46:15    469s] (I)        1  Track Assignment (4T)                14.54%  0.66 sec  2.45 sec 
[12/25 13:46:15    469s] (I)        1  Export 3D cong map                    0.78%  0.04 sec  0.03 sec 
[12/25 13:46:15    469s] (I)        1  Extract Global 3D Wires               0.67%  0.03 sec  0.03 sec 
[12/25 13:46:15    469s] (I)        1  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)        2  Net group 1                          35.41%  1.60 sec  2.52 sec 
[12/25 13:46:15    469s] (I)        2  Update timing                        16.95%  0.77 sec  0.76 sec 
[12/25 13:46:15    469s] (I)        2  Track Assignment Kernel              13.94%  0.63 sec  2.43 sec 
[12/25 13:46:15    469s] (I)        2  Create place DB                      11.99%  0.54 sec  0.54 sec 
[12/25 13:46:15    469s] (I)        2  Export DB wires                       5.25%  0.24 sec  0.68 sec 
[12/25 13:46:15    469s] (I)        2  Create route DB                       4.94%  0.22 sec  0.22 sec 
[12/25 13:46:15    469s] (I)        2  Report wirelength                     4.36%  0.20 sec  0.20 sec 
[12/25 13:46:15    469s] (I)        2  Update net boxes                      1.64%  0.07 sec  0.23 sec 
[12/25 13:46:15    469s] (I)        2  Initialization                        0.92%  0.04 sec  0.04 sec 
[12/25 13:46:15    469s] (I)        2  Others data preparation               0.25%  0.01 sec  0.01 sec 
[12/25 13:46:15    469s] (I)        2  Export 2D cong map                    0.15%  0.01 sec  0.01 sec 
[12/25 13:46:15    469s] (I)        2  Create route kernel                   0.10%  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)        3  Phase 1a                             12.36%  0.56 sec  0.92 sec 
[12/25 13:46:15    469s] (I)        3  Import place data                    11.99%  0.54 sec  0.54 sec 
[12/25 13:46:15    469s] (I)        3  Phase 1l                              9.11%  0.41 sec  0.86 sec 
[12/25 13:46:15    469s] (I)        3  Phase 1d                              6.31%  0.29 sec  0.28 sec 
[12/25 13:46:15    469s] (I)        3  Import route data (4T)                4.94%  0.22 sec  0.22 sec 
[12/25 13:46:15    469s] (I)        3  Export all nets (4T)                  3.63%  0.16 sec  0.53 sec 
[12/25 13:46:15    469s] (I)        3  Phase 1b                              3.56%  0.16 sec  0.20 sec 
[12/25 13:46:15    469s] (I)        3  Generate topology (4T)                2.62%  0.12 sec  0.20 sec 
[12/25 13:46:15    469s] (I)        3  Phase 1c                              0.79%  0.04 sec  0.04 sec 
[12/25 13:46:15    469s] (I)        3  Set wire vias (4T)                    0.73%  0.03 sec  0.11 sec 
[12/25 13:46:15    469s] (I)        3  Phase 1e                              0.02%  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)        4  Read nets                             9.50%  0.43 sec  0.43 sec 
[12/25 13:46:15    469s] (I)        4  Pattern routing (4T)                  9.05%  0.41 sec  0.77 sec 
[12/25 13:46:15    469s] (I)        4  Layer assignment (4T)                 8.87%  0.40 sec  0.85 sec 
[12/25 13:46:15    469s] (I)        4  Detoured routing                      6.31%  0.29 sec  0.28 sec 
[12/25 13:46:15    469s] (I)        4  Monotonic routing (4T)                3.51%  0.16 sec  0.20 sec 
[12/25 13:46:15    469s] (I)        4  Read instances and placement          3.49%  0.16 sec  0.16 sec 
[12/25 13:46:15    469s] (I)        4  Pattern Routing Avoiding Blockages    1.67%  0.08 sec  0.08 sec 
[12/25 13:46:15    469s] (I)        4  Model blockage capacity               1.65%  0.07 sec  0.07 sec 
[12/25 13:46:15    469s] (I)        4  Add via demand to 2D                  1.64%  0.07 sec  0.07 sec 
[12/25 13:46:15    469s] (I)        4  Two level Routing                     0.79%  0.04 sec  0.04 sec 
[12/25 13:46:15    469s] (I)        4  Read unlegalized nets                 0.63%  0.03 sec  0.03 sec 
[12/25 13:46:15    469s] (I)        4  Read blockages ( Layer 2-6 )          0.61%  0.03 sec  0.03 sec 
[12/25 13:46:15    469s] (I)        4  Read prerouted                        0.11%  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)        4  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)        5  Initialize 3D capacity                1.59%  0.07 sec  0.07 sec 
[12/25 13:46:15    469s] (I)        5  Read instance blockages               0.56%  0.03 sec  0.03 sec 
[12/25 13:46:15    469s] (I)        5  Two Level Routing (Regular)           0.55%  0.02 sec  0.02 sec 
[12/25 13:46:15    469s] (I)        5  Two Level Routing (Strong)            0.19%  0.01 sec  0.01 sec 
[12/25 13:46:15    469s] (I)        5  Read PG blockages                     0.05%  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/25 13:46:15    469s] GigaOpt: Cleaning up extraction
[12/25 13:46:15    469s] Extraction called for design 'toplevel_498' of instances=126553 and nets=121386 using extraction engine 'preRoute' .
[12/25 13:46:15    469s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/25 13:46:15    469s] Type 'man IMPEXT-3530' for more detail.
[12/25 13:46:15    469s] PreRoute RC Extraction called for design toplevel_498.
[12/25 13:46:15    469s] RC Extraction called in multi-corner(1) mode.
[12/25 13:46:15    469s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/25 13:46:15    469s] Type 'man IMPEXT-6197' for more detail.
[12/25 13:46:15    469s] RCMode: PreRoute
[12/25 13:46:15    469s]       RC Corner Indexes            0   
[12/25 13:46:15    469s] Capacitance Scaling Factor   : 1.00000 
[12/25 13:46:15    469s] Resistance Scaling Factor    : 1.00000 
[12/25 13:46:15    469s] Clock Cap. Scaling Factor    : 1.00000 
[12/25 13:46:15    469s] Clock Res. Scaling Factor    : 1.00000 
[12/25 13:46:15    469s] Shrink Factor                : 1.00000
[12/25 13:46:15    469s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/25 13:46:15    469s] LayerId::1 widthSet size::1
[12/25 13:46:15    469s] LayerId::2 widthSet size::1
[12/25 13:46:15    469s] LayerId::3 widthSet size::1
[12/25 13:46:15    469s] LayerId::4 widthSet size::1
[12/25 13:46:15    469s] LayerId::5 widthSet size::1
[12/25 13:46:15    469s] LayerId::6 widthSet size::1
[12/25 13:46:15    469s] LayerId::7 widthSet size::1
[12/25 13:46:15    469s] LayerId::8 widthSet size::1
[12/25 13:46:15    469s] LayerId::9 widthSet size::1
[12/25 13:46:15    469s] Updating RC grid for preRoute extraction ...
[12/25 13:46:15    469s] eee: pegSigSF::1.070000
[12/25 13:46:15    469s] Initializing multi-corner resistance tables ...
[12/25 13:46:15    469s] eee: l::1 avDens::0.107317 usedTrk::17600.000000 availTrk::164000.000000 sigTrk::17600.000000
[12/25 13:46:15    469s] eee: l::2 avDens::0.295153 usedTrk::47194.945232 availTrk::159900.000000 sigTrk::47194.945232
[12/25 13:46:15    469s] eee: l::3 avDens::0.372912 usedTrk::59665.865009 availTrk::160000.000000 sigTrk::59665.865009
[12/25 13:46:15    469s] eee: l::4 avDens::0.142675 usedTrk::22756.593763 availTrk::159500.000000 sigTrk::22756.593763
[12/25 13:46:15    469s] eee: l::5 avDens::0.093521 usedTrk::14271.349996 availTrk::152600.000000 sigTrk::14271.349996
[12/25 13:46:15    469s] eee: l::6 avDens::0.047447 usedTrk::2154.103253 availTrk::45400.000000 sigTrk::2154.103253
[12/25 13:46:15    469s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:46:15    469s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:46:15    469s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:46:15    469s] {RT default_rc_corner 0 6 6 0}
[12/25 13:46:15    469s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.276867 ; uaWl: 1.000000 ; uaWlH: 0.268168 ; aWlH: 0.000000 ; Pmax: 0.838500 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 82 ; 
[12/25 13:46:15    469s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:00.0  MEM: 2811.680M)
[12/25 13:46:15    469s] GigaOpt: Cleaning up delay & timing
[12/25 13:46:16    470s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/25 13:46:16    470s] #################################################################################
[12/25 13:46:16    470s] # Design Stage: PreRoute
[12/25 13:46:16    470s] # Design Name: toplevel_498
[12/25 13:46:16    470s] # Design Mode: 90nm
[12/25 13:46:16    470s] # Analysis Mode: MMMC Non-OCV 
[12/25 13:46:16    470s] # Parasitics Mode: No SPEF/RCDB 
[12/25 13:46:16    470s] # Signoff Settings: SI Off 
[12/25 13:46:16    470s] #################################################################################
[12/25 13:46:17    474s] Topological Sorting (REAL = 0:00:00.0, MEM = 2777.7M, InitMEM = 2777.7M)
[12/25 13:46:18    476s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/25 13:46:18    476s] Calculate delays in BcWc mode...
[12/25 13:46:18    476s] Start delay calculation (fullDC) (4 T). (MEM=2777.68)
[12/25 13:46:18    477s] End AAE Lib Interpolated Model. (MEM=2790.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:46:25    499s] Total number of fetched objects 117823
[12/25 13:46:25    499s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/25 13:46:25    499s] End delay calculation. (MEM=2846.33 CPU=0:00:19.2 REAL=0:00:05.0)
[12/25 13:46:25    500s] End delay calculation (fullDC). (MEM=2846.33 CPU=0:00:23.6 REAL=0:00:07.0)
[12/25 13:46:25    500s] *** CDM Built up (cpu=0:00:29.8  real=0:00:09.0  mem= 2846.3M) ***
[12/25 13:46:26    503s] Begin: GigaOpt DRV Optimization (small scale fixing)
[12/25 13:46:26    503s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 4 -max_fanout -preCTS -smallScaleFixing  -maxIter 3 -setupTNSCostFactor 3.0
[12/25 13:46:26    503s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:08:23.3/0:03:51.3 (2.2), mem = 2877.3M
[12/25 13:46:26    503s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:46:26    503s] Info: 11 clock nets excluded from IPO operation.
[12/25 13:46:26    503s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.3
[12/25 13:46:26    503s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:46:26    503s] ### Creating PhyDesignMc. totSessionCpu=0:08:24 mem=2877.3M
[12/25 13:46:26    503s] OPERPROF: Starting DPlace-Init at level 1, MEM:2877.3M, EPOCH TIME: 1671997586.624417
[12/25 13:46:26    503s] z: 2, totalTracks: 1
[12/25 13:46:26    503s] z: 4, totalTracks: 1
[12/25 13:46:26    503s] z: 6, totalTracks: 1
[12/25 13:46:26    503s] z: 8, totalTracks: 1
[12/25 13:46:26    503s] #spOpts: VtWidth mergeVia=F 
[12/25 13:46:26    503s] All LLGs are deleted
[12/25 13:46:26    503s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2877.3M, EPOCH TIME: 1671997586.687779
[12/25 13:46:26    503s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2877.3M, EPOCH TIME: 1671997586.688612
[12/25 13:46:26    503s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2877.3M, EPOCH TIME: 1671997586.732039
[12/25 13:46:26    503s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2877.3M, EPOCH TIME: 1671997586.736283
[12/25 13:46:26    503s] Core basic site is TSMC65ADV10TSITE
[12/25 13:46:26    503s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2877.3M, EPOCH TIME: 1671997586.742213
[12/25 13:46:26    503s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.005, MEM:2878.3M, EPOCH TIME: 1671997586.746883
[12/25 13:46:26    503s] Fast DP-INIT is on for default
[12/25 13:46:26    503s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.053, REAL:0.040, MEM:2878.3M, EPOCH TIME: 1671997586.776059
[12/25 13:46:26    503s] 
[12/25 13:46:26    503s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:46:26    503s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.105, REAL:0.092, MEM:2878.3M, EPOCH TIME: 1671997586.823795
[12/25 13:46:26    503s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2878.3MB).
[12/25 13:46:26    503s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.239, REAL:0.227, MEM:2878.3M, EPOCH TIME: 1671997586.851833
[12/25 13:46:27    504s] TotalInstCnt at PhyDesignMc Initialization: 114,553
[12/25 13:46:27    504s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:25 mem=2878.3M
[12/25 13:46:27    504s] ### Creating RouteCongInterface, started
[12/25 13:46:27    505s] 
[12/25 13:46:27    505s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/25 13:46:27    505s] 
[12/25 13:46:27    505s] #optDebug: {0, 1.000}
[12/25 13:46:27    505s] ### Creating RouteCongInterface, finished
[12/25 13:46:30    510s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2971.8M, EPOCH TIME: 1671997590.399516
[12/25 13:46:30    510s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:2971.8M, EPOCH TIME: 1671997590.402160
[12/25 13:46:32    513s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 13:46:32    513s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/25 13:46:32    513s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 13:46:32    513s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/25 13:46:32    513s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 13:46:32    513s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 13:46:32    513s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 13:46:32    513s] Info: violation cost 0.264500 (cap = 0.000000, tran = 0.264500, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/25 13:46:32    514s] |     5|    55|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|   -11.90|  -385.31|       0|       0|       0| 82.92%|          |         |
[12/25 13:46:32    514s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 13:46:32    514s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 13:46:32    514s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/25 13:46:32    514s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -11.90|  -385.31|       1|       0|       4| 82.92%| 0:00:00.0|  2987.8M|
[12/25 13:46:32    514s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 13:46:32    514s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 13:46:32    514s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/25 13:46:32    514s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -11.90|  -385.31|       0|       0|       0| 82.92%| 0:00:00.0|  2987.8M|
[12/25 13:46:32    514s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 13:46:32    514s] 
[12/25 13:46:32    514s] *** Finish DRV Fixing (cpu=0:00:04.3 real=0:00:02.0 mem=2987.8M) ***
[12/25 13:46:32    514s] 
[12/25 13:46:32    514s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2987.8M, EPOCH TIME: 1671997592.832620
[12/25 13:46:32    514s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.023, MEM:2950.8M, EPOCH TIME: 1671997592.855308
[12/25 13:46:32    514s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2950.8M, EPOCH TIME: 1671997592.888340
[12/25 13:46:32    514s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2950.8M, EPOCH TIME: 1671997592.888467
[12/25 13:46:32    514s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2950.8M, EPOCH TIME: 1671997592.989484
[12/25 13:46:33    514s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.122, REAL:0.122, MEM:2950.8M, EPOCH TIME: 1671997593.111601
[12/25 13:46:33    514s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2950.8M, EPOCH TIME: 1671997593.140093
[12/25 13:46:33    514s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.002, REAL:0.002, MEM:2950.8M, EPOCH TIME: 1671997593.141946
[12/25 13:46:33    514s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.252, REAL:0.254, MEM:2950.8M, EPOCH TIME: 1671997593.142051
[12/25 13:46:33    514s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.253, REAL:0.254, MEM:2950.8M, EPOCH TIME: 1671997593.142079
[12/25 13:46:33    514s] TDRefine: refinePlace mode is spiral
[12/25 13:46:33    514s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2702082.3
[12/25 13:46:33    514s] OPERPROF: Starting RefinePlace at level 1, MEM:2950.8M, EPOCH TIME: 1671997593.142138
[12/25 13:46:33    514s] *** Starting refinePlace (0:08:35 mem=2950.8M) ***
[12/25 13:46:33    514s] Total net bbox length = 2.175e+06 (1.138e+06 1.037e+06) (ext = 7.341e+02)
[12/25 13:46:33    514s] 
[12/25 13:46:33    514s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:46:33    514s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/25 13:46:33    515s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:46:33    515s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/25 13:46:33    515s] Type 'man IMPSP-5140' for more detail.
[12/25 13:46:33    515s] **WARN: (IMPSP-315):	Found 126554 instances insts with no PG Term connections.
[12/25 13:46:33    515s] Type 'man IMPSP-315' for more detail.
[12/25 13:46:33    515s] (I)      Default power domain name = toplevel_498
[12/25 13:46:33    515s] .Default power domain name = toplevel_498
[12/25 13:46:33    515s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2951.8M, EPOCH TIME: 1671997593.334133
[12/25 13:46:33    515s] Starting refinePlace ...
[12/25 13:46:33    515s] Default power domain name = toplevel_498
[12/25 13:46:33    515s] .One DDP V2 for no tweak run.
[12/25 13:46:33    515s] Default power domain name = toplevel_498
[12/25 13:46:33    515s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/25 13:46:33    515s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=2987.6MB) @(0:08:35 - 0:08:35).
[12/25 13:46:33    515s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:46:33    515s] wireLenOptFixPriorityInst 0 inst fixed
[12/25 13:46:34    515s] 
[12/25 13:46:34    515s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/25 13:46:34    517s] Move report: legalization moves 2 insts, mean move: 3.60 um, max move: 5.00 um spiral
[12/25 13:46:34    517s] 	Max move on inst (vproc_top_u_core_u_ibex_core_cs_registers_i/FE_OFC1680_n2029): (707.20, 470.00) --> (708.20, 466.00)
[12/25 13:46:34    517s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/25 13:46:34    517s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/25 13:46:34    517s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:01.0, mem=2987.6MB) @(0:08:35 - 0:08:38).
[12/25 13:46:35    517s] Move report: Detail placement moves 2 insts, mean move: 3.60 um, max move: 5.00 um 
[12/25 13:46:35    517s] 	Max move on inst (vproc_top_u_core_u_ibex_core_cs_registers_i/FE_OFC1680_n2029): (707.20, 470.00) --> (708.20, 466.00)
[12/25 13:46:35    517s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 2987.6MB
[12/25 13:46:35    517s] Statistics of distance of Instance movement in refine placement:
[12/25 13:46:35    517s]   maximum (X+Y) =         5.00 um
[12/25 13:46:35    517s]   inst (vproc_top_u_core_u_ibex_core_cs_registers_i/FE_OFC1680_n2029) with max move: (707.2, 470) -> (708.2, 466)
[12/25 13:46:35    517s]   mean    (X+Y) =         3.60 um
[12/25 13:46:35    517s] Summary Report:
[12/25 13:46:35    517s] Instances move: 2 (out of 114554 movable)
[12/25 13:46:35    517s] Instances flipped: 0
[12/25 13:46:35    517s] Mean displacement: 3.60 um
[12/25 13:46:35    517s] Max displacement: 5.00 um (Instance: vproc_top_u_core_u_ibex_core_cs_registers_i/FE_OFC1680_n2029) (707.2, 470) -> (708.2, 466)
[12/25 13:46:35    517s] 	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX1MA10TR
[12/25 13:46:35    517s] Total instances moved : 2
[12/25 13:46:35    517s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.683, REAL:1.703, MEM:2987.6M, EPOCH TIME: 1671997595.036797
[12/25 13:46:35    517s] Total net bbox length = 2.175e+06 (1.138e+06 1.037e+06) (ext = 7.341e+02)
[12/25 13:46:35    517s] Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 2987.6MB
[12/25 13:46:35    517s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:02.0, mem=2987.6MB) @(0:08:35 - 0:08:38).
[12/25 13:46:35    517s] *** Finished refinePlace (0:08:38 mem=2987.6M) ***
[12/25 13:46:35    517s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2702082.3
[12/25 13:46:35    517s] OPERPROF: Finished RefinePlace at level 1, CPU:2.942, REAL:1.963, MEM:2987.6M, EPOCH TIME: 1671997595.105325
[12/25 13:46:35    518s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2987.6M, EPOCH TIME: 1671997595.576898
[12/25 13:46:35    518s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:2952.6M, EPOCH TIME: 1671997595.596819
[12/25 13:46:35    518s] *** maximum move = 5.00 um ***
[12/25 13:46:35    518s] *** Finished re-routing un-routed nets (2952.6M) ***
[12/25 13:46:35    518s] OPERPROF: Starting DPlace-Init at level 1, MEM:2952.6M, EPOCH TIME: 1671997595.794868
[12/25 13:46:35    518s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2952.6M, EPOCH TIME: 1671997595.896748
[12/25 13:46:36    518s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.136, REAL:0.136, MEM:2952.6M, EPOCH TIME: 1671997596.032995
[12/25 13:46:36    518s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2952.6M, EPOCH TIME: 1671997596.061605
[12/25 13:46:36    518s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.002, REAL:0.002, MEM:2952.6M, EPOCH TIME: 1671997596.063455
[12/25 13:46:36    518s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.267, REAL:0.269, MEM:2952.6M, EPOCH TIME: 1671997596.063556
[12/25 13:46:36    519s] 
[12/25 13:46:36    519s] *** Finish Physical Update (cpu=0:00:05.4 real=0:00:04.0 mem=2952.6M) ***
[12/25 13:46:37    520s] Total-nets :: 117753, Stn-nets :: 0, ratio :: 0 %
[12/25 13:46:37    520s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2841.6M, EPOCH TIME: 1671997597.545006
[12/25 13:46:37    520s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.022, REAL:0.022, MEM:2642.6M, EPOCH TIME: 1671997597.566853
[12/25 13:46:37    520s] TotalInstCnt at PhyDesignMc Destruction: 114,554
[12/25 13:46:37    520s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.3
[12/25 13:46:37    520s] *** DrvOpt #3 [finish] : cpu/real = 0:00:17.5/0:00:11.3 (1.6), totSession cpu/real = 0:08:40.8/0:04:02.6 (2.1), mem = 2642.6M
[12/25 13:46:37    520s] 
[12/25 13:46:37    520s] =============================================================================================
[12/25 13:46:37    520s]  Step TAT Report for DrvOpt #3                                                  21.10-p004_1
[12/25 13:46:37    520s] =============================================================================================
[12/25 13:46:37    520s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:46:37    520s] ---------------------------------------------------------------------------------------------
[12/25 13:46:37    520s] [ SlackTraversorInit     ]      2   0:00:02.4  (  21.0 % )     0:00:02.4 /  0:00:03.3    1.4
[12/25 13:46:37    520s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:46:37    520s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   7.4 % )     0:00:00.8 /  0:00:01.4    1.6
[12/25 13:46:37    520s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.4    1.1
[12/25 13:46:37    520s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:46:37    520s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.2    2.7
[12/25 13:46:37    520s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:46:37    520s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.0
[12/25 13:46:37    520s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:46:37    520s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    2.8
[12/25 13:46:37    520s] [ IncrDelayCalc          ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.1
[12/25 13:46:37    520s] [ DrvFindVioNets         ]      3   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.9    3.6
[12/25 13:46:37    520s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.3    1.8
[12/25 13:46:37    520s] [ RefinePlace            ]      1   0:00:03.9  (  34.5 % )     0:00:03.9 /  0:00:05.4    1.4
[12/25 13:46:37    520s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.0
[12/25 13:46:37    520s] [ MISC                   ]          0:00:03.4  (  29.8 % )     0:00:03.4 /  0:00:05.6    1.7
[12/25 13:46:37    520s] ---------------------------------------------------------------------------------------------
[12/25 13:46:37    520s]  DrvOpt #3 TOTAL                    0:00:11.3  ( 100.0 % )     0:00:11.3 /  0:00:17.5    1.6
[12/25 13:46:37    520s] ---------------------------------------------------------------------------------------------
[12/25 13:46:37    520s] 
[12/25 13:46:37    520s] End: GigaOpt DRV Optimization (small scale fixing)
[12/25 13:46:37    520s] GigaOpt: Cleaning up delay & timing
[12/25 13:46:37    520s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/25 13:46:37    520s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2642.6M, EPOCH TIME: 1671997597.674455
[12/25 13:46:37    520s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.084, REAL:0.084, MEM:2642.6M, EPOCH TIME: 1671997597.758330
[12/25 13:46:38    523s] 
------------------------------------------------------------------
     Summary (cpu=2.91min real=1.23min mem=2642.6M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -11.899 |
|           TNS (ns):|-385.315 |
|    Violating Paths:|   36    |
|          All Paths:|  31991  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.924%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:28, real = 0:01:52, mem = 2360.7M, totSessionCpu=0:08:43 **
[12/25 13:46:38    523s] Started Early Global Route kernel ( Curr Mem: 2644.38 MB )
[12/25 13:46:38    523s] (I)      ==================== Layers =====================
[12/25 13:46:38    523s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:46:38    523s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 13:46:38    523s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:46:38    523s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 13:46:38    523s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 13:46:38    523s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 13:46:38    523s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 13:46:38    523s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 13:46:38    523s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 13:46:38    523s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 13:46:38    523s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 13:46:38    523s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 13:46:38    523s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 13:46:38    523s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 13:46:38    523s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 13:46:38    523s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 13:46:38    523s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 13:46:38    523s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 13:46:38    523s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 13:46:38    523s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 13:46:38    523s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:46:38    523s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 13:46:38    523s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 13:46:38    523s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 13:46:38    523s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 13:46:38    523s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 13:46:38    523s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:46:38    523s] (I)      Started Import and model ( Curr Mem: 2644.38 MB )
[12/25 13:46:38    523s] (I)      Default power domain name = toplevel_498
[12/25 13:46:38    523s] .== Non-default Options ==
[12/25 13:46:39    523s] (I)      Build term to term wires                           : false
[12/25 13:46:39    523s] (I)      Maximum routing layer                              : 6
[12/25 13:46:39    523s] (I)      Number of threads                                  : 4
[12/25 13:46:39    523s] (I)      Method to set GCell size                           : row
[12/25 13:46:39    523s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/25 13:46:39    523s] (I)      Use row-based GCell size
[12/25 13:46:39    523s] (I)      Use row-based GCell align
[12/25 13:46:39    523s] (I)      layer 0 area = 168000
[12/25 13:46:39    523s] (I)      layer 1 area = 208000
[12/25 13:46:39    523s] (I)      layer 2 area = 208000
[12/25 13:46:39    523s] (I)      layer 3 area = 208000
[12/25 13:46:39    523s] (I)      layer 4 area = 208000
[12/25 13:46:39    523s] (I)      layer 5 area = 208000
[12/25 13:46:39    523s] (I)      GCell unit size   : 4000
[12/25 13:46:39    523s] (I)      GCell multiplier  : 1
[12/25 13:46:39    523s] (I)      GCell row height  : 4000
[12/25 13:46:39    523s] (I)      Actual row height : 4000
[12/25 13:46:39    523s] (I)      GCell align ref   : 0 0
[12/25 13:46:39    523s] [NR-eGR] Track table information for default rule: 
[12/25 13:46:39    523s] [NR-eGR] M1 has no routable track
[12/25 13:46:39    523s] [NR-eGR] M2 has single uniform track structure
[12/25 13:46:39    523s] [NR-eGR] M3 has single uniform track structure
[12/25 13:46:39    523s] [NR-eGR] M4 has single uniform track structure
[12/25 13:46:39    523s] [NR-eGR] M5 has single uniform track structure
[12/25 13:46:39    523s] [NR-eGR] M6 has single uniform track structure
[12/25 13:46:39    523s] (I)      =============== Default via ================
[12/25 13:46:39    523s] (I)      +---+------------------+-------------------+
[12/25 13:46:39    523s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/25 13:46:39    523s] (I)      +---+------------------+-------------------+
[12/25 13:46:39    523s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/25 13:46:39    523s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/25 13:46:39    523s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/25 13:46:39    523s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/25 13:46:39    523s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/25 13:46:39    523s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/25 13:46:39    523s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/25 13:46:39    523s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/25 13:46:39    523s] (I)      +---+------------------+-------------------+
[12/25 13:46:39    523s] [NR-eGR] Read 16854 PG shapes
[12/25 13:46:39    523s] [NR-eGR] Read 0 clock shapes
[12/25 13:46:39    523s] [NR-eGR] Read 0 other shapes
[12/25 13:46:39    523s] [NR-eGR] #Routing Blockages  : 0
[12/25 13:46:39    523s] [NR-eGR] #Instance Blockages : 0
[12/25 13:46:39    523s] [NR-eGR] #PG Blockages       : 16854
[12/25 13:46:39    523s] [NR-eGR] #Halo Blockages     : 0
[12/25 13:46:39    523s] [NR-eGR] #Boundary Blockages : 0
[12/25 13:46:39    523s] [NR-eGR] #Clock Blockages    : 0
[12/25 13:46:39    523s] [NR-eGR] #Other Blockages    : 0
[12/25 13:46:39    523s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/25 13:46:39    523s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/25 13:46:39    523s] [NR-eGR] Read 117753 nets ( ignored 0 )
[12/25 13:46:39    523s] (I)      early_global_route_priority property id does not exist.
[12/25 13:46:39    523s] (I)      Read Num Blocks=16854  Num Prerouted Wires=0  Num CS=0
[12/25 13:46:39    523s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 0
[12/25 13:46:39    523s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 0
[12/25 13:46:39    524s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 0
[12/25 13:46:39    524s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 0
[12/25 13:46:39    524s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/25 13:46:39    524s] (I)      Number of ignored nets                =      0
[12/25 13:46:39    524s] (I)      Number of connected nets              =      0
[12/25 13:46:39    524s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/25 13:46:39    524s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/25 13:46:39    524s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/25 13:46:39    524s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/25 13:46:39    524s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/25 13:46:39    524s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/25 13:46:39    524s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/25 13:46:39    524s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/25 13:46:39    524s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/25 13:46:39    524s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/25 13:46:39    524s] (I)      Ndr track 0 does not exist
[12/25 13:46:39    524s] (I)      ---------------------Grid Graph Info--------------------
[12/25 13:46:39    524s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/25 13:46:39    524s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/25 13:46:39    524s] (I)      Site width          :   400  (dbu)
[12/25 13:46:39    524s] (I)      Row height          :  4000  (dbu)
[12/25 13:46:39    524s] (I)      GCell row height    :  4000  (dbu)
[12/25 13:46:39    524s] (I)      GCell width         :  4000  (dbu)
[12/25 13:46:39    524s] (I)      GCell height        :  4000  (dbu)
[12/25 13:46:39    524s] (I)      Grid                :   400   400     6
[12/25 13:46:39    524s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/25 13:46:39    524s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/25 13:46:39    524s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/25 13:46:39    524s] (I)      Default wire width  :   180   200   200   200   200   200
[12/25 13:46:39    524s] (I)      Default wire space  :   180   200   200   200   200   200
[12/25 13:46:39    524s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/25 13:46:39    524s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/25 13:46:39    524s] (I)      First track coord   :     0   200   200   200   200   200
[12/25 13:46:39    524s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/25 13:46:39    524s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/25 13:46:39    524s] (I)      Num of masks        :     1     1     1     1     1     1
[12/25 13:46:39    524s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/25 13:46:39    524s] (I)      --------------------------------------------------------
[12/25 13:46:39    524s] 
[12/25 13:46:39    524s] [NR-eGR] ============ Routing rule table ============
[12/25 13:46:39    524s] [NR-eGR] Rule id: 0  Nets: 117753
[12/25 13:46:39    524s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/25 13:46:39    524s] (I)                    Layer    2    3    4    5    6 
[12/25 13:46:39    524s] (I)                    Pitch  400  400  400  400  400 
[12/25 13:46:39    524s] (I)             #Used tracks    1    1    1    1    1 
[12/25 13:46:39    524s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:46:39    524s] [NR-eGR] ========================================
[12/25 13:46:39    524s] [NR-eGR] 
[12/25 13:46:39    524s] (I)      =============== Blocked Tracks ===============
[12/25 13:46:39    524s] (I)      +-------+---------+----------+---------------+
[12/25 13:46:39    524s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/25 13:46:39    524s] (I)      +-------+---------+----------+---------------+
[12/25 13:46:39    524s] (I)      |     1 |       0 |        0 |         0.00% |
[12/25 13:46:39    524s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/25 13:46:39    524s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/25 13:46:39    524s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/25 13:46:39    524s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/25 13:46:39    524s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/25 13:46:39    524s] (I)      +-------+---------+----------+---------------+
[12/25 13:46:39    524s] (I)      Finished Import and model ( CPU: 0.84 sec, Real: 0.84 sec, Curr Mem: 2738.11 MB )
[12/25 13:46:39    524s] (I)      Reset routing kernel
[12/25 13:46:39    524s] (I)      Started Global Routing ( Curr Mem: 2738.11 MB )
[12/25 13:46:39    524s] (I)      totalPins=458359  totalGlobalPin=446380 (97.39%)
[12/25 13:46:39    524s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/25 13:46:39    524s] [NR-eGR] Layer group 1: route 117753 net(s) in layer range [2, 6]
[12/25 13:46:39    524s] (I)      
[12/25 13:46:39    524s] (I)      ============  Phase 1a Route ============
[12/25 13:46:40    525s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/25 13:46:40    525s] (I)      Usage: 1397109 = (719711 H, 677398 V) = (22.83% H, 14.18% V) = (1.439e+06um H, 1.355e+06um V)
[12/25 13:46:40    525s] (I)      
[12/25 13:46:40    525s] (I)      ============  Phase 1b Route ============
[12/25 13:46:40    525s] (I)      Usage: 1397150 = (719718 H, 677432 V) = (22.83% H, 14.18% V) = (1.439e+06um H, 1.355e+06um V)
[12/25 13:46:40    525s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.794300e+06um
[12/25 13:46:40    525s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/25 13:46:40    525s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/25 13:46:40    525s] (I)      
[12/25 13:46:40    525s] (I)      ============  Phase 1c Route ============
[12/25 13:46:40    525s] (I)      Level2 Grid: 80 x 80
[12/25 13:46:40    525s] (I)      Usage: 1397150 = (719718 H, 677432 V) = (22.83% H, 14.18% V) = (1.439e+06um H, 1.355e+06um V)
[12/25 13:46:40    525s] (I)      
[12/25 13:46:40    525s] (I)      ============  Phase 1d Route ============
[12/25 13:46:41    525s] (I)      Usage: 1397160 = (719719 H, 677441 V) = (22.83% H, 14.18% V) = (1.439e+06um H, 1.355e+06um V)
[12/25 13:46:41    525s] (I)      
[12/25 13:46:41    525s] (I)      ============  Phase 1e Route ============
[12/25 13:46:41    525s] (I)      Usage: 1397160 = (719719 H, 677441 V) = (22.83% H, 14.18% V) = (1.439e+06um H, 1.355e+06um V)
[12/25 13:46:41    525s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.794320e+06um
[12/25 13:46:41    525s] (I)      
[12/25 13:46:41    525s] (I)      ============  Phase 1l Route ============
[12/25 13:46:41    526s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/25 13:46:41    526s] (I)      Layer  2:    1586783    609296        30           0     1596000    ( 0.00%) 
[12/25 13:46:41    526s] (I)      Layer  3:    1586081    597791        43           0     1596000    ( 0.00%) 
[12/25 13:46:41    526s] (I)      Layer  4:    1586783    232770         0           0     1596000    ( 0.00%) 
[12/25 13:46:41    526s] (I)      Layer  5:    1564328    142552        78           0     1596000    ( 0.00%) 
[12/25 13:46:41    526s] (I)      Layer  6:    1596000     21295         0           0     1596000    ( 0.00%) 
[12/25 13:46:41    526s] (I)      Total:       7919975   1603704       151           0     7980000    ( 0.00%) 
[12/25 13:46:41    526s] (I)      
[12/25 13:46:41    526s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/25 13:46:41    526s] [NR-eGR]                        OverCon           OverCon            
[12/25 13:46:41    526s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/25 13:46:41    526s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[12/25 13:46:41    526s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:46:41    526s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:46:41    526s] [NR-eGR]      M2 ( 2)        27( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/25 13:46:41    526s] [NR-eGR]      M3 ( 3)        39( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/25 13:46:41    526s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:46:41    526s] [NR-eGR]      M5 ( 5)        61( 0.04%)         2( 0.00%)   ( 0.04%) 
[12/25 13:46:41    526s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:46:41    526s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:46:41    526s] [NR-eGR]        Total       127( 0.02%)         2( 0.00%)   ( 0.02%) 
[12/25 13:46:41    526s] [NR-eGR] 
[12/25 13:46:41    526s] (I)      Finished Global Routing ( CPU: 2.56 sec, Real: 1.67 sec, Curr Mem: 2812.85 MB )
[12/25 13:46:41    526s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/25 13:46:41    526s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/25 13:46:41    526s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.45 sec, Real: 2.56 sec, Curr Mem: 2812.85 MB )
[12/25 13:46:41    526s] (I)      ======================================= Runtime Summary =======================================
[12/25 13:46:41    526s] (I)       Step                                              %      Start     Finish      Real       CPU 
[12/25 13:46:41    526s] (I)      -----------------------------------------------------------------------------------------------
[12/25 13:46:41    526s] (I)       Early Global Route kernel                   100.00%  93.52 sec  96.08 sec  2.56 sec  3.45 sec 
[12/25 13:46:41    526s] (I)       +-Import and model                           32.94%  93.53 sec  94.37 sec  0.84 sec  0.84 sec 
[12/25 13:46:41    526s] (I)       | +-Create place DB                          21.39%  93.53 sec  94.07 sec  0.55 sec  0.54 sec 
[12/25 13:46:41    526s] (I)       | | +-Import place data                      21.39%  93.53 sec  94.07 sec  0.55 sec  0.54 sec 
[12/25 13:46:41    526s] (I)       | | | +-Read instances and placement          6.28%  93.53 sec  93.69 sec  0.16 sec  0.16 sec 
[12/25 13:46:41    526s] (I)       | | | +-Read nets                            15.10%  93.69 sec  94.07 sec  0.39 sec  0.38 sec 
[12/25 13:46:41    526s] (I)       | +-Create route DB                          10.15%  94.07 sec  94.33 sec  0.26 sec  0.26 sec 
[12/25 13:46:41    526s] (I)       | | +-Import route data (4T)                 10.14%  94.07 sec  94.33 sec  0.26 sec  0.26 sec 
[12/25 13:46:41    526s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.12%  94.08 sec  94.11 sec  0.03 sec  0.03 sec 
[12/25 13:46:41    526s] (I)       | | | | +-Read routing blockages              0.00%  94.08 sec  94.08 sec  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)       | | | | +-Read instance blockages             1.02%  94.08 sec  94.11 sec  0.03 sec  0.03 sec 
[12/25 13:46:41    526s] (I)       | | | | +-Read PG blockages                   0.08%  94.11 sec  94.11 sec  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)       | | | | +-Read clock blockages                0.00%  94.11 sec  94.11 sec  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)       | | | | +-Read other blockages                0.00%  94.11 sec  94.11 sec  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)       | | | | +-Read boundary cut boxes             0.00%  94.11 sec  94.11 sec  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)       | | | +-Read blackboxes                       0.00%  94.11 sec  94.11 sec  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)       | | | +-Read prerouted                        1.55%  94.11 sec  94.15 sec  0.04 sec  0.04 sec 
[12/25 13:46:41    526s] (I)       | | | +-Read unlegalized nets                 1.10%  94.15 sec  94.18 sec  0.03 sec  0.03 sec 
[12/25 13:46:41    526s] (I)       | | | +-Read nets                             1.83%  94.18 sec  94.22 sec  0.05 sec  0.05 sec 
[12/25 13:46:41    526s] (I)       | | | +-Set up via pillars                    0.07%  94.24 sec  94.24 sec  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)       | | | +-Initialize 3D grid graph              0.04%  94.25 sec  94.25 sec  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)       | | | +-Model blockage capacity               2.90%  94.25 sec  94.32 sec  0.07 sec  0.07 sec 
[12/25 13:46:41    526s] (I)       | | | | +-Initialize 3D capacity              2.80%  94.25 sec  94.32 sec  0.07 sec  0.07 sec 
[12/25 13:46:41    526s] (I)       | +-Read aux data                             0.00%  94.33 sec  94.33 sec  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)       | +-Others data preparation                   0.44%  94.33 sec  94.35 sec  0.01 sec  0.01 sec 
[12/25 13:46:41    526s] (I)       | +-Create route kernel                       0.15%  94.35 sec  94.35 sec  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)       +-Global Routing                             65.20%  94.37 sec  96.04 sec  1.67 sec  2.56 sec 
[12/25 13:46:41    526s] (I)       | +-Initialization                            1.31%  94.37 sec  94.40 sec  0.03 sec  0.03 sec 
[12/25 13:46:41    526s] (I)       | +-Net group 1                              62.65%  94.41 sec  96.01 sec  1.60 sec  2.50 sec 
[12/25 13:46:41    526s] (I)       | | +-Generate topology (4T)                  4.53%  94.41 sec  94.52 sec  0.12 sec  0.20 sec 
[12/25 13:46:41    526s] (I)       | | +-Phase 1a                               22.39%  94.55 sec  95.12 sec  0.57 sec  0.91 sec 
[12/25 13:46:41    526s] (I)       | | | +-Pattern routing (4T)                 16.10%  94.55 sec  94.96 sec  0.41 sec  0.75 sec 
[12/25 13:46:41    526s] (I)       | | | +-Pattern Routing Avoiding Blockages    3.15%  94.96 sec  95.04 sec  0.08 sec  0.08 sec 
[12/25 13:46:41    526s] (I)       | | | +-Add via demand to 2D                  3.12%  95.04 sec  95.12 sec  0.08 sec  0.08 sec 
[12/25 13:46:41    526s] (I)       | | +-Phase 1b                                6.46%  95.12 sec  95.29 sec  0.17 sec  0.20 sec 
[12/25 13:46:41    526s] (I)       | | | +-Monotonic routing (4T)                6.36%  95.13 sec  95.29 sec  0.16 sec  0.20 sec 
[12/25 13:46:41    526s] (I)       | | +-Phase 1c                                1.40%  95.29 sec  95.33 sec  0.04 sec  0.04 sec 
[12/25 13:46:41    526s] (I)       | | | +-Two level Routing                     1.39%  95.29 sec  95.33 sec  0.04 sec  0.04 sec 
[12/25 13:46:41    526s] (I)       | | | | +-Two Level Routing (Regular)         0.98%  95.29 sec  95.32 sec  0.02 sec  0.02 sec 
[12/25 13:46:41    526s] (I)       | | | | +-Two Level Routing (Strong)          0.33%  95.32 sec  95.33 sec  0.01 sec  0.01 sec 
[12/25 13:46:41    526s] (I)       | | +-Phase 1d                               11.33%  95.33 sec  95.62 sec  0.29 sec  0.29 sec 
[12/25 13:46:41    526s] (I)       | | | +-Detoured routing                     11.33%  95.33 sec  95.62 sec  0.29 sec  0.29 sec 
[12/25 13:46:41    526s] (I)       | | +-Phase 1e                                0.03%  95.62 sec  95.62 sec  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)       | | | +-Route legalization                    0.00%  95.62 sec  95.62 sec  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)       | | +-Phase 1l                               15.39%  95.62 sec  96.01 sec  0.39 sec  0.84 sec 
[12/25 13:46:41    526s] (I)       | | | +-Layer assignment (4T)                14.97%  95.63 sec  96.01 sec  0.38 sec  0.83 sec 
[12/25 13:46:41    526s] (I)       | +-Clean cong LA                             0.00%  96.01 sec  96.01 sec  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)       +-Export 3D cong map                          1.17%  96.04 sec  96.07 sec  0.03 sec  0.03 sec 
[12/25 13:46:41    526s] (I)       | +-Export 2D cong map                        0.15%  96.06 sec  96.07 sec  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)      ======================= Summary by functions ========================
[12/25 13:46:41    526s] (I)       Lv  Step                                      %      Real       CPU 
[12/25 13:46:41    526s] (I)      ---------------------------------------------------------------------
[12/25 13:46:41    526s] (I)        0  Early Global Route kernel           100.00%  2.56 sec  3.45 sec 
[12/25 13:46:41    526s] (I)        1  Global Routing                       65.20%  1.67 sec  2.56 sec 
[12/25 13:46:41    526s] (I)        1  Import and model                     32.94%  0.84 sec  0.84 sec 
[12/25 13:46:41    526s] (I)        1  Export 3D cong map                    1.17%  0.03 sec  0.03 sec 
[12/25 13:46:41    526s] (I)        2  Net group 1                          62.65%  1.60 sec  2.50 sec 
[12/25 13:46:41    526s] (I)        2  Create place DB                      21.39%  0.55 sec  0.54 sec 
[12/25 13:46:41    526s] (I)        2  Create route DB                      10.15%  0.26 sec  0.26 sec 
[12/25 13:46:41    526s] (I)        2  Initialization                        1.31%  0.03 sec  0.03 sec 
[12/25 13:46:41    526s] (I)        2  Others data preparation               0.44%  0.01 sec  0.01 sec 
[12/25 13:46:41    526s] (I)        2  Create route kernel                   0.15%  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)        2  Export 2D cong map                    0.15%  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)        3  Phase 1a                             22.39%  0.57 sec  0.91 sec 
[12/25 13:46:41    526s] (I)        3  Import place data                    21.39%  0.55 sec  0.54 sec 
[12/25 13:46:41    526s] (I)        3  Phase 1l                             15.39%  0.39 sec  0.84 sec 
[12/25 13:46:41    526s] (I)        3  Phase 1d                             11.33%  0.29 sec  0.29 sec 
[12/25 13:46:41    526s] (I)        3  Import route data (4T)               10.14%  0.26 sec  0.26 sec 
[12/25 13:46:41    526s] (I)        3  Phase 1b                              6.46%  0.17 sec  0.20 sec 
[12/25 13:46:41    526s] (I)        3  Generate topology (4T)                4.53%  0.12 sec  0.20 sec 
[12/25 13:46:41    526s] (I)        3  Phase 1c                              1.40%  0.04 sec  0.04 sec 
[12/25 13:46:41    526s] (I)        3  Phase 1e                              0.03%  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)        4  Read nets                            16.93%  0.43 sec  0.43 sec 
[12/25 13:46:41    526s] (I)        4  Pattern routing (4T)                 16.10%  0.41 sec  0.75 sec 
[12/25 13:46:41    526s] (I)        4  Layer assignment (4T)                14.97%  0.38 sec  0.83 sec 
[12/25 13:46:41    526s] (I)        4  Detoured routing                     11.33%  0.29 sec  0.29 sec 
[12/25 13:46:41    526s] (I)        4  Monotonic routing (4T)                6.36%  0.16 sec  0.20 sec 
[12/25 13:46:41    526s] (I)        4  Read instances and placement          6.28%  0.16 sec  0.16 sec 
[12/25 13:46:41    526s] (I)        4  Pattern Routing Avoiding Blockages    3.15%  0.08 sec  0.08 sec 
[12/25 13:46:41    526s] (I)        4  Add via demand to 2D                  3.12%  0.08 sec  0.08 sec 
[12/25 13:46:41    526s] (I)        4  Model blockage capacity               2.90%  0.07 sec  0.07 sec 
[12/25 13:46:41    526s] (I)        4  Read prerouted                        1.55%  0.04 sec  0.04 sec 
[12/25 13:46:41    526s] (I)        4  Two level Routing                     1.39%  0.04 sec  0.04 sec 
[12/25 13:46:41    526s] (I)        4  Read blockages ( Layer 2-6 )          1.12%  0.03 sec  0.03 sec 
[12/25 13:46:41    526s] (I)        4  Read unlegalized nets                 1.10%  0.03 sec  0.03 sec 
[12/25 13:46:41    526s] (I)        4  Set up via pillars                    0.07%  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)        5  Initialize 3D capacity                2.80%  0.07 sec  0.07 sec 
[12/25 13:46:41    526s] (I)        5  Read instance blockages               1.02%  0.03 sec  0.03 sec 
[12/25 13:46:41    526s] (I)        5  Two Level Routing (Regular)           0.98%  0.02 sec  0.02 sec 
[12/25 13:46:41    526s] (I)        5  Two Level Routing (Strong)            0.33%  0.01 sec  0.01 sec 
[12/25 13:46:41    526s] (I)        5  Read PG blockages                     0.08%  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/25 13:46:41    526s] OPERPROF: Starting HotSpotCal at level 1, MEM:2812.8M, EPOCH TIME: 1671997601.501925
[12/25 13:46:41    526s] [hotspot] +------------+---------------+---------------+
[12/25 13:46:41    526s] [hotspot] |            |   max hotspot | total hotspot |
[12/25 13:46:41    526s] [hotspot] +------------+---------------+---------------+
[12/25 13:46:41    526s] [hotspot] | normalized |          0.00 |          0.00 |
[12/25 13:46:41    526s] [hotspot] +------------+---------------+---------------+
[12/25 13:46:41    526s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/25 13:46:41    526s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/25 13:46:41    526s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.023, REAL:0.019, MEM:2805.6M, EPOCH TIME: 1671997601.520478
[12/25 13:46:41    526s] [hotspot] Hotspot report including placement blocked areas
[12/25 13:46:41    526s] OPERPROF: Starting HotSpotCal at level 1, MEM:2805.6M, EPOCH TIME: 1671997601.520663
[12/25 13:46:41    526s] [hotspot] +------------+---------------+---------------+
[12/25 13:46:41    526s] [hotspot] |            |   max hotspot | total hotspot |
[12/25 13:46:41    526s] [hotspot] +------------+---------------+---------------+
[12/25 13:46:41    526s] [hotspot] | normalized |          0.00 |          0.00 |
[12/25 13:46:41    526s] [hotspot] +------------+---------------+---------------+
[12/25 13:46:41    526s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/25 13:46:41    526s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/25 13:46:41    526s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.022, REAL:0.018, MEM:2805.6M, EPOCH TIME: 1671997601.538513
[12/25 13:46:41    526s] Effort level <high> specified for reg2reg path_group
[12/25 13:46:42    530s] Effort level <high> specified for reg2cgate path_group
[12/25 13:46:45    537s] Reported timing to dir ./timingReports
[12/25 13:46:45    537s] **optDesign ... cpu = 0:04:42, real = 0:01:59, mem = 2379.4M, totSessionCpu=0:08:57 **
[12/25 13:46:45    537s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2648.6M, EPOCH TIME: 1671997605.183677
[12/25 13:46:45    537s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.077, REAL:0.077, MEM:2648.6M, EPOCH TIME: 1671997605.261028
[12/25 13:46:53    546s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -11.899 | -11.899 | 32.629  | 28.680  |
|           TNS (ns):|-385.315 |-385.315 |  0.000  |  0.000  |
|    Violating Paths:|   36    |   36    |    0    |    0    |
|          All Paths:|  31991  |  31985  |    2    |    4    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.924%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:52, real = 0:02:07, mem = 2363.9M, totSessionCpu=0:09:06 **
[12/25 13:46:53    546s] 
[12/25 13:46:53    546s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:46:53    546s] Deleting Lib Analyzer.
[12/25 13:46:53    546s] 
[12/25 13:46:53    546s] TimeStamp Deleting Cell Server End ...
[12/25 13:46:53    546s] *** Finished optDesign ***
[12/25 13:46:53    546s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/25 13:46:53    546s] Info: pop threads available for lower-level modules during optimization.
[12/25 13:46:53    546s] clean pInstBBox. size 0
[12/25 13:46:54    546s] All LLGs are deleted
[12/25 13:46:54    546s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2646.9M, EPOCH TIME: 1671997614.113894
[12/25 13:46:54    546s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:2646.9M, EPOCH TIME: 1671997614.116494
[12/25 13:46:54    546s] *** optDesign #1 [finish] : cpu/real = 0:04:51.8/0:02:07.6 (2.3), totSession cpu/real = 0:09:06.6/0:04:19.1 (2.1), mem = 2646.9M
[12/25 13:46:54    546s] 
[12/25 13:46:54    546s] =============================================================================================
[12/25 13:46:54    546s]  Final TAT Report for optDesign #1                                              21.10-p004_1
[12/25 13:46:54    546s] =============================================================================================
[12/25 13:46:54    546s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:46:54    546s] ---------------------------------------------------------------------------------------------
[12/25 13:46:54    546s] [ InitOpt                ]      1   0:00:03.8  (   3.0 % )     0:00:16.0 /  0:00:40.6    2.5
[12/25 13:46:54    546s] [ DrvOpt                 ]      3   0:00:49.3  (  38.7 % )     0:00:57.6 /  0:02:12.4    2.3
[12/25 13:46:54    546s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:46:54    546s] [ OptSummaryReport       ]      3   0:00:00.7  (   0.6 % )     0:00:21.7 /  0:00:47.9    2.2
[12/25 13:46:54    546s] [ DrvReport              ]      3   0:00:05.9  (   4.6 % )     0:00:05.9 /  0:00:07.8    1.3
[12/25 13:46:54    546s] [ SlackTraversorInit     ]      1   0:00:01.8  (   1.4 % )     0:00:01.8 /  0:00:03.3    1.8
[12/25 13:46:54    546s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/25 13:46:54    546s] [ LibAnalyzerInit        ]      1   0:00:01.5  (   1.2 % )     0:00:01.5 /  0:00:01.6    1.0
[12/25 13:46:54    546s] [ ReportFanoutViolation  ]      1   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[12/25 13:46:54    546s] [ RefinePlace            ]      2   0:00:08.3  (   6.5 % )     0:00:08.3 /  0:00:11.5    1.4
[12/25 13:46:54    546s] [ EarlyGlobalRoute       ]      3   0:00:11.7  (   9.2 % )     0:00:11.7 /  0:00:19.5    1.7
[12/25 13:46:54    546s] [ ExtractRC              ]      3   0:00:02.4  (   1.9 % )     0:00:02.4 /  0:00:02.4    1.0
[12/25 13:46:54    546s] [ TimingUpdate           ]      4   0:00:00.9  (   0.7 % )     0:00:10.1 /  0:00:33.4    3.3
[12/25 13:46:54    546s] [ FullDelayCalc          ]      3   0:00:23.6  (  18.5 % )     0:00:23.6 /  0:01:18.0    3.3
[12/25 13:46:54    546s] [ TimingReport           ]      3   0:00:00.8  (   0.6 % )     0:00:00.8 /  0:00:01.7    2.1
[12/25 13:46:54    546s] [ GenerateReports        ]      1   0:00:04.2  (   3.3 % )     0:00:04.2 /  0:00:04.2    1.0
[12/25 13:46:54    546s] [ MISC                   ]          0:00:12.0  (   9.4 % )     0:00:12.0 /  0:00:32.8    2.7
[12/25 13:46:54    546s] ---------------------------------------------------------------------------------------------
[12/25 13:46:54    546s]  optDesign #1 TOTAL                 0:02:07.6  ( 100.0 % )     0:02:07.6 /  0:04:51.8    2.3
[12/25 13:46:54    546s] ---------------------------------------------------------------------------------------------
[12/25 13:46:54    546s] 
[12/25 13:46:54    546s] <CMD> group_path -name CLOCK -from $env(DESIGN_CLOCK)
[12/25 13:46:54    546s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/25 13:46:54    546s] <CMD> set_ccopt_property buffer_cells {BUFX16MA10TR BUFX16BA10TR FRICGX11BA10TR BUFX5BA10TR FRICGX13BA10TR INVX16BA10TR INVX9BA10TR}
[12/25 13:46:54    546s] <CMD> ccopt_design
[12/25 13:46:54    546s] #% Begin ccopt_design (date=12/25 13:46:54, mem=2291.8M)
[12/25 13:46:54    546s] Turning off fast DC mode.
[12/25 13:46:54    547s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:09:07.3/0:04:19.9 (2.1), mem = 2591.4M
[12/25 13:46:54    547s] Runtime...
[12/25 13:46:54    547s] **INFO: User's settings:
[12/25 13:46:54    547s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[12/25 13:46:54    547s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/25 13:46:54    547s] setNanoRouteMode -routeInsertAntennaDiode           false
[12/25 13:46:54    547s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[12/25 13:46:54    547s] setNanoRouteMode -routeTopRoutingLayer              6
[12/25 13:46:54    547s] setDesignMode -topRoutingLayer                      M6
[12/25 13:46:54    547s] setExtractRCMode -engine                            preRoute
[12/25 13:46:54    547s] setDelayCalMode -enable_high_fanout                 true
[12/25 13:46:54    547s] setDelayCalMode -engine                             aae
[12/25 13:46:54    547s] setDelayCalMode -ignoreNetLoad                      false
[12/25 13:46:54    547s] setDelayCalMode -socv_accuracy_mode                 low
[12/25 13:46:54    547s] setOptMode -allEndPoints                            true
[12/25 13:46:54    547s] setOptMode -drcMargin                               0
[12/25 13:46:54    547s] setOptMode -effort                                  high
[12/25 13:46:54    547s] setOptMode -fixFanoutLoad                           true
[12/25 13:46:54    547s] setOptMode -fixHoldAllowSetupTnsDegrade             false
[12/25 13:46:54    547s] setOptMode -leakagePowerEffort                      none
[12/25 13:46:54    547s] setOptMode -preserveAllSequential                   true
[12/25 13:46:54    547s] setOptMode -preserveAssertions                      false
[12/25 13:46:54    547s] setOptMode -setupTargetSlack                        0
[12/25 13:46:54    547s] setPlaceMode -place_design_floorplan_mode           true
[12/25 13:46:54    547s] setPlaceMode -place_global_clock_gate_aware         false
[12/25 13:46:54    547s] setPlaceMode -place_global_cong_effort              high
[12/25 13:46:54    547s] setPlaceMode -place_global_place_io_pins            false
[12/25 13:46:54    547s] setPlaceMode -timingDriven                          true
[12/25 13:46:54    547s] setRouteMode -earlyGlobalMaxRouteLayer              6
[12/25 13:46:54    547s] 
[12/25 13:46:54    547s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/25 13:46:54    547s] (ccopt_design): create_ccopt_clock_tree_spec
[12/25 13:46:54    547s] Creating clock tree spec for modes (timing configs): mode
[12/25 13:46:54    547s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/25 13:46:54    547s] 
[12/25 13:46:54    547s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:46:54    547s] Summary for sequential cells identification: 
[12/25 13:46:54    547s]   Identified SBFF number: 148
[12/25 13:46:54    547s]   Identified MBFF number: 0
[12/25 13:46:54    547s]   Identified SB Latch number: 0
[12/25 13:46:54    547s]   Identified MB Latch number: 0
[12/25 13:46:54    547s]   Not identified SBFF number: 0
[12/25 13:46:54    547s]   Not identified MBFF number: 0
[12/25 13:46:54    547s]   Not identified SB Latch number: 0
[12/25 13:46:54    547s]   Not identified MB Latch number: 0
[12/25 13:46:54    547s]   Number of sequential cells which are not FFs: 106
[12/25 13:46:54    547s]  Visiting view : slowView
[12/25 13:46:54    547s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:46:54    547s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:46:54    547s]  Visiting view : fastView
[12/25 13:46:54    547s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:46:54    547s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:46:54    547s] TLC MultiMap info (StdDelay):
[12/25 13:46:54    547s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:46:54    547s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:46:54    547s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:46:54    547s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:46:54    547s]  Setting StdDelay to: 15.6ps
[12/25 13:46:54    547s] 
[12/25 13:46:54    547s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:46:54    547s] Reset timing graph...
[12/25 13:46:54    547s] Ignoring AAE DB Resetting ...
[12/25 13:46:54    547s] Reset timing graph done.
[12/25 13:46:54    547s] Ignoring AAE DB Resetting ...
[12/25 13:47:00    553s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/25 13:47:00    553s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/25 13:47:00    553s] **WARN: (IMPCCOPT-2248):	Clock external_qspi_ck_o has a source defined at module port mmu_storage_controller/qspi_controller/qspi_ck_o. CCOpt does not support module port clocks and will consider the clock to be sourced at mmu_storage_controller/qspi_controller/U155/Y. This may lead to clock latency differences between CCOpt and timing analysis. Consider changing the clock source in the SDC file.
[12/25 13:47:00    553s] Analyzing clock structure...
[12/25 13:47:01    554s]   Creating skew group _clock_gen_my_clk_state_reg_0_/mode to balance generator flop mmu_storage_controller/qspi_controller/state_reg_0_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/state_reg_1_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/state_reg_2_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/state_reg_2_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/state_reg_1_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/state_reg_0_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_2_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_1_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_0_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/state_reg_0_/CK
[12/25 13:47:01    554s]   Creating skew group _clock_gen_my_clk_state_reg_1_/mode to balance generator flop mmu_storage_controller/qspi_controller/state_reg_1_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/state_reg_0_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/state_reg_2_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_2_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_1_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_0_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/state_reg_1_/CK
[12/25 13:47:01    554s]   Creating skew group _clock_gen_my_clk_state_reg_2_/mode to balance generator flop mmu_storage_controller/qspi_controller/state_reg_2_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/state_reg_0_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/state_reg_1_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_2_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_1_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/nibble_counter_q_reg_0_/CK
[12/25 13:47:01    554s]     mmu_storage_controller/qspi_controller/state_reg_2_/CK
[12/25 13:47:02    555s] Analyzing clock structure done.
[12/25 13:47:02    555s] Reset timing graph...
[12/25 13:47:02    555s] Ignoring AAE DB Resetting ...
[12/25 13:47:02    555s] Reset timing graph done.
[12/25 13:47:02    555s] Extracting original clock gating for my_clk...
[12/25 13:47:03    556s]   clock_tree my_clk contains 30597 sinks and 1 clock gates.
[12/25 13:47:03    556s] Extracting original clock gating for my_clk done.
[12/25 13:47:03    556s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<1>...
[12/25 13:47:03    556s]   clock_tree my_clk_generator_for_external_qspi_ck_o<1> contains 10 sinks and 0 clock gates.
[12/25 13:47:03    556s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<1> done.
[12/25 13:47:03    556s] Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<1>.
[12/25 13:47:03    556s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<2>...
[12/25 13:47:03    556s]   clock_tree my_clk_generator_for_external_qspi_ck_o<2> contains 8 sinks and 0 clock gates.
[12/25 13:47:03    556s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<2> done.
[12/25 13:47:03    556s] Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<2>.
[12/25 13:47:03    556s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<3>...
[12/25 13:47:03    556s]   clock_tree my_clk_generator_for_external_qspi_ck_o<3> contains 7 sinks and 0 clock gates.
[12/25 13:47:03    556s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<3> done.
[12/25 13:47:03    556s] Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<3>.
[12/25 13:47:03    556s] The skew group external_qspi_ck_o/mode was created. It contains 1 sinks and 1 sources.
[12/25 13:47:03    556s] The skew group my_clk/mode was created. It contains 30609 sinks and 1 sources.
[12/25 13:47:03    556s] The skew group _clock_gen_my_clk_state_reg_0_/mode was created. It contains 9 sinks and 1 sources.
[12/25 13:47:03    556s] The skew group _clock_gen_my_clk_state_reg_1_/mode was created. It contains 6 sinks and 1 sources.
[12/25 13:47:03    556s] The skew group _clock_gen_my_clk_state_reg_2_/mode was created. It contains 6 sinks and 1 sources.
[12/25 13:47:03    556s] Checking clock tree convergence...
[12/25 13:47:03    556s] Checking clock tree convergence done.
[12/25 13:47:03    556s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/25 13:47:03    556s] Set place::cacheFPlanSiteMark to 1
[12/25 13:47:03    556s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/25 13:47:03    556s] Using CCOpt effort standard.
[12/25 13:47:03    556s] CCOpt::Phase::Initialization...
[12/25 13:47:03    556s] Check Prerequisites...
[12/25 13:47:03    556s] Leaving CCOpt scope - CheckPlace...
[12/25 13:47:03    556s] OPERPROF: Starting checkPlace at level 1, MEM:2591.4M, EPOCH TIME: 1671997623.999866
[12/25 13:47:04    556s] z: 2, totalTracks: 1
[12/25 13:47:04    556s] z: 4, totalTracks: 1
[12/25 13:47:04    556s] z: 6, totalTracks: 1
[12/25 13:47:04    556s] z: 8, totalTracks: 1
[12/25 13:47:04    556s] All LLGs are deleted
[12/25 13:47:04    556s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2591.4M, EPOCH TIME: 1671997624.056946
[12/25 13:47:04    556s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2591.4M, EPOCH TIME: 1671997624.057732
[12/25 13:47:04    556s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2591.4M, EPOCH TIME: 1671997624.062153
[12/25 13:47:04    556s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2591.4M, EPOCH TIME: 1671997624.066068
[12/25 13:47:04    556s] Core basic site is TSMC65ADV10TSITE
[12/25 13:47:04    556s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2591.4M, EPOCH TIME: 1671997624.070653
[12/25 13:47:04    556s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.004, MEM:2600.1M, EPOCH TIME: 1671997624.074254
[12/25 13:47:04    556s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/25 13:47:04    556s] SiteArray: use 6,553,600 bytes
[12/25 13:47:04    556s] SiteArray: current memory after site array memory allocation 2600.1M
[12/25 13:47:04    556s] SiteArray: FP blocked sites are writable
[12/25 13:47:04    557s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.047, REAL:0.036, MEM:2592.9M, EPOCH TIME: 1671997624.101730
[12/25 13:47:04    557s] 
[12/25 13:47:04    557s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:47:04    557s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.059, REAL:0.047, MEM:2592.9M, EPOCH TIME: 1671997624.109415
[12/25 13:47:04    557s] Begin checking placement ... (start mem=2591.4M, init mem=2592.9M)
[12/25 13:47:04    557s] 
[12/25 13:47:04    557s] Running CheckPlace using 4 threads!...
[12/25 13:47:04    558s] 
[12/25 13:47:04    558s] ...checkPlace MT is done!
[12/25 13:47:04    558s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2592.9M, EPOCH TIME: 1671997624.765038
[12/25 13:47:04    558s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.055, REAL:0.055, MEM:2592.9M, EPOCH TIME: 1671997624.820053
[12/25 13:47:04    558s] *info: Placed = 126554         (Fixed = 12000)
[12/25 13:47:04    558s] *info: Unplaced = 0           
[12/25 13:47:04    558s] Placement Density:82.92%(519036/625920)
[12/25 13:47:04    558s] Placement Density (including fixed std cells):83.30%(533116/640000)
[12/25 13:47:04    558s] All LLGs are deleted
[12/25 13:47:04    558s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2592.9M, EPOCH TIME: 1671997624.845302
[12/25 13:47:04    558s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.039, REAL:0.039, MEM:2592.9M, EPOCH TIME: 1671997624.884039
[12/25 13:47:04    558s] Finished checkPlace (total: cpu=0:00:01.8, real=0:00:01.0; vio checks: cpu=0:00:01.5, real=0:00:00.0; mem=2592.9M)
[12/25 13:47:04    558s] OPERPROF: Finished checkPlace at level 1, CPU:1.753, REAL:0.888, MEM:2592.9M, EPOCH TIME: 1671997624.887440
[12/25 13:47:04    558s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.8 real=0:00:00.9)
[12/25 13:47:04    558s] Innovus will update I/O latencies
[12/25 13:47:04    558s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/25 13:47:04    558s] 
[12/25 13:47:04    558s] 
[12/25 13:47:04    558s] 
[12/25 13:47:04    558s] Check Prerequisites done. (took cpu=0:00:01.8 real=0:00:00.9)
[12/25 13:47:04    558s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.8 real=0:00:00.9)
[12/25 13:47:04    558s] Executing ccopt post-processing.
[12/25 13:47:04    558s] Synthesizing clock trees with CCOpt...
[12/25 13:47:04    558s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/25 13:47:04    558s] CCOpt::Phase::PreparingToBalance...
[12/25 13:47:04    558s] Leaving CCOpt scope - Initializing power interface...
[12/25 13:47:04    558s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:47:04    558s] 
[12/25 13:47:04    558s] Positive (advancing) pin insertion delays
[12/25 13:47:04    558s] =========================================
[12/25 13:47:04    558s] 
[12/25 13:47:04    558s] Found 0 advancing pin insertion delay (0.000% of 30609 clock tree sinks)
[12/25 13:47:04    558s] 
[12/25 13:47:04    558s] Negative (delaying) pin insertion delays
[12/25 13:47:04    558s] ========================================
[12/25 13:47:04    558s] 
[12/25 13:47:04    558s] Found 0 delaying pin insertion delay (0.000% of 30609 clock tree sinks)
[12/25 13:47:04    558s] **WARN: (IMPCCOPT-1127):	The skew group default._clock_gen_my_clk_state_reg_2_/mode has been identified as a duplicate of: _clock_gen_my_clk_state_reg_1_/mode
[12/25 13:47:04    558s] The skew group _clock_gen_my_clk_state_reg_2_/mode has been identified as a duplicate of: _clock_gen_my_clk_state_reg_1_/mode, so it will not be cloned.
[12/25 13:47:04    558s] Notify start of optimization...
[12/25 13:47:05    558s] Notify start of optimization done.
[12/25 13:47:05    558s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/25 13:47:05    558s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2592.9M, EPOCH TIME: 1671997625.028849
[12/25 13:47:05    558s] All LLGs are deleted
[12/25 13:47:05    558s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2592.9M, EPOCH TIME: 1671997625.028942
[12/25 13:47:05    558s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2592.9M, EPOCH TIME: 1671997625.028977
[12/25 13:47:05    558s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.006, REAL:0.006, MEM:2514.9M, EPOCH TIME: 1671997625.035005
[12/25 13:47:05    558s] ### Creating LA Mngr. totSessionCpu=0:09:19 mem=2514.9M
[12/25 13:47:05    558s] ### Creating LA Mngr, finished. totSessionCpu=0:09:19 mem=2514.9M
[12/25 13:47:05    559s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2514.89 MB )
[12/25 13:47:05    559s] (I)      ==================== Layers =====================
[12/25 13:47:05    559s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:47:05    559s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 13:47:05    559s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:47:05    559s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 13:47:05    559s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 13:47:05    559s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 13:47:05    559s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 13:47:05    559s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 13:47:05    559s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 13:47:05    559s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 13:47:05    559s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 13:47:05    559s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 13:47:05    559s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 13:47:05    559s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 13:47:05    559s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 13:47:05    559s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 13:47:05    559s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 13:47:05    559s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 13:47:05    559s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 13:47:05    559s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 13:47:05    559s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:47:05    559s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 13:47:05    559s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 13:47:05    559s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 13:47:05    559s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 13:47:05    559s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 13:47:05    559s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:47:05    559s] (I)      Started Import and model ( Curr Mem: 2514.89 MB )
[12/25 13:47:05    559s] (I)      Default power domain name = toplevel_498
[12/25 13:47:05    559s] .== Non-default Options ==
[12/25 13:47:05    559s] (I)      Maximum routing layer                              : 6
[12/25 13:47:05    559s] (I)      Number of threads                                  : 4
[12/25 13:47:05    559s] (I)      Method to set GCell size                           : row
[12/25 13:47:05    559s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/25 13:47:05    559s] (I)      Use row-based GCell size
[12/25 13:47:05    559s] (I)      Use row-based GCell align
[12/25 13:47:05    559s] (I)      layer 0 area = 168000
[12/25 13:47:05    559s] (I)      layer 1 area = 208000
[12/25 13:47:05    559s] (I)      layer 2 area = 208000
[12/25 13:47:05    559s] (I)      layer 3 area = 208000
[12/25 13:47:05    559s] (I)      layer 4 area = 208000
[12/25 13:47:05    559s] (I)      layer 5 area = 208000
[12/25 13:47:05    559s] (I)      GCell unit size   : 4000
[12/25 13:47:05    559s] (I)      GCell multiplier  : 1
[12/25 13:47:05    559s] (I)      GCell row height  : 4000
[12/25 13:47:05    559s] (I)      Actual row height : 4000
[12/25 13:47:05    559s] (I)      GCell align ref   : 0 0
[12/25 13:47:05    559s] [NR-eGR] Track table information for default rule: 
[12/25 13:47:05    559s] [NR-eGR] M1 has no routable track
[12/25 13:47:05    559s] [NR-eGR] M2 has single uniform track structure
[12/25 13:47:05    559s] [NR-eGR] M3 has single uniform track structure
[12/25 13:47:05    559s] [NR-eGR] M4 has single uniform track structure
[12/25 13:47:05    559s] [NR-eGR] M5 has single uniform track structure
[12/25 13:47:05    559s] [NR-eGR] M6 has single uniform track structure
[12/25 13:47:05    559s] (I)      =============== Default via ================
[12/25 13:47:05    559s] (I)      +---+------------------+-------------------+
[12/25 13:47:05    559s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/25 13:47:05    559s] (I)      +---+------------------+-------------------+
[12/25 13:47:05    559s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/25 13:47:05    559s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/25 13:47:05    559s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/25 13:47:05    559s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/25 13:47:05    559s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/25 13:47:05    559s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/25 13:47:05    559s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/25 13:47:05    559s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/25 13:47:05    559s] (I)      +---+------------------+-------------------+
[12/25 13:47:05    559s] [NR-eGR] Read 16854 PG shapes
[12/25 13:47:05    559s] [NR-eGR] Read 0 clock shapes
[12/25 13:47:05    559s] [NR-eGR] Read 0 other shapes
[12/25 13:47:05    559s] [NR-eGR] #Routing Blockages  : 0
[12/25 13:47:05    559s] [NR-eGR] #Instance Blockages : 0
[12/25 13:47:05    559s] [NR-eGR] #PG Blockages       : 16854
[12/25 13:47:05    559s] [NR-eGR] #Halo Blockages     : 0
[12/25 13:47:05    559s] [NR-eGR] #Boundary Blockages : 0
[12/25 13:47:05    559s] [NR-eGR] #Clock Blockages    : 0
[12/25 13:47:05    559s] [NR-eGR] #Other Blockages    : 0
[12/25 13:47:05    559s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/25 13:47:05    559s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/25 13:47:05    559s] [NR-eGR] Read 117753 nets ( ignored 0 )
[12/25 13:47:05    559s] (I)      early_global_route_priority property id does not exist.
[12/25 13:47:05    559s] (I)      Read Num Blocks=16854  Num Prerouted Wires=0  Num CS=0
[12/25 13:47:05    559s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 0
[12/25 13:47:05    559s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 0
[12/25 13:47:05    559s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 0
[12/25 13:47:05    559s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 0
[12/25 13:47:06    559s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/25 13:47:06    559s] (I)      Number of ignored nets                =      0
[12/25 13:47:06    559s] (I)      Number of connected nets              =      0
[12/25 13:47:06    559s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/25 13:47:06    559s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/25 13:47:06    559s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/25 13:47:06    559s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/25 13:47:06    559s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/25 13:47:06    559s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/25 13:47:06    559s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/25 13:47:06    559s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/25 13:47:06    559s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/25 13:47:06    559s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/25 13:47:06    559s] (I)      Ndr track 0 does not exist
[12/25 13:47:06    559s] (I)      ---------------------Grid Graph Info--------------------
[12/25 13:47:06    559s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/25 13:47:06    559s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/25 13:47:06    559s] (I)      Site width          :   400  (dbu)
[12/25 13:47:06    559s] (I)      Row height          :  4000  (dbu)
[12/25 13:47:06    559s] (I)      GCell row height    :  4000  (dbu)
[12/25 13:47:06    559s] (I)      GCell width         :  4000  (dbu)
[12/25 13:47:06    559s] (I)      GCell height        :  4000  (dbu)
[12/25 13:47:06    559s] (I)      Grid                :   400   400     6
[12/25 13:47:06    559s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/25 13:47:06    559s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/25 13:47:06    559s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/25 13:47:06    559s] (I)      Default wire width  :   180   200   200   200   200   200
[12/25 13:47:06    559s] (I)      Default wire space  :   180   200   200   200   200   200
[12/25 13:47:06    559s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/25 13:47:06    559s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/25 13:47:06    559s] (I)      First track coord   :     0   200   200   200   200   200
[12/25 13:47:06    559s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/25 13:47:06    559s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/25 13:47:06    559s] (I)      Num of masks        :     1     1     1     1     1     1
[12/25 13:47:06    559s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/25 13:47:06    559s] (I)      --------------------------------------------------------
[12/25 13:47:06    559s] 
[12/25 13:47:06    559s] [NR-eGR] ============ Routing rule table ============
[12/25 13:47:06    559s] [NR-eGR] Rule id: 0  Nets: 117753
[12/25 13:47:06    559s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/25 13:47:06    559s] (I)                    Layer    2    3    4    5    6 
[12/25 13:47:06    559s] (I)                    Pitch  400  400  400  400  400 
[12/25 13:47:06    559s] (I)             #Used tracks    1    1    1    1    1 
[12/25 13:47:06    559s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:47:06    559s] [NR-eGR] ========================================
[12/25 13:47:06    559s] [NR-eGR] 
[12/25 13:47:06    559s] (I)      =============== Blocked Tracks ===============
[12/25 13:47:06    559s] (I)      +-------+---------+----------+---------------+
[12/25 13:47:06    559s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/25 13:47:06    559s] (I)      +-------+---------+----------+---------------+
[12/25 13:47:06    559s] (I)      |     1 |       0 |        0 |         0.00% |
[12/25 13:47:06    559s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/25 13:47:06    559s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/25 13:47:06    559s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/25 13:47:06    559s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/25 13:47:06    559s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/25 13:47:06    559s] (I)      +-------+---------+----------+---------------+
[12/25 13:47:06    559s] (I)      Finished Import and model ( CPU: 0.79 sec, Real: 0.80 sec, Curr Mem: 2608.61 MB )
[12/25 13:47:06    559s] (I)      Reset routing kernel
[12/25 13:47:06    559s] (I)      Started Global Routing ( Curr Mem: 2608.61 MB )
[12/25 13:47:06    559s] (I)      totalPins=458359  totalGlobalPin=446380 (97.39%)
[12/25 13:47:06    560s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/25 13:47:06    560s] [NR-eGR] Layer group 1: route 117753 net(s) in layer range [2, 6]
[12/25 13:47:06    560s] (I)      
[12/25 13:47:06    560s] (I)      ============  Phase 1a Route ============
[12/25 13:47:06    560s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/25 13:47:06    560s] (I)      Usage: 1397109 = (719711 H, 677398 V) = (22.83% H, 14.18% V) = (1.439e+06um H, 1.355e+06um V)
[12/25 13:47:06    560s] (I)      
[12/25 13:47:06    560s] (I)      ============  Phase 1b Route ============
[12/25 13:47:06    561s] (I)      Usage: 1397150 = (719718 H, 677432 V) = (22.83% H, 14.18% V) = (1.439e+06um H, 1.355e+06um V)
[12/25 13:47:06    561s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.794300e+06um
[12/25 13:47:06    561s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/25 13:47:06    561s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/25 13:47:06    561s] (I)      
[12/25 13:47:06    561s] (I)      ============  Phase 1c Route ============
[12/25 13:47:06    561s] (I)      Level2 Grid: 80 x 80
[12/25 13:47:06    561s] (I)      Usage: 1397150 = (719718 H, 677432 V) = (22.83% H, 14.18% V) = (1.439e+06um H, 1.355e+06um V)
[12/25 13:47:06    561s] (I)      
[12/25 13:47:06    561s] (I)      ============  Phase 1d Route ============
[12/25 13:47:07    561s] (I)      Usage: 1397160 = (719719 H, 677441 V) = (22.83% H, 14.18% V) = (1.439e+06um H, 1.355e+06um V)
[12/25 13:47:07    561s] (I)      
[12/25 13:47:07    561s] (I)      ============  Phase 1e Route ============
[12/25 13:47:07    561s] (I)      Usage: 1397160 = (719719 H, 677441 V) = (22.83% H, 14.18% V) = (1.439e+06um H, 1.355e+06um V)
[12/25 13:47:07    561s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.794320e+06um
[12/25 13:47:07    561s] (I)      
[12/25 13:47:07    561s] (I)      ============  Phase 1l Route ============
[12/25 13:47:07    562s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/25 13:47:07    562s] (I)      Layer  2:    1586783    609296        30           0     1596000    ( 0.00%) 
[12/25 13:47:07    562s] (I)      Layer  3:    1586081    597791        43           0     1596000    ( 0.00%) 
[12/25 13:47:07    562s] (I)      Layer  4:    1586783    232770         0           0     1596000    ( 0.00%) 
[12/25 13:47:07    562s] (I)      Layer  5:    1564328    142552        78           0     1596000    ( 0.00%) 
[12/25 13:47:07    562s] (I)      Layer  6:    1596000     21295         0           0     1596000    ( 0.00%) 
[12/25 13:47:07    562s] (I)      Total:       7919975   1603704       151           0     7980000    ( 0.00%) 
[12/25 13:47:07    562s] (I)      
[12/25 13:47:07    562s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/25 13:47:07    562s] [NR-eGR]                        OverCon           OverCon            
[12/25 13:47:07    562s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/25 13:47:07    562s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[12/25 13:47:07    562s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:47:07    562s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:47:07    562s] [NR-eGR]      M2 ( 2)        27( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/25 13:47:07    562s] [NR-eGR]      M3 ( 3)        39( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/25 13:47:07    562s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:47:07    562s] [NR-eGR]      M5 ( 5)        61( 0.04%)         2( 0.00%)   ( 0.04%) 
[12/25 13:47:07    562s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:47:07    562s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:47:07    562s] [NR-eGR]        Total       127( 0.02%)         2( 0.00%)   ( 0.02%) 
[12/25 13:47:07    562s] [NR-eGR] 
[12/25 13:47:07    562s] (I)      Finished Global Routing ( CPU: 2.56 sec, Real: 1.65 sec, Curr Mem: 2674.61 MB )
[12/25 13:47:07    562s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/25 13:47:07    562s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/25 13:47:07    562s] (I)      ============= Track Assignment ============
[12/25 13:47:07    562s] (I)      Started Track Assignment (4T) ( Curr Mem: 2674.61 MB )
[12/25 13:47:07    562s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/25 13:47:07    562s] (I)      Run Multi-thread track assignment
[12/25 13:47:08    564s] (I)      Finished Track Assignment (4T) ( CPU: 2.44 sec, Real: 0.66 sec, Curr Mem: 2674.61 MB )
[12/25 13:47:08    564s] (I)      Started Export ( Curr Mem: 2674.61 MB )
[12/25 13:47:08    565s] [NR-eGR]             Length (um)     Vias 
[12/25 13:47:08    565s] [NR-eGR] ---------------------------------
[12/25 13:47:08    565s] [NR-eGR]  M1  (1H)             0   458340 
[12/25 13:47:08    565s] [NR-eGR]  M2  (2V)        943005   698478 
[12/25 13:47:08    565s] [NR-eGR]  M3  (3H)       1193051    63575 
[12/25 13:47:08    565s] [NR-eGR]  M4  (4V)        456241    20749 
[12/25 13:47:08    565s] [NR-eGR]  M5  (5H)        285348     1793 
[12/25 13:47:08    565s] [NR-eGR]  M6  (6V)         42687        0 
[12/25 13:47:08    565s] [NR-eGR]  M7  (7H)             0        0 
[12/25 13:47:08    565s] [NR-eGR]  M8  (8V)             0        0 
[12/25 13:47:08    565s] [NR-eGR]  M9  (9H)             0        0 
[12/25 13:47:08    565s] [NR-eGR] ---------------------------------
[12/25 13:47:08    565s] [NR-eGR]      Total      2920332  1242935 
[12/25 13:47:08    565s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:47:08    565s] [NR-eGR] Total half perimeter of net bounding box: 2174914um
[12/25 13:47:08    565s] [NR-eGR] Total length: 2920332um, number of vias: 1242935
[12/25 13:47:08    565s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:47:08    565s] [NR-eGR] Total eGR-routed clock nets wire length: 112137um, number of vias: 85446
[12/25 13:47:08    565s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:47:08    566s] (I)      Finished Export ( CPU: 1.12 sec, Real: 0.51 sec, Curr Mem: 2674.61 MB )
[12/25 13:47:08    566s] [NR-eGR] Finished Early Global Route kernel ( CPU: 7.02 sec, Real: 3.73 sec, Curr Mem: 2674.61 MB )
[12/25 13:47:08    566s] (I)      ======================================== Runtime Summary ========================================
[12/25 13:47:08    566s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/25 13:47:08    566s] (I)      -------------------------------------------------------------------------------------------------
[12/25 13:47:08    566s] (I)       Early Global Route kernel                   100.00%  119.85 sec  123.57 sec  3.73 sec  7.02 sec 
[12/25 13:47:08    566s] (I)       +-Import and model                           21.38%  119.85 sec  120.65 sec  0.80 sec  0.79 sec 
[12/25 13:47:08    566s] (I)       | +-Create place DB                          14.40%  119.85 sec  120.39 sec  0.54 sec  0.53 sec 
[12/25 13:47:08    566s] (I)       | | +-Import place data                      14.40%  119.85 sec  120.39 sec  0.54 sec  0.53 sec 
[12/25 13:47:08    566s] (I)       | | | +-Read instances and placement          4.22%  119.85 sec  120.01 sec  0.16 sec  0.16 sec 
[12/25 13:47:08    566s] (I)       | | | +-Read nets                            10.18%  120.01 sec  120.39 sec  0.38 sec  0.38 sec 
[12/25 13:47:08    566s] (I)       | +-Create route DB                           6.02%  120.39 sec  120.61 sec  0.22 sec  0.22 sec 
[12/25 13:47:08    566s] (I)       | | +-Import route data (4T)                  6.01%  120.39 sec  120.61 sec  0.22 sec  0.22 sec 
[12/25 13:47:08    566s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.76%  120.39 sec  120.42 sec  0.03 sec  0.03 sec 
[12/25 13:47:08    566s] (I)       | | | | +-Read routing blockages              0.00%  120.39 sec  120.39 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)       | | | | +-Read instance blockages             0.70%  120.39 sec  120.42 sec  0.03 sec  0.03 sec 
[12/25 13:47:08    566s] (I)       | | | | +-Read PG blockages                   0.06%  120.42 sec  120.42 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)       | | | | +-Read clock blockages                0.00%  120.42 sec  120.42 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)       | | | | +-Read other blockages                0.00%  120.42 sec  120.42 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)       | | | | +-Read boundary cut boxes             0.00%  120.42 sec  120.42 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)       | | | +-Read blackboxes                       0.00%  120.42 sec  120.42 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)       | | | +-Read prerouted                        0.13%  120.42 sec  120.43 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)       | | | +-Read unlegalized nets                 0.73%  120.43 sec  120.45 sec  0.03 sec  0.03 sec 
[12/25 13:47:08    566s] (I)       | | | +-Read nets                             1.22%  120.45 sec  120.50 sec  0.05 sec  0.05 sec 
[12/25 13:47:08    566s] (I)       | | | +-Set up via pillars                    0.05%  120.51 sec  120.51 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)       | | | +-Initialize 3D grid graph              0.07%  120.52 sec  120.52 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)       | | | +-Model blockage capacity               2.00%  120.52 sec  120.60 sec  0.07 sec  0.07 sec 
[12/25 13:47:08    566s] (I)       | | | | +-Initialize 3D capacity              1.93%  120.52 sec  120.60 sec  0.07 sec  0.07 sec 
[12/25 13:47:08    566s] (I)       | +-Read aux data                             0.00%  120.61 sec  120.61 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)       | +-Others data preparation                   0.30%  120.61 sec  120.62 sec  0.01 sec  0.01 sec 
[12/25 13:47:08    566s] (I)       | +-Create route kernel                       0.12%  120.62 sec  120.63 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)       +-Global Routing                             44.23%  120.65 sec  122.29 sec  1.65 sec  2.56 sec 
[12/25 13:47:08    566s] (I)       | +-Initialization                            0.91%  120.65 sec  120.68 sec  0.03 sec  0.03 sec 
[12/25 13:47:08    566s] (I)       | +-Net group 1                              42.46%  120.69 sec  122.27 sec  1.58 sec  2.50 sec 
[12/25 13:47:08    566s] (I)       | | +-Generate topology (4T)                  3.20%  120.69 sec  120.80 sec  0.12 sec  0.20 sec 
[12/25 13:47:08    566s] (I)       | | +-Phase 1a                               15.06%  120.83 sec  121.39 sec  0.56 sec  0.92 sec 
[12/25 13:47:08    566s] (I)       | | | +-Pattern routing (4T)                 10.89%  120.83 sec  121.24 sec  0.41 sec  0.76 sec 
[12/25 13:47:08    566s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.14%  121.24 sec  121.32 sec  0.08 sec  0.08 sec 
[12/25 13:47:08    566s] (I)       | | | +-Add via demand to 2D                  2.02%  121.32 sec  121.39 sec  0.08 sec  0.07 sec 
[12/25 13:47:08    566s] (I)       | | +-Phase 1b                                4.21%  121.39 sec  121.55 sec  0.16 sec  0.19 sec 
[12/25 13:47:08    566s] (I)       | | | +-Monotonic routing (4T)                4.15%  121.39 sec  121.55 sec  0.15 sec  0.19 sec 
[12/25 13:47:08    566s] (I)       | | +-Phase 1c                                0.95%  121.55 sec  121.59 sec  0.04 sec  0.04 sec 
[12/25 13:47:08    566s] (I)       | | | +-Two level Routing                     0.95%  121.55 sec  121.58 sec  0.04 sec  0.04 sec 
[12/25 13:47:08    566s] (I)       | | | | +-Two Level Routing (Regular)         0.66%  121.55 sec  121.58 sec  0.02 sec  0.02 sec 
[12/25 13:47:08    566s] (I)       | | | | +-Two Level Routing (Strong)          0.23%  121.58 sec  121.58 sec  0.01 sec  0.01 sec 
[12/25 13:47:08    566s] (I)       | | +-Phase 1d                                7.73%  121.59 sec  121.87 sec  0.29 sec  0.29 sec 
[12/25 13:47:08    566s] (I)       | | | +-Detoured routing                      7.72%  121.59 sec  121.87 sec  0.29 sec  0.29 sec 
[12/25 13:47:08    566s] (I)       | | +-Phase 1e                                0.02%  121.87 sec  121.87 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)       | | | +-Route legalization                    0.00%  121.87 sec  121.87 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)       | | +-Phase 1l                               10.56%  121.87 sec  122.27 sec  0.39 sec  0.83 sec 
[12/25 13:47:08    566s] (I)       | | | +-Layer assignment (4T)                10.27%  121.88 sec  122.27 sec  0.38 sec  0.82 sec 
[12/25 13:47:08    566s] (I)       | +-Clean cong LA                             0.00%  122.27 sec  122.27 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)       +-Export 3D cong map                          0.82%  122.30 sec  122.33 sec  0.03 sec  0.03 sec 
[12/25 13:47:08    566s] (I)       | +-Export 2D cong map                        0.11%  122.32 sec  122.33 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)       +-Extract Global 3D Wires                     0.79%  122.33 sec  122.36 sec  0.03 sec  0.03 sec 
[12/25 13:47:08    566s] (I)       +-Track Assignment (4T)                      17.65%  122.36 sec  123.02 sec  0.66 sec  2.44 sec 
[12/25 13:47:08    566s] (I)       | +-Initialization                            0.19%  122.36 sec  122.37 sec  0.01 sec  0.01 sec 
[12/25 13:47:08    566s] (I)       | +-Track Assignment Kernel                  17.44%  122.37 sec  123.02 sec  0.65 sec  2.43 sec 
[12/25 13:47:08    566s] (I)       | +-Free Memory                               0.01%  123.02 sec  123.02 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)       +-Export                                     13.73%  123.02 sec  123.53 sec  0.51 sec  1.12 sec 
[12/25 13:47:08    566s] (I)       | +-Export DB wires                           6.36%  123.02 sec  123.26 sec  0.24 sec  0.68 sec 
[12/25 13:47:08    566s] (I)       | | +-Export all nets (4T)                    4.43%  123.06 sec  123.22 sec  0.17 sec  0.53 sec 
[12/25 13:47:08    566s] (I)       | | +-Set wire vias (4T)                      0.88%  123.22 sec  123.25 sec  0.03 sec  0.11 sec 
[12/25 13:47:08    566s] (I)       | +-Report wirelength                         5.37%  123.26 sec  123.46 sec  0.20 sec  0.20 sec 
[12/25 13:47:08    566s] (I)       | +-Update net boxes                          1.99%  123.46 sec  123.53 sec  0.07 sec  0.23 sec 
[12/25 13:47:08    566s] (I)       | +-Update timing                             0.00%  123.53 sec  123.53 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)       +-Postprocess design                          0.00%  123.53 sec  123.53 sec  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)      ======================= Summary by functions ========================
[12/25 13:47:08    566s] (I)       Lv  Step                                      %      Real       CPU 
[12/25 13:47:08    566s] (I)      ---------------------------------------------------------------------
[12/25 13:47:08    566s] (I)        0  Early Global Route kernel           100.00%  3.73 sec  7.02 sec 
[12/25 13:47:08    566s] (I)        1  Global Routing                       44.23%  1.65 sec  2.56 sec 
[12/25 13:47:08    566s] (I)        1  Import and model                     21.38%  0.80 sec  0.79 sec 
[12/25 13:47:08    566s] (I)        1  Track Assignment (4T)                17.65%  0.66 sec  2.44 sec 
[12/25 13:47:08    566s] (I)        1  Export                               13.73%  0.51 sec  1.12 sec 
[12/25 13:47:08    566s] (I)        1  Export 3D cong map                    0.82%  0.03 sec  0.03 sec 
[12/25 13:47:08    566s] (I)        1  Extract Global 3D Wires               0.79%  0.03 sec  0.03 sec 
[12/25 13:47:08    566s] (I)        1  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)        2  Net group 1                          42.46%  1.58 sec  2.50 sec 
[12/25 13:47:08    566s] (I)        2  Track Assignment Kernel              17.44%  0.65 sec  2.43 sec 
[12/25 13:47:08    566s] (I)        2  Create place DB                      14.40%  0.54 sec  0.53 sec 
[12/25 13:47:08    566s] (I)        2  Export DB wires                       6.36%  0.24 sec  0.68 sec 
[12/25 13:47:08    566s] (I)        2  Create route DB                       6.02%  0.22 sec  0.22 sec 
[12/25 13:47:08    566s] (I)        2  Report wirelength                     5.37%  0.20 sec  0.20 sec 
[12/25 13:47:08    566s] (I)        2  Update net boxes                      1.99%  0.07 sec  0.23 sec 
[12/25 13:47:08    566s] (I)        2  Initialization                        1.10%  0.04 sec  0.04 sec 
[12/25 13:47:08    566s] (I)        2  Others data preparation               0.30%  0.01 sec  0.01 sec 
[12/25 13:47:08    566s] (I)        2  Create route kernel                   0.12%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)        2  Export 2D cong map                    0.11%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)        3  Phase 1a                             15.06%  0.56 sec  0.92 sec 
[12/25 13:47:08    566s] (I)        3  Import place data                    14.40%  0.54 sec  0.53 sec 
[12/25 13:47:08    566s] (I)        3  Phase 1l                             10.56%  0.39 sec  0.83 sec 
[12/25 13:47:08    566s] (I)        3  Phase 1d                              7.73%  0.29 sec  0.29 sec 
[12/25 13:47:08    566s] (I)        3  Import route data (4T)                6.01%  0.22 sec  0.22 sec 
[12/25 13:47:08    566s] (I)        3  Export all nets (4T)                  4.43%  0.17 sec  0.53 sec 
[12/25 13:47:08    566s] (I)        3  Phase 1b                              4.21%  0.16 sec  0.19 sec 
[12/25 13:47:08    566s] (I)        3  Generate topology (4T)                3.20%  0.12 sec  0.20 sec 
[12/25 13:47:08    566s] (I)        3  Phase 1c                              0.95%  0.04 sec  0.04 sec 
[12/25 13:47:08    566s] (I)        3  Set wire vias (4T)                    0.88%  0.03 sec  0.11 sec 
[12/25 13:47:08    566s] (I)        3  Phase 1e                              0.02%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)        4  Read nets                            11.40%  0.42 sec  0.42 sec 
[12/25 13:47:08    566s] (I)        4  Pattern routing (4T)                 10.89%  0.41 sec  0.76 sec 
[12/25 13:47:08    566s] (I)        4  Layer assignment (4T)                10.27%  0.38 sec  0.82 sec 
[12/25 13:47:08    566s] (I)        4  Detoured routing                      7.72%  0.29 sec  0.29 sec 
[12/25 13:47:08    566s] (I)        4  Read instances and placement          4.22%  0.16 sec  0.16 sec 
[12/25 13:47:08    566s] (I)        4  Monotonic routing (4T)                4.15%  0.15 sec  0.19 sec 
[12/25 13:47:08    566s] (I)        4  Pattern Routing Avoiding Blockages    2.14%  0.08 sec  0.08 sec 
[12/25 13:47:08    566s] (I)        4  Add via demand to 2D                  2.02%  0.08 sec  0.07 sec 
[12/25 13:47:08    566s] (I)        4  Model blockage capacity               2.00%  0.07 sec  0.07 sec 
[12/25 13:47:08    566s] (I)        4  Two level Routing                     0.95%  0.04 sec  0.04 sec 
[12/25 13:47:08    566s] (I)        4  Read blockages ( Layer 2-6 )          0.76%  0.03 sec  0.03 sec 
[12/25 13:47:08    566s] (I)        4  Read unlegalized nets                 0.73%  0.03 sec  0.03 sec 
[12/25 13:47:08    566s] (I)        4  Read prerouted                        0.13%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)        4  Initialize 3D grid graph              0.07%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)        4  Set up via pillars                    0.05%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)        5  Initialize 3D capacity                1.93%  0.07 sec  0.07 sec 
[12/25 13:47:08    566s] (I)        5  Read instance blockages               0.70%  0.03 sec  0.03 sec 
[12/25 13:47:08    566s] (I)        5  Two Level Routing (Regular)           0.66%  0.02 sec  0.02 sec 
[12/25 13:47:08    566s] (I)        5  Two Level Routing (Strong)            0.23%  0.01 sec  0.01 sec 
[12/25 13:47:08    566s] (I)        5  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/25 13:47:08    566s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:07.3 real=0:00:04.0)
[12/25 13:47:08    566s] Legalization setup...
[12/25 13:47:09    566s] Using cell based legalization.
[12/25 13:47:09    566s] Initializing placement interface...
[12/25 13:47:09    566s]   Use check_library -place or consult logv if problems occur.
[12/25 13:47:09    566s]   Leaving CCOpt scope - Initializing placement interface...
[12/25 13:47:09    566s] OPERPROF: Starting DPlace-Init at level 1, MEM:2674.6M, EPOCH TIME: 1671997629.007740
[12/25 13:47:09    566s] z: 2, totalTracks: 1
[12/25 13:47:09    566s] z: 4, totalTracks: 1
[12/25 13:47:09    566s] z: 6, totalTracks: 1
[12/25 13:47:09    566s] z: 8, totalTracks: 1
[12/25 13:47:09    566s] All LLGs are deleted
[12/25 13:47:09    566s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2674.6M, EPOCH TIME: 1671997629.069844
[12/25 13:47:09    566s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2674.6M, EPOCH TIME: 1671997629.070570
[12/25 13:47:09    566s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2674.6M, EPOCH TIME: 1671997629.112311
[12/25 13:47:09    566s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2674.6M, EPOCH TIME: 1671997629.116352
[12/25 13:47:09    566s] Core basic site is TSMC65ADV10TSITE
[12/25 13:47:09    566s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2674.6M, EPOCH TIME: 1671997629.121283
[12/25 13:47:09    566s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.004, MEM:2674.6M, EPOCH TIME: 1671997629.124886
[12/25 13:47:09    566s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/25 13:47:09    566s] SiteArray: use 6,553,600 bytes
[12/25 13:47:09    566s] SiteArray: current memory after site array memory allocation 2674.6M
[12/25 13:47:09    566s] SiteArray: FP blocked sites are writable
[12/25 13:47:09    566s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.055, REAL:0.042, MEM:2674.6M, EPOCH TIME: 1671997629.158574
[12/25 13:47:09    566s] 
[12/25 13:47:09    566s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:47:09    566s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.107, REAL:0.095, MEM:2674.6M, EPOCH TIME: 1671997629.206883
[12/25 13:47:09    566s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2674.6MB).
[12/25 13:47:09    566s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.275, REAL:0.264, MEM:2674.6M, EPOCH TIME: 1671997629.271670
[12/25 13:47:09    566s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/25 13:47:09    566s] Initializing placement interface done.
[12/25 13:47:09    566s] Leaving CCOpt scope - Cleaning up placement interface...
[12/25 13:47:09    566s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2674.6M, EPOCH TIME: 1671997629.271862
[12/25 13:47:09    566s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.021, REAL:0.021, MEM:2514.6M, EPOCH TIME: 1671997629.292616
[12/25 13:47:09    566s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:47:09    566s] Leaving CCOpt scope - Initializing placement interface...
[12/25 13:47:09    566s] OPERPROF: Starting DPlace-Init at level 1, MEM:2514.6M, EPOCH TIME: 1671997629.333512
[12/25 13:47:09    566s] z: 2, totalTracks: 1
[12/25 13:47:09    566s] z: 4, totalTracks: 1
[12/25 13:47:09    566s] z: 6, totalTracks: 1
[12/25 13:47:09    566s] z: 8, totalTracks: 1
[12/25 13:47:09    566s] #spOpts: VtWidth mergeVia=F 
[12/25 13:47:09    566s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2514.6M, EPOCH TIME: 1671997629.431535
[12/25 13:47:09    566s] 
[12/25 13:47:09    566s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:47:09    566s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.078, REAL:0.079, MEM:2514.6M, EPOCH TIME: 1671997629.510043
[12/25 13:47:09    566s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2514.6MB).
[12/25 13:47:09    566s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.204, REAL:0.205, MEM:2514.6M, EPOCH TIME: 1671997629.538917
[12/25 13:47:09    566s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/25 13:47:09    566s] (I)      Default power domain name = toplevel_498
[12/25 13:47:09    566s] .Load db... (mem=2514.6M)
[12/25 13:47:09    566s] (I)      Read data from FE... (mem=2514.6M)
[12/25 13:47:09    566s] (I)      Number of ignored instance 0
[12/25 13:47:09    566s] (I)      Number of inbound cells 0
[12/25 13:47:09    566s] (I)      Number of opened ILM blockages 0
[12/25 13:47:09    566s] (I)      Number of instances temporarily fixed by detailed placement 12003
[12/25 13:47:09    566s] (I)      numMoveCells=114551, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[12/25 13:47:09    566s] (I)      cell height: 4000, count: 114554
[12/25 13:47:09    566s] (I)      Read rows... (mem=2546.5M)
[12/25 13:47:09    566s] (I)      Done Read rows (cpu=0.000s, mem=2546.5M)
[12/25 13:47:09    566s] (I)      Done Read data from FE (cpu=0.166s, mem=2546.5M)
[12/25 13:47:09    566s] (I)      Done Load db (cpu=0.166s, mem=2546.5M)
[12/25 13:47:09    566s] (I)      Constructing placeable region... (mem=2546.5M)
[12/25 13:47:09    566s] (I)      Constructing bin map
[12/25 13:47:09    566s] (I)      Initialize bin information with width=40000 height=40000
[12/25 13:47:09    566s] (I)      Done constructing bin map
[12/25 13:47:09    566s] (I)      Removing 0 blocked bin with high fixed inst density
[12/25 13:47:09    566s] (I)      Compute region effective width... (mem=2546.5M)
[12/25 13:47:09    566s] (I)      Done Compute region effective width (cpu=0.001s, mem=2546.5M)
[12/25 13:47:09    566s] (I)      Done Constructing placeable region (cpu=0.042s, mem=2546.5M)
[12/25 13:47:09    566s] Legalization setup done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/25 13:47:09    566s] Validating CTS configuration...
[12/25 13:47:09    566s] Checking module port directions...
[12/25 13:47:09    566s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:47:09    566s] Non-default CCOpt properties:
[12/25 13:47:09    566s]   Public non-default CCOpt properties:
[12/25 13:47:09    566s]     buffer_cells is set for at least one object
[12/25 13:47:09    566s]     cts_merge_clock_gates is set for at least one object
[12/25 13:47:09    566s]     cts_merge_clock_logic is set for at least one object
[12/25 13:47:09    566s]     exclusive_sinks_rank is set for at least one object
[12/25 13:47:09    566s]     route_type is set for at least one object
[12/25 13:47:09    566s]   No private non-default CCOpt properties
[12/25 13:47:09    567s] Route type trimming info:
[12/25 13:47:09    567s]   No route type modifications were made.
[12/25 13:47:09    567s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/25 13:47:09    567s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/25 13:47:10    567s] LayerId::1 widthSet size::1
[12/25 13:47:10    567s] LayerId::2 widthSet size::1
[12/25 13:47:10    567s] LayerId::3 widthSet size::1
[12/25 13:47:10    567s] LayerId::4 widthSet size::1
[12/25 13:47:10    567s] LayerId::5 widthSet size::1
[12/25 13:47:10    567s] LayerId::6 widthSet size::1
[12/25 13:47:10    567s] LayerId::7 widthSet size::1
[12/25 13:47:10    567s] LayerId::8 widthSet size::1
[12/25 13:47:10    567s] LayerId::9 widthSet size::1
[12/25 13:47:10    567s] Updating RC grid for preRoute extraction ...
[12/25 13:47:10    567s] eee: pegSigSF::1.070000
[12/25 13:47:10    567s] Initializing multi-corner resistance tables ...
[12/25 13:47:10    567s] eee: l::1 avDens::0.107317 usedTrk::17600.000000 availTrk::164000.000000 sigTrk::17600.000000
[12/25 13:47:10    567s] eee: l::2 avDens::0.294873 usedTrk::47150.232250 availTrk::159900.000000 sigTrk::47150.232250
[12/25 13:47:10    567s] eee: l::3 avDens::0.372829 usedTrk::59652.564995 availTrk::160000.000000 sigTrk::59652.564995
[12/25 13:47:10    567s] eee: l::4 avDens::0.143022 usedTrk::22812.052492 availTrk::159500.000000 sigTrk::22812.052492
[12/25 13:47:10    567s] eee: l::5 avDens::0.093595 usedTrk::14292.005000 availTrk::152700.000000 sigTrk::14292.005000
[12/25 13:47:10    567s] eee: l::6 avDens::0.045802 usedTrk::2134.363246 availTrk::46600.000000 sigTrk::2134.363246
[12/25 13:47:10    567s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:47:10    567s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:47:10    567s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:47:10    567s] {RT default_rc_corner 0 6 6 0}
[12/25 13:47:10    567s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.278420 ; uaWl: 1.000000 ; uaWlH: 0.268557 ; aWlH: 0.000000 ; Pmax: 0.838500 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 82 ; 
[12/25 13:47:10    567s] End AAE Lib Interpolated Model. (MEM=2546.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:47:10    567s] Accumulated time to calculate placeable region: 7.1e-05
[12/25 13:47:10    567s] Accumulated time to calculate placeable region: 9.2e-05
[12/25 13:47:10    567s] Accumulated time to calculate placeable region: 0.000106
[12/25 13:47:10    567s] Accumulated time to calculate placeable region: 0.000218
[12/25 13:47:10    567s] Accumulated time to calculate placeable region: 0.00033
[12/25 13:47:10    567s] (I)      Initializing Steiner engine. 
[12/25 13:47:10    567s] (I)      ==================== Layers =====================
[12/25 13:47:10    567s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:47:10    567s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 13:47:10    567s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:47:10    567s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 13:47:10    567s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 13:47:10    567s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 13:47:10    567s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 13:47:10    567s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 13:47:10    567s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 13:47:10    567s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 13:47:10    567s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 13:47:10    567s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 13:47:10    567s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 13:47:10    567s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 13:47:10    567s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 13:47:10    567s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 13:47:10    567s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 13:47:10    567s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 13:47:10    567s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 13:47:10    567s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 13:47:10    567s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:47:10    567s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 13:47:10    567s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 13:47:10    567s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 13:47:10    567s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 13:47:10    567s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 13:47:10    567s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:47:11    568s] Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 1 of 5 cells
[12/25 13:47:11    568s] Original list had 5 cells:
[12/25 13:47:11    568s] BUFX16MA10TR BUFX16BA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/25 13:47:11    568s] New trimmed list has 4 cells:
[12/25 13:47:11    568s] BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000422
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000463
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000566
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000641
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000656
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000665
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000685
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000705
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000717
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000734
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00076
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000774
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000795
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000803
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000827
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000842
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000862
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00087
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000907
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000595
[12/25 13:47:11    568s] Library trimming inverters in power domain auto-default and half-corner slowDC:setup.late removed 9 of 20 cells
[12/25 13:47:11    568s] Original list had 20 cells:
[12/25 13:47:11    568s] INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3P5BA10TR INVX3BA10TR INVX2P5BA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX1P2BA10TR INVX1BA10TR INVX0P8BA10TR INVX0P7BA10TR INVX0P6BA10TR INVX0P5BA10TR 
[12/25 13:47:11    568s] New trimmed list has 11 cells:
[12/25 13:47:11    568s] INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR 
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.000984
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00123
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00125
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00126
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00127
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00106
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00129
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.0011
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00134
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00134
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00135
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00139
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00139
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00142
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00145
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00148
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00151
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00153
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00155
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00129
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00158
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00163
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.0016
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00168
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00173
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00174
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00175
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00176
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00179
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00182
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00182
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00185
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00186
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00191
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00171
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00193
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00194
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00191
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.002
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.002
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00204
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00205
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00207
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00208
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00211
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00213
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00216
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00216
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00218
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.0022
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00221
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00223
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00225
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00226
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00228
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00203
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00231
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00233
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00236
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00238
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00241
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00244
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00246
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00248
[12/25 13:47:11    568s] Accumulated time to calculate placeable region: 0.00273
[12/25 13:47:13    570s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/25 13:47:13    570s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/25 13:47:13    570s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/25 13:47:13    570s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/25 13:47:13    570s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/25 13:47:13    570s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/25 13:47:13    570s] Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1> my_clk:
[12/25 13:47:13    570s] Non-default CCOpt properties:
[12/25 13:47:13    570s]   Public non-default CCOpt properties:
[12/25 13:47:13    570s]     cts_merge_clock_gates: true (default: false)
[12/25 13:47:13    570s]     cts_merge_clock_logic: true (default: false)
[12/25 13:47:13    570s]     route_type (leaf): default_route_type_leaf (default: default)
[12/25 13:47:13    570s]     route_type (top): default_route_type_nonleaf (default: default)
[12/25 13:47:13    570s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/25 13:47:13    570s]   No private non-default CCOpt properties
[12/25 13:47:13    570s] For power domain auto-default:
[12/25 13:47:13    570s]   Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/25 13:47:13    570s]   Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/25 13:47:13    570s]   Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/25 13:47:13    570s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 634240.000um^2
[12/25 13:47:13    570s] Top Routing info:
[12/25 13:47:13    570s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/25 13:47:13    570s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/25 13:47:13    570s] Trunk Routing info:
[12/25 13:47:13    570s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/25 13:47:13    570s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/25 13:47:13    570s] Leaf Routing info:
[12/25 13:47:13    570s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/25 13:47:13    570s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/25 13:47:13    570s] For timing_corner slowDC:setup, late and power domain auto-default:
[12/25 13:47:13    570s]   Slew time target (leaf):    0.118ns
[12/25 13:47:13    570s]   Slew time target (trunk):   0.118ns
[12/25 13:47:13    570s]   Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/25 13:47:13    570s]   Buffer unit delay: 0.058ns
[12/25 13:47:13    570s]   Buffer max distance: 650.909um
[12/25 13:47:13    570s] Fastest wire driving cells and distances:
[12/25 13:47:13    570s]   Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/25 13:47:13    570s]   Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/25 13:47:13    570s]   Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Logic Sizing Table:
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:47:13    570s] Cell               Instance count    Source         Eligible library cells
[12/25 13:47:13    570s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:47:13    570s] BUFZX1MA10TR             1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
[12/25 13:47:13    570s] NAND2X0P5AA10TR          1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
[12/25 13:47:13    570s] NOR2X0P5MA10TR           2           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/25 13:47:13    570s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
[12/25 13:47:13    570s]   Sources:                     pin clk
[12/25 13:47:13    570s]   Total number of sinks:       9
[12/25 13:47:13    570s]   Delay constrained sinks:     9
[12/25 13:47:13    570s]   Constrains:                  default
[12/25 13:47:13    570s]   Non-leaf sinks:              3
[12/25 13:47:13    570s]   Ignore pins:                 0
[12/25 13:47:13    570s]  Timing corner slowDC:setup.late:
[12/25 13:47:13    570s]   Skew target:                 0.058ns
[12/25 13:47:13    570s] Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
[12/25 13:47:13    570s]   Sources:                     pin clk
[12/25 13:47:13    570s]   Total number of sinks:       6
[12/25 13:47:13    570s]   Delay constrained sinks:     6
[12/25 13:47:13    570s]   Constrains:                  default
[12/25 13:47:13    570s]   Non-leaf sinks:              3
[12/25 13:47:13    570s]   Ignore pins:                 0
[12/25 13:47:13    570s]  Timing corner slowDC:setup.late:
[12/25 13:47:13    570s]   Skew target:                 0.058ns
[12/25 13:47:13    570s] Clock tree balancer configuration for skew_group my_clk/mode:
[12/25 13:47:13    570s]   Sources:                     pin clk
[12/25 13:47:13    570s]   Total number of sinks:       30609
[12/25 13:47:13    570s]   Delay constrained sinks:     30586
[12/25 13:47:13    570s]   Constrains:                  default
[12/25 13:47:13    570s]   Non-leaf sinks:              0
[12/25 13:47:13    570s]   Ignore pins:                 0
[12/25 13:47:13    570s]  Timing corner slowDC:setup.late:
[12/25 13:47:13    570s]   Skew target:                 0.058ns
[12/25 13:47:13    570s] Primary reporting skew groups are:
[12/25 13:47:13    570s] skew_group my_clk/mode with 30609 clock sinks
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Clock DAG stats initial state:
[12/25 13:47:13    570s]   cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
[12/25 13:47:13    570s]   misc counts      : r=4, pp=2
[12/25 13:47:13    570s]   cell areas       : b=0.000um^2, i=2.400um^2, icg=0.000um^2, nicg=2.400um^2, l=9.200um^2, total=14.000um^2
[12/25 13:47:13    570s]   hp wire lengths  : top=0.000um, trunk=27.600um, leaf=774.900um, total=802.500um
[12/25 13:47:13    570s] Clock DAG library cell distribution initial state {count}:
[12/25 13:47:13    570s]    Invs: INVX0P5MA10TR: 2 
[12/25 13:47:13    570s]   NICGs: AND2X0P5MA10TR: 1 
[12/25 13:47:13    570s]  Logics: BUFZX1MA10TR: 1 NAND2X0P5AA10TR: 1 NOR2X0P5MA10TR: 2 
[12/25 13:47:13    570s] Clock DAG hash initial state: 5060906055188407340 16941353928974287609
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Distribution of half-perimeter wire length by ICG depth:
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] -------------------------------------------------------------------------------
[12/25 13:47:13    570s] Min ICG    Max ICG    Count    HPWL
[12/25 13:47:13    570s] Depth      Depth               (um)
[12/25 13:47:13    570s] -------------------------------------------------------------------------------
[12/25 13:47:13    570s]    0          0        10      [min=6, max=589, avg=83, sd=183, total=833]
[12/25 13:47:13    570s]    0          1         1      [min=1594, max=1594, avg=1594, sd=0, total=1594]
[12/25 13:47:13    570s] -------------------------------------------------------------------------------
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/25 13:47:13    570s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Layer information for route type default_route_type_leaf:
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] --------------------------------------------------------------------
[12/25 13:47:13    570s] Layer    Preferred    Route    Res.          Cap.          RC
[12/25 13:47:13    570s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/25 13:47:13    570s] --------------------------------------------------------------------
[12/25 13:47:13    570s] M1       N            H          1.778         0.160         0.284
[12/25 13:47:13    570s] M2       N            V          1.400         0.174         0.244
[12/25 13:47:13    570s] M3       Y            H          1.400         0.174         0.244
[12/25 13:47:13    570s] M4       Y            V          1.400         0.174         0.244
[12/25 13:47:13    570s] M5       N            H          1.400         0.174         0.244
[12/25 13:47:13    570s] M6       N            V          1.400         0.174         0.244
[12/25 13:47:13    570s] M7       N            H          1.400         0.174         0.244
[12/25 13:47:13    570s] M8       N            V          0.055         0.208         0.011
[12/25 13:47:13    570s] M9       N            H          0.055         0.194         0.011
[12/25 13:47:13    570s] --------------------------------------------------------------------
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/25 13:47:13    570s] Unshielded; Mask Constraint: 0; Source: route_type.
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Layer information for route type default_route_type_nonleaf:
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] --------------------------------------------------------------------
[12/25 13:47:13    570s] Layer    Preferred    Route    Res.          Cap.          RC
[12/25 13:47:13    570s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/25 13:47:13    570s] --------------------------------------------------------------------
[12/25 13:47:13    570s] M1       N            H          1.778         0.243         0.431
[12/25 13:47:13    570s] M2       N            V          1.400         0.267         0.374
[12/25 13:47:13    570s] M3       Y            H          1.400         0.267         0.374
[12/25 13:47:13    570s] M4       Y            V          1.400         0.267         0.374
[12/25 13:47:13    570s] M5       N            H          1.400         0.267         0.374
[12/25 13:47:13    570s] M6       N            V          1.400         0.267         0.374
[12/25 13:47:13    570s] M7       N            H          1.400         0.267         0.374
[12/25 13:47:13    570s] M8       N            V          0.055         0.293         0.016
[12/25 13:47:13    570s] M9       N            H          0.055         0.308         0.017
[12/25 13:47:13    570s] --------------------------------------------------------------------
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/25 13:47:13    570s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Layer information for route type default_route_type_nonleaf:
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] --------------------------------------------------------------------
[12/25 13:47:13    570s] Layer    Preferred    Route    Res.          Cap.          RC
[12/25 13:47:13    570s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/25 13:47:13    570s] --------------------------------------------------------------------
[12/25 13:47:13    570s] M1       N            H          1.778         0.160         0.284
[12/25 13:47:13    570s] M2       N            V          1.400         0.174         0.244
[12/25 13:47:13    570s] M3       Y            H          1.400         0.174         0.244
[12/25 13:47:13    570s] M4       Y            V          1.400         0.174         0.244
[12/25 13:47:13    570s] M5       N            H          1.400         0.174         0.244
[12/25 13:47:13    570s] M6       N            V          1.400         0.174         0.244
[12/25 13:47:13    570s] M7       N            H          1.400         0.174         0.244
[12/25 13:47:13    570s] M8       N            V          0.055         0.208         0.011
[12/25 13:47:13    570s] M9       N            H          0.055         0.194         0.011
[12/25 13:47:13    570s] --------------------------------------------------------------------
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Via selection for estimated routes (rule default):
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] ------------------------------------------------------------
[12/25 13:47:13    570s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/25 13:47:13    570s] Range                (Ohm)    (fF)     (fs)     Only
[12/25 13:47:13    570s] ------------------------------------------------------------
[12/25 13:47:13    570s] M1-M2    VIA1_X      1.500    0.000    0.000    false
[12/25 13:47:13    570s] M2-M3    VIA2_X      1.500    0.000    0.000    false
[12/25 13:47:13    570s] M3-M4    VIA3_X      1.500    0.000    0.000    false
[12/25 13:47:13    570s] M4-M5    VIA4_X      1.500    0.000    0.000    false
[12/25 13:47:13    570s] M5-M6    VIA5_X      1.500    0.000    0.000    false
[12/25 13:47:13    570s] M6-M7    VIA6_X      1.500    0.000    0.000    false
[12/25 13:47:13    570s] M7-M8    VIA7_X      0.220    0.000    0.000    false
[12/25 13:47:13    570s] M8-M9    VIA8_X      0.220    0.000    0.000    false
[12/25 13:47:13    570s] ------------------------------------------------------------
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/25 13:47:13    570s] No ideal or dont_touch nets found in the clock tree
[12/25 13:47:13    570s] No dont_touch hnets found in the clock tree
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Total number of dont_touch hpins in the clock network: 2
[12/25 13:47:13    570s]   Large numbers of dont_touch hpins may damage runtime and QoR.
[12/25 13:47:13    570s]   Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Summary of reasons for dont_touch hpins in the clock network:
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] -----------------------
[12/25 13:47:13    570s] Reason            Count
[12/25 13:47:13    570s] -----------------------
[12/25 13:47:13    570s] sdc_constraint      2
[12/25 13:47:13    570s] -----------------------
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Summary of dont_touch hpins in the clock network representing physical hierarchy:
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] ---------------------
[12/25 13:47:13    570s] Type            Count
[12/25 13:47:13    570s] ---------------------
[12/25 13:47:13    570s] ilm               0
[12/25 13:47:13    570s] partition         0
[12/25 13:47:13    570s] power_domain      0
[12/25 13:47:13    570s] fence             0
[12/25 13:47:13    570s] none              2
[12/25 13:47:13    570s] ---------------------
[12/25 13:47:13    570s] Total             2
[12/25 13:47:13    570s] ---------------------
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Checking for illegal sizes of clock logic instances...
[12/25 13:47:13    570s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Filtering reasons for cell type: buffer
[12/25 13:47:13    570s] =======================================
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] -------------------------------------------------------------------
[12/25 13:47:13    570s] Clock trees    Power domain    Reason              Library cells
[12/25 13:47:13    570s] -------------------------------------------------------------------
[12/25 13:47:13    570s] all            auto-default    Library trimming    { BUFX16BA10TR }
[12/25 13:47:13    570s] -------------------------------------------------------------------
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Filtering reasons for cell type: inverter
[12/25 13:47:13    570s] =========================================
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] -------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:47:13    570s] Clock trees    Power domain    Reason                         Library cells
[12/25 13:47:13    570s] -------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:47:13    570s] all            auto-default    Library trimming               { INVX0P5BA10TR INVX0P6BA10TR INVX0P7BA10TR INVX0P8BA10TR INVX1P2BA10TR
[12/25 13:47:13    570s]                                                                 INVX1P4BA10TR INVX1P7BA10TR INVX2P5BA10TR INVX3P5BA10TR }
[12/25 13:47:13    570s] all            auto-default    Unbalanced rise/fall delays    { INVX0P5MA10TR INVX0P6MA10TR INVX0P7MA10TR INVX0P8MA10TR INVX11MA10TR
[12/25 13:47:13    570s]                                                                 INVX13MA10TR INVX16MA10TR INVX1MA10TR INVX1P2MA10TR INVX1P4MA10TR
[12/25 13:47:13    570s]                                                                 INVX1P7MA10TR INVX2MA10TR INVX2P5MA10TR INVX3MA10TR INVX3P5MA10TR
[12/25 13:47:13    570s]                                                                 INVX4MA10TR INVX5MA10TR INVX6MA10TR INVX7P5MA10TR INVX9MA10TR }
[12/25 13:47:13    570s] -------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] 
[12/25 13:47:13    570s] Validating CTS configuration done. (took cpu=0:00:04.1 real=0:00:04.1)
[12/25 13:47:13    570s] CCOpt configuration status: all checks passed.
[12/25 13:47:13    570s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/25 13:47:13    570s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/25 13:47:13    570s]   No exclusion drivers are needed.
[12/25 13:47:13    570s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/25 13:47:13    570s] Antenna diode management...
[12/25 13:47:13    570s]   Found 0 antenna diodes in the clock trees.
[12/25 13:47:13    570s]   
[12/25 13:47:13    570s] Antenna diode management done.
[12/25 13:47:13    571s] Adding driver cells for primary IOs...
[12/25 13:47:13    571s]   
[12/25 13:47:13    571s]   ----------------------------------------------------------------------------------------------
[12/25 13:47:13    571s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/25 13:47:13    571s]   ----------------------------------------------------------------------------------------------
[12/25 13:47:13    571s]     (empty table)
[12/25 13:47:13    571s]   ----------------------------------------------------------------------------------------------
[12/25 13:47:13    571s]   
[12/25 13:47:13    571s]   
[12/25 13:47:13    571s] Adding driver cells for primary IOs done.
[12/25 13:47:13    571s] Adding driver cell for primary IO roots...
[12/25 13:47:13    571s] Adding driver cell for primary IO roots done.
[12/25 13:47:13    571s] Maximizing clock DAG abstraction...
[12/25 13:47:13    571s]   Removing clock DAG drivers
[12/25 13:47:14    571s] Maximizing clock DAG abstraction done.
[12/25 13:47:14    571s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:12.4 real=0:00:09.1)
[12/25 13:47:14    571s] Synthesizing clock trees...
[12/25 13:47:14    571s]   Preparing To Balance...
[12/25 13:47:14    571s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/25 13:47:14    571s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2712.7M, EPOCH TIME: 1671997634.138584
[12/25 13:47:14    571s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.020, MEM:2697.7M, EPOCH TIME: 1671997634.158407
[12/25 13:47:14    571s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:47:14    571s]   Leaving CCOpt scope - Initializing placement interface...
[12/25 13:47:14    571s] OPERPROF: Starting DPlace-Init at level 1, MEM:2688.2M, EPOCH TIME: 1671997634.160475
[12/25 13:47:14    571s] z: 2, totalTracks: 1
[12/25 13:47:14    571s] z: 4, totalTracks: 1
[12/25 13:47:14    571s] z: 6, totalTracks: 1
[12/25 13:47:14    571s] z: 8, totalTracks: 1
[12/25 13:47:14    571s] #spOpts: VtWidth mergeVia=F 
[12/25 13:47:14    571s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2688.2M, EPOCH TIME: 1671997634.259487
[12/25 13:47:14    571s] 
[12/25 13:47:14    571s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:47:14    571s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.076, REAL:0.077, MEM:2688.2M, EPOCH TIME: 1671997634.336019
[12/25 13:47:14    571s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2688.2MB).
[12/25 13:47:14    571s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.203, REAL:0.204, MEM:2688.2M, EPOCH TIME: 1671997634.364740
[12/25 13:47:14    571s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/25 13:47:14    571s] End AAE Lib Interpolated Model. (MEM=2688.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:47:14    571s]   Merging duplicate siblings in DAG...
[12/25 13:47:14    571s]     Clock DAG stats before merging:
[12/25 13:47:14    571s]       cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
[12/25 13:47:14    571s]       misc counts      : r=4, pp=2
[12/25 13:47:14    571s]       cell areas       : b=0.000um^2, i=2.400um^2, icg=0.000um^2, nicg=2.400um^2, l=9.200um^2, total=14.000um^2
[12/25 13:47:14    571s]       hp wire lengths  : top=0.000um, trunk=27.600um, leaf=774.900um, total=802.500um
[12/25 13:47:14    571s]     Clock DAG library cell distribution before merging {count}:
[12/25 13:47:14    571s]        Invs: INVX0P5MA10TR: 2 
[12/25 13:47:14    571s]       NICGs: AND2X0P5MA10TR: 1 
[12/25 13:47:14    571s]      Logics: BUFZX1MA10TR: 1 NAND2X0P5AA10TR: 1 NOR2X0P5MA10TR: 2 
[12/25 13:47:14    571s]     Clock DAG hash before merging: 5060906055188407340 16941353928974287609
[12/25 13:47:14    571s]     Resynthesising clock tree into netlist...
[12/25 13:47:14    571s]       Reset timing graph...
[12/25 13:47:14    571s] Ignoring AAE DB Resetting ...
[12/25 13:47:14    571s]       Reset timing graph done.
[12/25 13:47:14    571s]     Resynthesising clock tree into netlist done.
[12/25 13:47:14    571s]     
[12/25 13:47:14    571s]     Clock gate merging summary:
[12/25 13:47:14    571s]     
[12/25 13:47:14    571s]     ----------------------------------------------------------
[12/25 13:47:14    571s]     Description                          Number of occurrences
[12/25 13:47:14    571s]     ----------------------------------------------------------
[12/25 13:47:14    571s]     Total clock gates                              1
[12/25 13:47:14    571s]     Globally unique enables                        1
[12/25 13:47:14    571s]     Potentially mergeable clock gates              0
[12/25 13:47:14    571s]     Actually merged clock gates                    0
[12/25 13:47:14    571s]     ----------------------------------------------------------
[12/25 13:47:14    571s]     
[12/25 13:47:14    571s]     --------------------------------------------
[12/25 13:47:14    571s]     Cannot merge reason    Number of occurrences
[12/25 13:47:14    571s]     --------------------------------------------
[12/25 13:47:14    571s]     GloballyUnique                   1
[12/25 13:47:14    571s]     --------------------------------------------
[12/25 13:47:14    571s]     
[12/25 13:47:14    571s]     Clock logic merging summary:
[12/25 13:47:14    571s]     
[12/25 13:47:14    571s]     -----------------------------------------------------------
[12/25 13:47:14    571s]     Description                           Number of occurrences
[12/25 13:47:14    571s]     -----------------------------------------------------------
[12/25 13:47:14    571s]     Total clock logics                              4
[12/25 13:47:14    571s]     Globally unique logic expressions               4
[12/25 13:47:14    571s]     Potentially mergeable clock logics              0
[12/25 13:47:14    571s]     Actually merged clock logics                    0
[12/25 13:47:14    571s]     -----------------------------------------------------------
[12/25 13:47:14    571s]     
[12/25 13:47:14    571s]     --------------------------------------------
[12/25 13:47:14    571s]     Cannot merge reason    Number of occurrences
[12/25 13:47:14    571s]     --------------------------------------------
[12/25 13:47:14    571s]     GloballyUnique                   4
[12/25 13:47:14    571s]     --------------------------------------------
[12/25 13:47:14    571s]     
[12/25 13:47:14    571s]     Disconnecting clock tree from netlist...
[12/25 13:47:14    571s]     Disconnecting clock tree from netlist done.
[12/25 13:47:14    571s]   Merging duplicate siblings in DAG done.
[12/25 13:47:14    571s]   Accumulated time to calculate placeable region: 0.00276
[12/25 13:47:14    571s]   Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/25 13:47:14    571s]   CCOpt::Phase::Construction...
[12/25 13:47:14    571s]   Stage::Clustering...
[12/25 13:47:14    571s]   Clustering...
[12/25 13:47:14    571s]     Clock DAG hash before 'Clustering': 1199078887950168073 11126373229714278116
[12/25 13:47:14    571s]     Initialize for clustering...
[12/25 13:47:14    571s]     Clock DAG stats before clustering:
[12/25 13:47:14    571s]       cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
[12/25 13:47:14    571s]       misc counts      : r=4, pp=2
[12/25 13:47:14    571s]       cell areas       : b=0.000um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=82.800um^2
[12/25 13:47:14    571s]       hp wire lengths  : top=0.000um, trunk=27.600um, leaf=774.900um, total=802.500um
[12/25 13:47:14    571s]     Clock DAG library cell distribution before clustering {count}:
[12/25 13:47:14    571s]        Invs: INVX16BA10TR: 2 
[12/25 13:47:14    571s]       NICGs: AND2X11MA10TR: 1 
[12/25 13:47:14    571s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/25 13:47:14    571s]     Clock DAG hash before clustering: 1199078887950168073 11126373229714278116
[12/25 13:47:14    571s]     Computing optimal clock node locations...
[12/25 13:47:14    571s] End AAE Lib Interpolated Model. (MEM=2669.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:47:14    571s]       Optimal path computation stats:
[12/25 13:47:14    571s]         Successful          : 6
[12/25 13:47:14    571s]         Unsuccessful        : 0
[12/25 13:47:14    571s]         Immovable           : 4
[12/25 13:47:14    571s]         lockedParentLocation: 3
[12/25 13:47:14    571s]       Unsuccessful details:
[12/25 13:47:14    571s]       
[12/25 13:47:14    571s]     Computing optimal clock node locations done.
[12/25 13:47:14    571s]     Computing max distances from locked parents...
[12/25 13:47:14    571s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/25 13:47:14    571s]     Computing max distances from locked parents done.
[12/25 13:47:14    571s]     
[12/25 13:47:14    571s]     MT Status Report:
[12/25 13:47:14    571s]     
[12/25 13:47:14    571s]     -----------------------------------------------------------------------
[12/25 13:47:14    571s]     Node                                           Reason
[12/25 13:47:14    571s]     -----------------------------------------------------------------------
[12/25 13:47:14    571s]     U12860                                         IsNonIntegratedClockGate
[12/25 13:47:14    571s]     mmu_storage_controller/qspi_controller/U155    IsMultiInputNode
[12/25 13:47:14    571s]     mmu_storage_controller/qspi_controller/U26     IsMultiInputNode
[12/25 13:47:14    571s]     mmu_storage_controller/qspi_controller/U33     IsMultiInputNode
[12/25 13:47:14    571s]     -----------------------------------------------------------------------
[12/25 13:47:14    571s]     
[12/25 13:47:14    571s]     Found 2 MT nodes and marked 15 non-MT because of 4 problematic nodes.
[12/25 13:47:14    571s]     
[12/25 13:47:14    571s]     
[12/25 13:47:14    572s]     Initialize for clustering done. (took cpu=0:00:00.4 real=0:00:00.2)
[12/25 13:47:14    572s]     Bottom-up phase...
[12/25 13:47:14    572s]     Clustering bottom-up starting from leaves...
[12/25 13:47:15    572s]         Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/25 13:47:15    572s]         Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/25 13:47:15    572s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<3>...
[12/25 13:47:15    572s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<3> done.
[12/25 13:47:15    572s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<2>...
[12/25 13:47:15    572s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<2> done.
[12/25 13:47:15    572s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<1>...
[12/25 13:47:15    572s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<1> done.
[12/25 13:47:15    572s]       Clustering clock_tree my_clk...
[12/25 13:47:15    572s]         Accumulated time to calculate placeable region: 0.00278
[12/25 13:47:21    586s]       Clustering clock_tree my_clk done.
[12/25 13:47:21    586s]     Clustering bottom-up starting from leaves done.
[12/25 13:47:21    586s]     Rebuilding the clock tree after clustering...
[12/25 13:47:22    586s]     Rebuilding the clock tree after clustering done.
[12/25 13:47:22    586s]     Clock DAG stats after bottom-up phase:
[12/25 13:47:22    586s]       cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/25 13:47:22    586s]       misc counts      : r=4, pp=2
[12/25 13:47:22    586s]       cell areas       : b=3677.200um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3760.000um^2
[12/25 13:47:22    586s]       hp wire lengths  : top=0.000um, trunk=8260.400um, leaf=28314.600um, total=36575.000um
[12/25 13:47:22    586s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/25 13:47:22    586s]        Bufs: BUFX16MA10TR: 57 FRICGX11BA10TR: 290 
[12/25 13:47:22    586s]        Invs: INVX16BA10TR: 2 
[12/25 13:47:22    586s]       NICGs: AND2X11MA10TR: 1 
[12/25 13:47:22    586s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/25 13:47:22    586s]     Clock DAG hash after bottom-up phase: 16689102748714145577 7610592034699699869
[12/25 13:47:22    586s]     Bottom-up phase done. (took cpu=0:00:14.3 real=0:00:07.4)
[12/25 13:47:22    586s]     Legalizing clock trees...
[12/25 13:47:22    586s]     Resynthesising clock tree into netlist...
[12/25 13:47:22    586s]       Reset timing graph...
[12/25 13:47:22    586s] Ignoring AAE DB Resetting ...
[12/25 13:47:22    586s]       Reset timing graph done.
[12/25 13:47:22    586s]     Resynthesising clock tree into netlist done.
[12/25 13:47:22    586s]     Commiting net attributes....
[12/25 13:47:22    586s]     Commiting net attributes. done.
[12/25 13:47:22    586s]     Leaving CCOpt scope - ClockRefiner...
[12/25 13:47:22    586s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2853.7M, EPOCH TIME: 1671997642.617908
[12/25 13:47:22    586s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.022, REAL:0.022, MEM:2694.7M, EPOCH TIME: 1671997642.640232
[12/25 13:47:22    586s]     Assigned high priority to 30959 instances.
[12/25 13:47:22    586s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/25 13:47:22    586s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/25 13:47:22    586s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2694.7M, EPOCH TIME: 1671997642.676166
[12/25 13:47:22    586s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2694.7M, EPOCH TIME: 1671997642.676285
[12/25 13:47:22    586s] z: 2, totalTracks: 1
[12/25 13:47:22    586s] z: 4, totalTracks: 1
[12/25 13:47:22    586s] z: 6, totalTracks: 1
[12/25 13:47:22    586s] z: 8, totalTracks: 1
[12/25 13:47:22    586s] #spOpts: VtWidth mergeVia=F 
[12/25 13:47:22    586s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2694.7M, EPOCH TIME: 1671997642.780076
[12/25 13:47:22    587s] 
[12/25 13:47:22    587s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:47:22    587s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.083, REAL:0.083, MEM:2694.7M, EPOCH TIME: 1671997642.863067
[12/25 13:47:22    587s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2694.7MB).
[12/25 13:47:22    587s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.215, REAL:0.216, MEM:2694.7M, EPOCH TIME: 1671997642.892027
[12/25 13:47:22    587s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.215, REAL:0.216, MEM:2694.7M, EPOCH TIME: 1671997642.892057
[12/25 13:47:22    587s] TDRefine: refinePlace mode is spiral
[12/25 13:47:22    587s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2702082.4
[12/25 13:47:22    587s] OPERPROF: Starting RefinePlace at level 1, MEM:2694.7M, EPOCH TIME: 1671997642.892124
[12/25 13:47:22    587s] *** Starting refinePlace (0:09:47 mem=2694.7M) ***
[12/25 13:47:22    587s] Total net bbox length = 2.210e+06 (1.156e+06 1.054e+06) (ext = 1.504e+03)
[12/25 13:47:22    587s] 
[12/25 13:47:22    587s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:47:22    587s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/25 13:47:23    587s] # spcSbClkGt: 8
[12/25 13:47:23    587s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:47:23    587s] Enhanced MH flow has been turned off for floorplan mode.
[12/25 13:47:23    587s] (I)      Default power domain name = toplevel_498
[12/25 13:47:23    587s] .Default power domain name = toplevel_498
[12/25 13:47:23    587s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2695.7M, EPOCH TIME: 1671997643.100263
[12/25 13:47:23    587s] Starting refinePlace ...
[12/25 13:47:23    587s] Default power domain name = toplevel_498
[12/25 13:47:23    587s] .One DDP V2 for no tweak run.
[12/25 13:47:23    587s] Default power domain name = toplevel_498
[12/25 13:47:23    587s] .** Cut row section cpu time 0:00:00.0.
[12/25 13:47:23    587s]    Spread Effort: high, standalone mode, useDDP on.
[12/25 13:47:24    588s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=2736.5MB) @(0:09:47 - 0:09:48).
[12/25 13:47:24    588s] Move report: preRPlace moves 6476 insts, mean move: 1.52 um, max move: 10.40 um 
[12/25 13:47:24    588s] 	Max move on inst (vproc_top_genblk3_icache_way1/U5048): (574.40, 464.00) --> (568.00, 460.00)
[12/25 13:47:24    588s] 	Length: 10 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: OA22X0P5MA10TR
[12/25 13:47:24    588s] wireLenOptFixPriorityInst 30604 inst fixed
[12/25 13:47:24    588s] 
[12/25 13:47:24    588s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/25 13:47:25    590s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/25 13:47:25    590s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/25 13:47:25    590s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/25 13:47:25    590s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=2736.5MB) @(0:09:48 - 0:09:51).
[12/25 13:47:25    590s] Move report: Detail placement moves 6476 insts, mean move: 1.52 um, max move: 10.40 um 
[12/25 13:47:25    590s] 	Max move on inst (vproc_top_genblk3_icache_way1/U5048): (574.40, 464.00) --> (568.00, 460.00)
[12/25 13:47:25    590s] 	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 2736.5MB
[12/25 13:47:25    590s] Statistics of distance of Instance movement in refine placement:
[12/25 13:47:25    590s]   maximum (X+Y) =        10.40 um
[12/25 13:47:25    590s]   inst (vproc_top_genblk3_icache_way1/U5048) with max move: (574.4, 464) -> (568, 460)
[12/25 13:47:25    590s]   mean    (X+Y) =         1.52 um
[12/25 13:47:25    590s] Summary Report:
[12/25 13:47:25    590s] Instances move: 6476 (out of 114901 movable)
[12/25 13:47:25    590s] Instances flipped: 0
[12/25 13:47:25    590s] Mean displacement: 1.52 um
[12/25 13:47:25    590s] Max displacement: 10.40 um (Instance: vproc_top_genblk3_icache_way1/U5048) (574.4, 464) -> (568, 460)
[12/25 13:47:25    590s] 	Length: 10 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: OA22X0P5MA10TR
[12/25 13:47:25    590s] Total instances moved : 6476
[12/25 13:47:25    590s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.347, REAL:2.291, MEM:2736.5M, EPOCH TIME: 1671997645.391400
[12/25 13:47:25    590s] Total net bbox length = 2.216e+06 (1.159e+06 1.056e+06) (ext = 1.504e+03)
[12/25 13:47:25    590s] Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 2736.5MB
[12/25 13:47:25    590s] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:03.0, mem=2736.5MB) @(0:09:47 - 0:09:51).
[12/25 13:47:25    590s] *** Finished refinePlace (0:09:51 mem=2736.5M) ***
[12/25 13:47:25    590s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2702082.4
[12/25 13:47:25    590s] OPERPROF: Finished RefinePlace at level 1, CPU:3.624, REAL:2.570, MEM:2736.5M, EPOCH TIME: 1671997645.462439
[12/25 13:47:25    590s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2736.5M, EPOCH TIME: 1671997645.462488
[12/25 13:47:25    590s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.019, REAL:0.019, MEM:2697.5M, EPOCH TIME: 1671997645.481780
[12/25 13:47:25    590s]     ClockRefiner summary
[12/25 13:47:25    590s]     All clock instances: Moved 2219, flipped 792 and cell swapped 0 (out of a total of 30962).
[12/25 13:47:25    590s]     The largest move was 10.4 um for vproc_top_genblk3_icache_way0/tags_reg_5__20_.
[12/25 13:47:25    590s]     Non-sink clock instances: Moved 38, flipped 3 and cell swapped 0 (out of a total of 357).
[12/25 13:47:25    590s]     The largest move was 8 um for mmu_storage_controller/qspi_controller/CTS_ccl_a_buf_00344.
[12/25 13:47:25    590s]     Clock sinks: Moved 2181, flipped 789 and cell swapped 0 (out of a total of 30605).
[12/25 13:47:25    590s]     The largest move was 10.4 um for vproc_top_genblk3_icache_way0/tags_reg_5__20_.
[12/25 13:47:25    590s]     Revert refine place priority changes on 0 instances.
[12/25 13:47:25    590s] OPERPROF: Starting DPlace-Init at level 1, MEM:2697.5M, EPOCH TIME: 1671997645.527280
[12/25 13:47:25    590s] z: 2, totalTracks: 1
[12/25 13:47:25    590s] z: 4, totalTracks: 1
[12/25 13:47:25    590s] z: 6, totalTracks: 1
[12/25 13:47:25    590s] z: 8, totalTracks: 1
[12/25 13:47:25    590s] #spOpts: VtWidth mergeVia=F 
[12/25 13:47:25    590s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2697.5M, EPOCH TIME: 1671997645.633613
[12/25 13:47:25    590s] 
[12/25 13:47:25    590s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:47:25    591s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.136, REAL:0.136, MEM:2697.5M, EPOCH TIME: 1671997645.769838
[12/25 13:47:25    591s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2697.5MB).
[12/25 13:47:25    591s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.271, REAL:0.273, MEM:2697.5M, EPOCH TIME: 1671997645.799951
[12/25 13:47:25    591s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.2 real=0:00:03.2)
[12/25 13:47:25    591s]     Disconnecting clock tree from netlist...
[12/25 13:47:25    591s]     Disconnecting clock tree from netlist done.
[12/25 13:47:25    591s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/25 13:47:25    591s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2697.5M, EPOCH TIME: 1671997645.852761
[12/25 13:47:25    591s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.017, REAL:0.017, MEM:2697.5M, EPOCH TIME: 1671997645.870052
[12/25 13:47:25    591s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:47:25    591s]     Leaving CCOpt scope - Initializing placement interface...
[12/25 13:47:25    591s] OPERPROF: Starting DPlace-Init at level 1, MEM:2697.5M, EPOCH TIME: 1671997645.872129
[12/25 13:47:25    591s] z: 2, totalTracks: 1
[12/25 13:47:25    591s] z: 4, totalTracks: 1
[12/25 13:47:25    591s] z: 6, totalTracks: 1
[12/25 13:47:25    591s] z: 8, totalTracks: 1
[12/25 13:47:25    591s] #spOpts: VtWidth mergeVia=F 
[12/25 13:47:25    591s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2697.5M, EPOCH TIME: 1671997645.973259
[12/25 13:47:26    591s] 
[12/25 13:47:26    591s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:47:26    591s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.152, REAL:0.152, MEM:2697.5M, EPOCH TIME: 1671997646.125554
[12/25 13:47:26    591s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2697.5MB).
[12/25 13:47:26    591s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.277, REAL:0.278, MEM:2697.5M, EPOCH TIME: 1671997646.150483
[12/25 13:47:26    591s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/25 13:47:26    591s]     Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/25 13:47:26    591s] End AAE Lib Interpolated Model. (MEM=2697.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:47:26    592s]     Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.3)
[12/25 13:47:26    592s]     
[12/25 13:47:26    592s]     Clock tree legalization - Histogram:
[12/25 13:47:26    592s]     ====================================
[12/25 13:47:26    592s]     
[12/25 13:47:26    592s]     --------------------------------
[12/25 13:47:26    592s]     Movement (um)    Number of cells
[12/25 13:47:26    592s]     --------------------------------
[12/25 13:47:26    592s]     [1,1.7)                 6
[12/25 13:47:26    592s]     [1.7,2.4)               1
[12/25 13:47:26    592s]     [2.4,3.1)               2
[12/25 13:47:26    592s]     [3.1,3.8)               2
[12/25 13:47:26    592s]     [3.8,4.5)              25
[12/25 13:47:26    592s]     [4.5,5.2)               0
[12/25 13:47:26    592s]     [5.2,5.9)               0
[12/25 13:47:26    592s]     [5.9,6.6)               1
[12/25 13:47:26    592s]     [6.6,7.3)               1
[12/25 13:47:26    592s]     [7.3,8)                 4
[12/25 13:47:26    592s]     --------------------------------
[12/25 13:47:26    592s]     
[12/25 13:47:26    592s]     
[12/25 13:47:26    592s]     Clock tree legalization - Top 10 Movements:
[12/25 13:47:26    592s]     ===========================================
[12/25 13:47:26    592s]     
[12/25 13:47:26    592s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:47:26    592s]     Movement (um)    Desired              Achieved             Node
[12/25 13:47:26    592s]                      location             location             
[12/25 13:47:26    592s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:47:26    592s]          8           (574.200,462.000)    (574.200,454.000)    CTS_ccl_a_buf_00040 (a lib_cell FRICGX11BA10TR) at (574.200,454.000), in power domain auto-default
[12/25 13:47:26    592s]          8           (622.800,462.000)    (622.800,454.000)    CTS_ccl_a_buf_00344 (a lib_cell BUFX16MA10TR) at (622.800,454.000), in power domain auto-default
[12/25 13:47:26    592s]          7.8         (622.800,462.000)    (630.600,462.000)    CTS_ccl_a_buf_00343 (a lib_cell BUFX16MA10TR) at (630.600,462.000), in power domain auto-default
[12/25 13:47:26    592s]          7.8         (574.200,462.000)    (582.000,462.000)    CTS_ccl_buf_00346 (a lib_cell BUFX16MA10TR) at (582.000,462.000), in power domain auto-default
[12/25 13:47:26    592s]          7.2         (665.000,538.000)    (668.200,534.000)    CTS_ccl_a_buf_00313 (a lib_cell BUFX16MA10TR) at (668.200,534.000), in power domain auto-default
[12/25 13:47:26    592s]          6           (623.800,468.000)    (623.800,474.000)    CTS_ccl_a_buf_00342 (a lib_cell BUFX16MA10TR) at (623.800,474.000), in power domain auto-default
[12/25 13:47:26    592s]          4.2         (620.400,468.000)    (624.600,468.000)    U29 (a lib_cell INVX16BA10TR) at (624.600,468.000), in power domain auto-default
[12/25 13:47:26    592s]          4           (263.000,298.000)    (263.000,294.000)    CTS_ccl_a_buf_00173 (a lib_cell FRICGX11BA10TR) at (263.000,294.000), in power domain auto-default
[12/25 13:47:26    592s]          4           (120.400,274.000)    (120.400,278.000)    CTS_ccl_a_buf_00267 (a lib_cell FRICGX11BA10TR) at (120.400,278.000), in power domain auto-default
[12/25 13:47:26    592s]          4           (139.200,170.000)    (139.200,166.000)    CTS_ccl_a_buf_00069 (a lib_cell FRICGX11BA10TR) at (139.200,166.000), in power domain auto-default
[12/25 13:47:26    592s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:47:26    592s]     
[12/25 13:47:26    592s]     Legalizing clock trees done. (took cpu=0:00:06.2 real=0:00:04.5)
[12/25 13:47:27    592s]     Clock DAG stats after 'Clustering':
[12/25 13:47:27    592s]       cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/25 13:47:27    592s]       misc counts      : r=4, pp=2
[12/25 13:47:27    592s]       cell areas       : b=3677.200um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3760.000um^2
[12/25 13:47:27    592s]       cell capacitance : b=2.334pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.494pF
[12/25 13:47:27    592s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:47:27    592s]       wire capacitance : top=0.000pF, trunk=1.455pF, leaf=12.843pF, total=14.298pF
[12/25 13:47:27    592s]       wire lengths     : top=0.000um, trunk=12832.998um, leaf=114500.819um, total=127333.817um
[12/25 13:47:27    592s]       hp wire lengths  : top=0.000um, trunk=8330.600um, leaf=28509.700um, total=36840.300um
[12/25 13:47:27    592s]     Clock DAG net violations after 'Clustering':
[12/25 13:47:27    592s]       Remaining Transition : {count=3, worst=[0.013ns, 0.007ns, 0.003ns]} avg=0.008ns sd=0.005ns sum=0.023ns
[12/25 13:47:27    592s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/25 13:47:27    592s]       Trunk : target=0.118ns count=41 avg=0.062ns sd=0.031ns min=0.000ns max=0.131ns {22 <= 0.071ns, 16 <= 0.094ns, 0 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 1 <= 0.130ns, 1 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/25 13:47:27    592s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.012ns min=0.017ns max=0.095ns {26 <= 0.071ns, 291 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:47:27    592s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/25 13:47:27    592s]        Bufs: BUFX16MA10TR: 57 FRICGX11BA10TR: 290 
[12/25 13:47:27    592s]        Invs: INVX16BA10TR: 2 
[12/25 13:47:27    592s]       NICGs: AND2X11MA10TR: 1 
[12/25 13:47:27    592s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/25 13:47:27    592s]     Clock DAG hash after 'Clustering': 9731317806039843611 9133127243711318051
[12/25 13:47:27    593s]     Clock DAG hash after 'Clustering': 9731317806039843611 9133127243711318051
[12/25 13:47:27    593s]     Primary reporting skew groups after 'Clustering':
[12/25 13:47:27    593s]       skew_group my_clk/mode: insertion delay [min=0.215, max=0.555, avg=0.508, sd=0.026], skew [0.341 vs 0.058*], 73.1% {0.473, 0.531} (wid=0.119 ws=0.066) (gid=0.452 gs=0.290)
[12/25 13:47:27    593s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/25 13:47:27    593s]           max path sink: vproc_top_genblk4_vcache/way1/lines_reg_6__211_/CK
[12/25 13:47:27    593s]     Skew group summary after 'Clustering':
[12/25 13:47:27    593s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.206, max=0.245, avg=0.232, sd=0.020], skew [0.039 vs 0.058], 100% {0.206, 0.245} (wid=0.053 ws=0.001) (gid=0.192 gs=0.039)
[12/25 13:47:27    593s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.245, max=0.245, avg=0.245, sd=0.000], skew [0.000 vs 0.058], 100% {0.245, 0.245} (wid=0.053 ws=0.000) (gid=0.192 gs=0.000)
[12/25 13:47:27    593s]       skew_group my_clk/mode: insertion delay [min=0.215, max=0.555, avg=0.508, sd=0.026], skew [0.341 vs 0.058*], 73.1% {0.473, 0.531} (wid=0.119 ws=0.066) (gid=0.452 gs=0.290)
[12/25 13:47:27    593s]     Legalizer API calls during this step: 6496 succeeded with high effort: 6496 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:47:27    593s]   Clustering done. (took cpu=0:00:22.2 real=0:00:13.4)
[12/25 13:47:27    593s]   
[12/25 13:47:27    593s]   Post-Clustering Statistics Report
[12/25 13:47:27    593s]   =================================
[12/25 13:47:27    593s]   
[12/25 13:47:27    593s]   Fanout Statistics:
[12/25 13:47:27    593s]   
[12/25 13:47:27    593s]   -------------------------------------------------------------------------------------------------------------
[12/25 13:47:27    593s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/25 13:47:27    593s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/25 13:47:27    593s]   -------------------------------------------------------------------------------------------------------------
[12/25 13:47:27    593s]   Trunk         44      8.227      1         17        6.353      {18 <= 4, 6 <= 8, 2 <= 12, 17 <= 16, 1 <= 20}
[12/25 13:47:27    593s]   Leaf         320     95.672      1        100       17.206      {10 <= 20, 1 <= 40, 309 <= 100}
[12/25 13:47:27    593s]   -------------------------------------------------------------------------------------------------------------
[12/25 13:47:27    593s]   
[12/25 13:47:27    593s]   Clustering Failure Statistics:
[12/25 13:47:27    593s]   
[12/25 13:47:27    593s]   ----------------------------------------------------------
[12/25 13:47:27    593s]   Net Type    Clusters    Clusters    Net Skew    Transition
[12/25 13:47:27    593s]               Tried       Failed      Failures    Failures
[12/25 13:47:27    593s]   ----------------------------------------------------------
[12/25 13:47:27    593s]   Trunk          12           1           1            1
[12/25 13:47:27    593s]   Leaf          486          80          63           80
[12/25 13:47:27    593s]   ----------------------------------------------------------
[12/25 13:47:27    593s]   
[12/25 13:47:27    593s]   Clustering Partition Statistics:
[12/25 13:47:27    593s]   
[12/25 13:47:27    593s]   ---------------------------------------------------------------------------------------
[12/25 13:47:27    593s]   Net Type    Case B      Case C      Partition    Mean        Min     Max      Std. Dev.
[12/25 13:47:27    593s]               Fraction    Fraction    Count        Size        Size    Size     Size
[12/25 13:47:27    593s]   ---------------------------------------------------------------------------------------
[12/25 13:47:27    593s]   Trunk        0.429       0.571          7           4.429     1         19       6.477
[12/25 13:47:27    593s]   Leaf         0.636       0.364         11        2810.545     3      28655    8590.169
[12/25 13:47:27    593s]   ---------------------------------------------------------------------------------------
[12/25 13:47:27    593s]   
[12/25 13:47:27    593s]   
[12/25 13:47:27    593s]   Looking for fanout violations...
[12/25 13:47:27    593s]   Looking for fanout violations done.
[12/25 13:47:28    593s]   CongRepair After Initial Clustering...
[12/25 13:47:28    594s]   Reset timing graph...
[12/25 13:47:28    594s] Ignoring AAE DB Resetting ...
[12/25 13:47:28    594s]   Reset timing graph done.
[12/25 13:47:28    594s]   Leaving CCOpt scope - Early Global Route...
[12/25 13:47:28    594s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2853.2M, EPOCH TIME: 1671997648.371779
[12/25 13:47:28    594s] All LLGs are deleted
[12/25 13:47:28    594s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2853.2M, EPOCH TIME: 1671997648.386417
[12/25 13:47:28    594s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.012, REAL:0.012, MEM:2853.2M, EPOCH TIME: 1671997648.398240
[12/25 13:47:28    594s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.033, REAL:0.033, MEM:2698.2M, EPOCH TIME: 1671997648.405009
[12/25 13:47:28    594s]   Clock implementation routing...
[12/25 13:47:28    594s] Net route status summary:
[12/25 13:47:28    594s]   Clock:       358 (unrouted=358, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 13:47:28    594s]   Non-clock: 123709 (unrouted=5970, trialRouted=117739, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5967, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 13:47:29    595s]     Routing using eGR only...
[12/25 13:47:29    595s]       Early Global Route - eGR only step...
[12/25 13:47:29    595s] (ccopt eGR): There are 358 nets for routing of which 358 have one or more fixed wires.
[12/25 13:47:29    595s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/25 13:47:29    595s] (ccopt eGR): Start to route 358 all nets
[12/25 13:47:29    595s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/25 13:47:29    595s] Started Early Global Route kernel ( Curr Mem: 2700.83 MB )
[12/25 13:47:29    595s] (I)      ==================== Layers =====================
[12/25 13:47:29    595s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:47:29    595s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 13:47:29    595s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:47:29    595s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 13:47:29    595s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 13:47:29    595s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 13:47:29    595s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 13:47:29    595s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 13:47:29    595s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 13:47:29    595s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 13:47:29    595s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 13:47:29    595s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 13:47:29    595s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 13:47:29    595s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 13:47:29    595s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 13:47:29    595s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 13:47:29    595s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 13:47:29    595s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 13:47:29    595s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 13:47:29    595s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 13:47:29    595s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:47:29    595s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 13:47:29    595s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 13:47:29    595s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 13:47:29    595s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 13:47:29    595s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 13:47:29    595s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:47:29    595s] (I)      Started Import and model ( Curr Mem: 2700.83 MB )
[12/25 13:47:29    595s] (I)      Default power domain name = toplevel_498
[12/25 13:47:29    595s] .== Non-default Options ==
[12/25 13:47:29    595s] (I)      Clean congestion better                            : true
[12/25 13:47:29    595s] (I)      Estimate vias on DPT layer                         : true
[12/25 13:47:29    595s] (I)      Clean congestion layer assignment rounds           : 3
[12/25 13:47:29    595s] (I)      Layer constraints as soft constraints              : true
[12/25 13:47:29    595s] (I)      Soft top layer                                     : true
[12/25 13:47:29    595s] (I)      Skip prospective layer relax nets                  : true
[12/25 13:47:29    595s] (I)      Better NDR handling                                : true
[12/25 13:47:29    595s] (I)      Improved NDR modeling in LA                        : true
[12/25 13:47:29    595s] (I)      Routing cost fix for NDR handling                  : true
[12/25 13:47:29    595s] (I)      Update initial WL after Phase 1a                   : true
[12/25 13:47:29    595s] (I)      Block tracks for preroutes                         : true
[12/25 13:47:29    595s] (I)      Assign IRoute by net group key                     : true
[12/25 13:47:29    595s] (I)      Block unroutable channels                          : true
[12/25 13:47:29    595s] (I)      Block unroutable channels 3D                       : true
[12/25 13:47:29    595s] (I)      Bound layer relaxed segment wl                     : true
[12/25 13:47:29    595s] (I)      Blocked pin reach length threshold                 : 2
[12/25 13:47:29    595s] (I)      Check blockage within NDR space in TA              : true
[12/25 13:47:29    595s] (I)      Skip must join for term with via pillar            : true
[12/25 13:47:29    595s] (I)      Model find APA for IO pin                          : true
[12/25 13:47:29    595s] (I)      On pin location for off pin term                   : true
[12/25 13:47:29    595s] (I)      Handle EOL spacing                                 : true
[12/25 13:47:29    595s] (I)      Merge PG vias by gap                               : true
[12/25 13:47:29    595s] (I)      Maximum routing layer                              : 6
[12/25 13:47:29    595s] (I)      Route selected nets only                           : true
[12/25 13:47:29    595s] (I)      Refine MST                                         : true
[12/25 13:47:29    595s] (I)      Honor PRL                                          : true
[12/25 13:47:29    595s] (I)      Strong congestion aware                            : true
[12/25 13:47:29    595s] (I)      Improved initial location for IRoutes              : true
[12/25 13:47:29    595s] (I)      Multi panel TA                                     : true
[12/25 13:47:29    595s] (I)      Penalize wire overlap                              : true
[12/25 13:47:29    595s] (I)      Expand small instance blockage                     : true
[12/25 13:47:29    595s] (I)      Reduce via in TA                                   : true
[12/25 13:47:29    595s] (I)      SS-aware routing                                   : true
[12/25 13:47:29    595s] (I)      Improve tree edge sharing                          : true
[12/25 13:47:29    595s] (I)      Improve 2D via estimation                          : true
[12/25 13:47:29    595s] (I)      Refine Steiner tree                                : true
[12/25 13:47:29    595s] (I)      Build spine tree                                   : true
[12/25 13:47:29    595s] (I)      Model pass through capacity                        : true
[12/25 13:47:29    595s] (I)      Extend blockages by a half GCell                   : true
[12/25 13:47:29    595s] (I)      Consider pin shapes                                : true
[12/25 13:47:29    595s] (I)      Consider pin shapes for all nodes                  : true
[12/25 13:47:29    595s] (I)      Consider NR APA                                    : true
[12/25 13:47:29    595s] (I)      Consider IO pin shape                              : true
[12/25 13:47:29    595s] (I)      Fix pin connection bug                             : true
[12/25 13:47:29    595s] (I)      Consider layer RC for local wires                  : true
[12/25 13:47:29    595s] (I)      LA-aware pin escape length                         : 2
[12/25 13:47:29    595s] (I)      Connect multiple ports                             : true
[12/25 13:47:29    595s] (I)      Split for must join                                : true
[12/25 13:47:29    595s] (I)      Number of threads                                  : 4
[12/25 13:47:29    595s] (I)      Routing effort level                               : 10000
[12/25 13:47:29    595s] (I)      Prefer layer length threshold                      : 8
[12/25 13:47:29    595s] (I)      Overflow penalty cost                              : 10
[12/25 13:47:29    595s] (I)      A-star cost                                        : 0.300000
[12/25 13:47:29    595s] (I)      Misalignment cost                                  : 10.000000
[12/25 13:47:29    595s] (I)      Threshold for short IRoute                         : 6
[12/25 13:47:29    595s] (I)      Via cost during post routing                       : 1.000000
[12/25 13:47:29    595s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/25 13:47:29    595s] (I)      Source-to-sink ratio                               : 0.300000
[12/25 13:47:29    595s] (I)      Scenic ratio bound                                 : 3.000000
[12/25 13:47:29    595s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/25 13:47:29    595s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/25 13:47:29    595s] (I)      PG-aware similar topology routing                  : true
[12/25 13:47:29    595s] (I)      Maze routing via cost fix                          : true
[12/25 13:47:29    595s] (I)      Apply PRL on PG terms                              : true
[12/25 13:47:29    595s] (I)      Apply PRL on obs objects                           : true
[12/25 13:47:29    595s] (I)      Handle range-type spacing rules                    : true
[12/25 13:47:29    595s] (I)      PG gap threshold multiplier                        : 10.000000
[12/25 13:47:29    595s] (I)      Parallel spacing query fix                         : true
[12/25 13:47:29    595s] (I)      Force source to root IR                            : true
[12/25 13:47:29    595s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/25 13:47:29    595s] (I)      Do not relax to DPT layer                          : true
[12/25 13:47:29    595s] (I)      No DPT in post routing                             : true
[12/25 13:47:29    595s] (I)      Modeling PG via merging fix                        : true
[12/25 13:47:29    595s] (I)      Shield aware TA                                    : true
[12/25 13:47:29    595s] (I)      Strong shield aware TA                             : true
[12/25 13:47:29    595s] (I)      Overflow calculation fix in LA                     : true
[12/25 13:47:29    595s] (I)      Post routing fix                                   : true
[12/25 13:47:29    595s] (I)      Strong post routing                                : true
[12/25 13:47:29    595s] (I)      Access via pillar from top                         : true
[12/25 13:47:29    595s] (I)      NDR via pillar fix                                 : true
[12/25 13:47:29    595s] (I)      Violation on path threshold                        : 1
[12/25 13:47:29    595s] (I)      Pass through capacity modeling                     : true
[12/25 13:47:29    595s] (I)      Select the non-relaxed segments in post routing stage : true
[12/25 13:47:29    595s] (I)      Select term pin box for io pin                     : true
[12/25 13:47:29    595s] (I)      Penalize NDR sharing                               : true
[12/25 13:47:29    595s] (I)      Enable special modeling                            : false
[12/25 13:47:29    595s] (I)      Keep fixed segments                                : true
[12/25 13:47:29    595s] (I)      Reorder net groups by key                          : true
[12/25 13:47:29    595s] (I)      Increase net scenic ratio                          : true
[12/25 13:47:29    595s] (I)      Method to set GCell size                           : row
[12/25 13:47:29    595s] (I)      Connect multiple ports and must join fix           : true
[12/25 13:47:29    595s] (I)      Avoid high resistance layers                       : true
[12/25 13:47:29    595s] (I)      Model find APA for IO pin fix                      : true
[12/25 13:47:29    595s] (I)      Avoid connecting non-metal layers                  : true
[12/25 13:47:29    595s] (I)      Use track pitch for NDR                            : true
[12/25 13:47:29    595s] (I)      Enable layer relax to lower layer                  : true
[12/25 13:47:29    595s] (I)      Enable layer relax to upper layer                  : true
[12/25 13:47:29    595s] (I)      Top layer relaxation fix                           : true
[12/25 13:47:29    595s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/25 13:47:29    595s] (I)      Use row-based GCell size
[12/25 13:47:29    595s] (I)      Use row-based GCell align
[12/25 13:47:29    595s] (I)      layer 0 area = 168000
[12/25 13:47:29    595s] (I)      layer 1 area = 208000
[12/25 13:47:29    595s] (I)      layer 2 area = 208000
[12/25 13:47:29    595s] (I)      layer 3 area = 208000
[12/25 13:47:29    595s] (I)      layer 4 area = 208000
[12/25 13:47:29    595s] (I)      layer 5 area = 208000
[12/25 13:47:29    595s] (I)      GCell unit size   : 4000
[12/25 13:47:29    595s] (I)      GCell multiplier  : 1
[12/25 13:47:29    595s] (I)      GCell row height  : 4000
[12/25 13:47:29    595s] (I)      Actual row height : 4000
[12/25 13:47:29    595s] (I)      GCell align ref   : 0 0
[12/25 13:47:29    595s] [NR-eGR] Track table information for default rule: 
[12/25 13:47:29    595s] [NR-eGR] M1 has no routable track
[12/25 13:47:29    595s] [NR-eGR] M2 has single uniform track structure
[12/25 13:47:29    595s] [NR-eGR] M3 has single uniform track structure
[12/25 13:47:29    595s] [NR-eGR] M4 has single uniform track structure
[12/25 13:47:29    595s] [NR-eGR] M5 has single uniform track structure
[12/25 13:47:29    595s] [NR-eGR] M6 has single uniform track structure
[12/25 13:47:29    595s] (I)      =============== Default via ================
[12/25 13:47:29    595s] (I)      +---+------------------+-------------------+
[12/25 13:47:29    595s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/25 13:47:29    595s] (I)      +---+------------------+-------------------+
[12/25 13:47:29    595s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/25 13:47:29    595s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/25 13:47:29    595s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/25 13:47:29    595s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/25 13:47:29    595s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/25 13:47:29    595s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/25 13:47:29    595s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/25 13:47:29    595s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/25 13:47:29    595s] (I)      +---+------------------+-------------------+
[12/25 13:47:29    595s] [NR-eGR] Read 14472 PG shapes
[12/25 13:47:29    595s] [NR-eGR] Read 0 clock shapes
[12/25 13:47:29    595s] [NR-eGR] Read 0 other shapes
[12/25 13:47:29    595s] [NR-eGR] #Routing Blockages  : 0
[12/25 13:47:29    595s] [NR-eGR] #Instance Blockages : 0
[12/25 13:47:29    595s] [NR-eGR] #PG Blockages       : 14472
[12/25 13:47:29    595s] [NR-eGR] #Halo Blockages     : 0
[12/25 13:47:29    595s] [NR-eGR] #Boundary Blockages : 0
[12/25 13:47:29    595s] [NR-eGR] #Clock Blockages    : 0
[12/25 13:47:29    595s] [NR-eGR] #Other Blockages    : 0
[12/25 13:47:29    595s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/25 13:47:29    595s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/25 13:47:30    595s] [NR-eGR] Read 118100 nets ( ignored 117742 )
[12/25 13:47:30    595s] [NR-eGR] Connected 0 must-join pins/ports
[12/25 13:47:30    595s] (I)      early_global_route_priority property id does not exist.
[12/25 13:47:30    595s] (I)      Read Num Blocks=19320  Num Prerouted Wires=0  Num CS=0
[12/25 13:47:30    595s] (I)      Layer 1 (V) : #blockages 18 : #preroutes 0
[12/25 13:47:30    595s] (I)      Layer 2 (H) : #blockages 12006 : #preroutes 0
[12/25 13:47:30    595s] (I)      Layer 3 (V) : #blockages 18 : #preroutes 0
[12/25 13:47:30    595s] (I)      Layer 4 (H) : #blockages 7218 : #preroutes 0
[12/25 13:47:30    595s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/25 13:47:30    595s] (I)      Moved 2 terms for better access 
[12/25 13:47:30    595s] (I)      Number of ignored nets                =      0
[12/25 13:47:30    595s] (I)      Number of connected nets              =      0
[12/25 13:47:30    595s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/25 13:47:30    595s] (I)      Number of clock nets                  =    358.  Ignored: No
[12/25 13:47:30    595s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/25 13:47:30    595s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/25 13:47:30    595s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/25 13:47:30    595s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/25 13:47:30    595s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/25 13:47:30    595s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/25 13:47:30    595s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/25 13:47:30    595s] [NR-eGR] There are 358 clock nets ( 358 with NDR ).
[12/25 13:47:30    595s] (I)      Ndr track 0 does not exist
[12/25 13:47:30    595s] (I)      Ndr track 0 does not exist
[12/25 13:47:30    595s] (I)      ---------------------Grid Graph Info--------------------
[12/25 13:47:30    595s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/25 13:47:30    595s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/25 13:47:30    595s] (I)      Site width          :   400  (dbu)
[12/25 13:47:30    595s] (I)      Row height          :  4000  (dbu)
[12/25 13:47:30    595s] (I)      GCell row height    :  4000  (dbu)
[12/25 13:47:30    595s] (I)      GCell width         :  4000  (dbu)
[12/25 13:47:30    595s] (I)      GCell height        :  4000  (dbu)
[12/25 13:47:30    595s] (I)      Grid                :   400   400     6
[12/25 13:47:30    595s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/25 13:47:30    595s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/25 13:47:30    595s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/25 13:47:30    595s] (I)      Default wire width  :   180   200   200   200   200   200
[12/25 13:47:30    595s] (I)      Default wire space  :   180   200   200   200   200   200
[12/25 13:47:30    595s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/25 13:47:30    595s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/25 13:47:30    595s] (I)      First track coord   :     0   200   200   200   200   200
[12/25 13:47:30    595s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/25 13:47:30    595s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/25 13:47:30    595s] (I)      Num of masks        :     1     1     1     1     1     1
[12/25 13:47:30    595s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/25 13:47:30    595s] (I)      --------------------------------------------------------
[12/25 13:47:30    595s] 
[12/25 13:47:30    595s] [NR-eGR] ============ Routing rule table ============
[12/25 13:47:30    595s] [NR-eGR] Rule id: 0  Nets: 358
[12/25 13:47:30    595s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/25 13:47:30    595s] (I)                    Layer    2    3    4    5    6 
[12/25 13:47:30    595s] (I)                    Pitch  800  800  800  800  800 
[12/25 13:47:30    595s] (I)             #Used tracks    2    2    2    2    2 
[12/25 13:47:30    595s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:47:30    595s] [NR-eGR] Rule id: 1  Nets: 0
[12/25 13:47:30    595s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/25 13:47:30    595s] (I)                    Layer    2    3    4    5    6 
[12/25 13:47:30    595s] (I)                    Pitch  400  400  400  400  400 
[12/25 13:47:30    595s] (I)             #Used tracks    1    1    1    1    1 
[12/25 13:47:30    595s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:47:30    595s] [NR-eGR] ========================================
[12/25 13:47:30    595s] [NR-eGR] 
[12/25 13:47:30    595s] (I)      =============== Blocked Tracks ===============
[12/25 13:47:30    595s] (I)      +-------+---------+----------+---------------+
[12/25 13:47:30    595s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/25 13:47:30    595s] (I)      +-------+---------+----------+---------------+
[12/25 13:47:30    595s] (I)      |     1 |       0 |        0 |         0.00% |
[12/25 13:47:30    595s] (I)      |     2 | 1600000 |    30000 |         1.88% |
[12/25 13:47:30    595s] (I)      |     3 | 1600000 |    13600 |         0.85% |
[12/25 13:47:30    595s] (I)      |     4 | 1600000 |    30000 |         1.88% |
[12/25 13:47:30    595s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/25 13:47:30    595s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/25 13:47:30    595s] (I)      +-------+---------+----------+---------------+
[12/25 13:47:30    595s] (I)      Finished Import and model ( CPU: 0.78 sec, Real: 0.78 sec, Curr Mem: 2764.58 MB )
[12/25 13:47:30    595s] (I)      Reset routing kernel
[12/25 13:47:30    595s] (I)      Started Global Routing ( Curr Mem: 2764.58 MB )
[12/25 13:47:30    595s] (I)      totalPins=31327  totalGlobalPin=31327 (100.00%)
[12/25 13:47:30    596s] (I)      total 2D Cap : 3158846 = (1588800 H, 1570046 V)
[12/25 13:47:30    596s] [NR-eGR] Layer group 1: route 358 net(s) in layer range [3, 4]
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1a Route ============
[12/25 13:47:30    596s] (I)      Usage: 60466 = (27731 H, 32735 V) = (1.75% H, 2.08% V) = (5.546e+04um H, 6.547e+04um V)
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1b Route ============
[12/25 13:47:30    596s] (I)      Usage: 60466 = (27731 H, 32735 V) = (1.75% H, 2.08% V) = (5.546e+04um H, 6.547e+04um V)
[12/25 13:47:30    596s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.209320e+05um
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1c Route ============
[12/25 13:47:30    596s] (I)      Usage: 60466 = (27731 H, 32735 V) = (1.75% H, 2.08% V) = (5.546e+04um H, 6.547e+04um V)
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1d Route ============
[12/25 13:47:30    596s] (I)      Usage: 60466 = (27731 H, 32735 V) = (1.75% H, 2.08% V) = (5.546e+04um H, 6.547e+04um V)
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1e Route ============
[12/25 13:47:30    596s] (I)      Usage: 60466 = (27731 H, 32735 V) = (1.75% H, 2.08% V) = (5.546e+04um H, 6.547e+04um V)
[12/25 13:47:30    596s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.209320e+05um
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1f Route ============
[12/25 13:47:30    596s] (I)      Usage: 60466 = (27731 H, 32735 V) = (1.75% H, 2.08% V) = (5.546e+04um H, 6.547e+04um V)
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1g Route ============
[12/25 13:47:30    596s] (I)      Usage: 59990 = (27723 H, 32267 V) = (1.74% H, 2.06% V) = (5.545e+04um H, 6.453e+04um V)
[12/25 13:47:30    596s] (I)      #Nets         : 358
[12/25 13:47:30    596s] (I)      #Relaxed nets : 89
[12/25 13:47:30    596s] (I)      Wire length   : 44857
[12/25 13:47:30    596s] [NR-eGR] Create a new net group with 89 nets and layer range [3, 6]
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1h Route ============
[12/25 13:47:30    596s] (I)      Usage: 59456 = (27496 H, 31960 V) = (1.73% H, 2.04% V) = (5.499e+04um H, 6.392e+04um V)
[12/25 13:47:30    596s] (I)      total 2D Cap : 6323256 = (3153210 H, 3170046 V)
[12/25 13:47:30    596s] [NR-eGR] Layer group 2: route 89 net(s) in layer range [3, 6]
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1a Route ============
[12/25 13:47:30    596s] (I)      Usage: 74981 = (34656 H, 40325 V) = (1.10% H, 1.27% V) = (6.931e+04um H, 8.065e+04um V)
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1b Route ============
[12/25 13:47:30    596s] (I)      Usage: 74981 = (34656 H, 40325 V) = (1.10% H, 1.27% V) = (6.931e+04um H, 8.065e+04um V)
[12/25 13:47:30    596s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.499620e+05um
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1c Route ============
[12/25 13:47:30    596s] (I)      Usage: 74981 = (34656 H, 40325 V) = (1.10% H, 1.27% V) = (6.931e+04um H, 8.065e+04um V)
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1d Route ============
[12/25 13:47:30    596s] (I)      Usage: 74981 = (34656 H, 40325 V) = (1.10% H, 1.27% V) = (6.931e+04um H, 8.065e+04um V)
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1e Route ============
[12/25 13:47:30    596s] (I)      Usage: 74981 = (34656 H, 40325 V) = (1.10% H, 1.27% V) = (6.931e+04um H, 8.065e+04um V)
[12/25 13:47:30    596s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.499620e+05um
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1f Route ============
[12/25 13:47:30    596s] (I)      Usage: 74981 = (34656 H, 40325 V) = (1.10% H, 1.27% V) = (6.931e+04um H, 8.065e+04um V)
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1g Route ============
[12/25 13:47:30    596s] (I)      Usage: 74590 = (34526 H, 40064 V) = (1.09% H, 1.26% V) = (6.905e+04um H, 8.013e+04um V)
[12/25 13:47:30    596s] (I)      #Nets         : 89
[12/25 13:47:30    596s] (I)      #Relaxed nets : 86
[12/25 13:47:30    596s] (I)      Wire length   : 528
[12/25 13:47:30    596s] [NR-eGR] Create a new net group with 86 nets and layer range [2, 6]
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1h Route ============
[12/25 13:47:30    596s] (I)      Usage: 74589 = (34526 H, 40063 V) = (1.09% H, 1.26% V) = (6.905e+04um H, 8.013e+04um V)
[12/25 13:47:30    596s] (I)      total 2D Cap : 7893306 = (3153210 H, 4740096 V)
[12/25 13:47:30    596s] [NR-eGR] Layer group 3: route 86 net(s) in layer range [2, 6]
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1a Route ============
[12/25 13:47:30    596s] (I)      Usage: 104319 = (48381 H, 55938 V) = (1.53% H, 1.18% V) = (9.676e+04um H, 1.119e+05um V)
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1b Route ============
[12/25 13:47:30    596s] (I)      Usage: 104319 = (48381 H, 55938 V) = (1.53% H, 1.18% V) = (9.676e+04um H, 1.119e+05um V)
[12/25 13:47:30    596s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.086380e+05um
[12/25 13:47:30    596s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/25 13:47:30    596s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1c Route ============
[12/25 13:47:30    596s] (I)      Usage: 104319 = (48381 H, 55938 V) = (1.53% H, 1.18% V) = (9.676e+04um H, 1.119e+05um V)
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1d Route ============
[12/25 13:47:30    596s] (I)      Usage: 104319 = (48381 H, 55938 V) = (1.53% H, 1.18% V) = (9.676e+04um H, 1.119e+05um V)
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1e Route ============
[12/25 13:47:30    596s] (I)      Usage: 104319 = (48381 H, 55938 V) = (1.53% H, 1.18% V) = (9.676e+04um H, 1.119e+05um V)
[12/25 13:47:30    596s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.086380e+05um
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1f Route ============
[12/25 13:47:30    596s] (I)      Usage: 104319 = (48381 H, 55938 V) = (1.53% H, 1.18% V) = (9.676e+04um H, 1.119e+05um V)
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1g Route ============
[12/25 13:47:30    596s] (I)      Usage: 104300 = (48367 H, 55933 V) = (1.53% H, 1.18% V) = (9.673e+04um H, 1.119e+05um V)
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] (I)      ============  Phase 1h Route ============
[12/25 13:47:30    596s] (I)      Usage: 104305 = (48366 H, 55939 V) = (1.53% H, 1.18% V) = (9.673e+04um H, 1.119e+05um V)
[12/25 13:47:30    596s] (I)      
[12/25 13:47:30    596s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/25 13:47:30    596s] [NR-eGR]                        OverCon            
[12/25 13:47:30    596s] [NR-eGR]                         #Gcell     %Gcell
[12/25 13:47:30    596s] [NR-eGR]        Layer             (1-0)    OverCon
[12/25 13:47:30    596s] [NR-eGR] ----------------------------------------------
[12/25 13:47:30    596s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/25 13:47:30    596s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/25 13:47:30    596s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/25 13:47:30    596s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/25 13:47:30    596s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/25 13:47:30    596s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/25 13:47:30    596s] [NR-eGR] ----------------------------------------------
[12/25 13:47:30    596s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/25 13:47:30    596s] [NR-eGR] 
[12/25 13:47:30    596s] (I)      Finished Global Routing ( CPU: 0.66 sec, Real: 0.40 sec, Curr Mem: 2764.58 MB )
[12/25 13:47:30    596s] (I)      total 2D Cap : 7898104 = (3158002 H, 4740102 V)
[12/25 13:47:30    596s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/25 13:47:30    596s] (I)      ============= Track Assignment ============
[12/25 13:47:30    596s] (I)      Started Track Assignment (4T) ( Curr Mem: 2764.58 MB )
[12/25 13:47:30    596s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/25 13:47:30    596s] (I)      Run Multi-thread track assignment
[12/25 13:47:30    597s] (I)      Finished Track Assignment (4T) ( CPU: 0.35 sec, Real: 0.10 sec, Curr Mem: 2764.58 MB )
[12/25 13:47:30    597s] (I)      Started Export ( Curr Mem: 2764.58 MB )
[12/25 13:47:30    597s] [NR-eGR]             Length (um)     Vias 
[12/25 13:47:30    597s] [NR-eGR] ---------------------------------
[12/25 13:47:30    597s] [NR-eGR]  M1  (1H)             0   458977 
[12/25 13:47:30    597s] [NR-eGR]  M2  (2V)        917802   679385 
[12/25 13:47:30    597s] [NR-eGR]  M3  (3H)       1199648    76205 
[12/25 13:47:30    597s] [NR-eGR]  M4  (4V)        489453    20795 
[12/25 13:47:30    597s] [NR-eGR]  M5  (5H)        285345     1793 
[12/25 13:47:30    597s] [NR-eGR]  M6  (6V)         42687        0 
[12/25 13:47:30    597s] [NR-eGR]  M7  (7H)             0        0 
[12/25 13:47:30    597s] [NR-eGR]  M8  (8V)             0        0 
[12/25 13:47:30    597s] [NR-eGR]  M9  (9H)             0        0 
[12/25 13:47:30    597s] [NR-eGR] ---------------------------------
[12/25 13:47:30    597s] [NR-eGR]      Total      2934935  1237155 
[12/25 13:47:30    597s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:47:30    597s] [NR-eGR] Total half perimeter of net bounding box: 2215631um
[12/25 13:47:30    597s] [NR-eGR] Total length: 2934935um, number of vias: 1237155
[12/25 13:47:30    597s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:47:30    597s] [NR-eGR] Total eGR-routed clock nets wire length: 127283um, number of vias: 79828
[12/25 13:47:30    597s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:47:30    597s] [NR-eGR] Report for selected net(s) only.
[12/25 13:47:30    597s] [NR-eGR]             Length (um)   Vias 
[12/25 13:47:30    597s] [NR-eGR] -------------------------------
[12/25 13:47:30    597s] [NR-eGR]  M1  (1H)             0  31325 
[12/25 13:47:30    597s] [NR-eGR]  M2  (2V)         33036  35165 
[12/25 13:47:30    597s] [NR-eGR]  M3  (3H)         60442  13290 
[12/25 13:47:30    597s] [NR-eGR]  M4  (4V)         33668     48 
[12/25 13:47:30    597s] [NR-eGR]  M5  (5H)           137      0 
[12/25 13:47:30    597s] [NR-eGR]  M6  (6V)             0      0 
[12/25 13:47:30    597s] [NR-eGR]  M7  (7H)             0      0 
[12/25 13:47:30    597s] [NR-eGR]  M8  (8V)             0      0 
[12/25 13:47:30    597s] [NR-eGR]  M9  (9H)             0      0 
[12/25 13:47:30    597s] [NR-eGR] -------------------------------
[12/25 13:47:30    597s] [NR-eGR]      Total       127283  79828 
[12/25 13:47:30    597s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:47:30    597s] [NR-eGR] Total half perimeter of net bounding box: 37395um
[12/25 13:47:30    597s] [NR-eGR] Total length: 127283um, number of vias: 79828
[12/25 13:47:30    597s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:47:30    597s] [NR-eGR] Total routed clock nets wire length: 127283um, number of vias: 79828
[12/25 13:47:30    597s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:47:30    597s] (I)      Finished Export ( CPU: 0.49 sec, Real: 0.31 sec, Curr Mem: 2764.58 MB )
[12/25 13:47:30    597s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.31 sec, Real: 1.62 sec, Curr Mem: 2764.58 MB )
[12/25 13:47:30    597s] (I)      ===================================== Runtime Summary =====================================
[12/25 13:47:30    597s] (I)       Step                                        %       Start      Finish      Real       CPU 
[12/25 13:47:30    597s] (I)      -------------------------------------------------------------------------------------------
[12/25 13:47:30    597s] (I)       Early Global Route kernel             100.00%  143.94 sec  145.57 sec  1.62 sec  2.31 sec 
[12/25 13:47:30    597s] (I)       +-Import and model                     47.92%  143.95 sec  144.72 sec  0.78 sec  0.78 sec 
[12/25 13:47:30    597s] (I)       | +-Create place DB                    33.05%  143.95 sec  144.48 sec  0.54 sec  0.53 sec 
[12/25 13:47:30    597s] (I)       | | +-Import place data                33.05%  143.95 sec  144.48 sec  0.54 sec  0.53 sec 
[12/25 13:47:30    597s] (I)       | | | +-Read instances and placement    9.93%  143.95 sec  144.11 sec  0.16 sec  0.16 sec 
[12/25 13:47:30    597s] (I)       | | | +-Read nets                      23.10%  144.11 sec  144.48 sec  0.37 sec  0.37 sec 
[12/25 13:47:30    597s] (I)       | +-Create route DB                    13.25%  144.48 sec  144.70 sec  0.22 sec  0.22 sec 
[12/25 13:47:30    597s] (I)       | | +-Import route data (4T)           13.19%  144.48 sec  144.70 sec  0.21 sec  0.22 sec 
[12/25 13:47:30    597s] (I)       | | | +-Read blockages ( Layer 2-6 )    1.91%  144.49 sec  144.52 sec  0.03 sec  0.03 sec 
[12/25 13:47:30    597s] (I)       | | | | +-Read routing blockages        0.00%  144.49 sec  144.49 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | | | +-Read instance blockages       1.60%  144.49 sec  144.51 sec  0.03 sec  0.03 sec 
[12/25 13:47:30    597s] (I)       | | | | +-Read PG blockages             0.28%  144.51 sec  144.52 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | | | +-Read clock blockages          0.00%  144.52 sec  144.52 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | | | +-Read other blockages          0.00%  144.52 sec  144.52 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | | | +-Read boundary cut boxes       0.00%  144.52 sec  144.52 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | | +-Read blackboxes                 0.00%  144.52 sec  144.52 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | | +-Read prerouted                  2.33%  144.52 sec  144.56 sec  0.04 sec  0.04 sec 
[12/25 13:47:30    597s] (I)       | | | +-Read unlegalized nets           1.86%  144.56 sec  144.59 sec  0.03 sec  0.03 sec 
[12/25 13:47:30    597s] (I)       | | | +-Read nets                       0.26%  144.59 sec  144.59 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | | +-Set up via pillars              0.00%  144.60 sec  144.60 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | | +-Initialize 3D grid graph        0.28%  144.60 sec  144.60 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | | +-Model blockage capacity         5.26%  144.60 sec  144.69 sec  0.09 sec  0.09 sec 
[12/25 13:47:30    597s] (I)       | | | | +-Initialize 3D capacity        5.03%  144.60 sec  144.69 sec  0.08 sec  0.08 sec 
[12/25 13:47:30    597s] (I)       | | | +-Move terms for access (4T)      0.41%  144.69 sec  144.70 sec  0.01 sec  0.01 sec 
[12/25 13:47:30    597s] (I)       | +-Read aux data                       0.00%  144.70 sec  144.70 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | +-Others data preparation             0.04%  144.70 sec  144.70 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | +-Create route kernel                 0.26%  144.70 sec  144.70 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       +-Global Routing                       24.94%  144.72 sec  145.13 sec  0.40 sec  0.66 sec 
[12/25 13:47:30    597s] (I)       | +-Initialization                      0.12%  144.72 sec  144.73 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | +-Net group 1                        16.28%  144.73 sec  144.99 sec  0.26 sec  0.45 sec 
[12/25 13:47:30    597s] (I)       | | +-Generate topology (4T)            3.93%  144.73 sec  144.79 sec  0.06 sec  0.23 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1a                          1.05%  144.80 sec  144.82 sec  0.02 sec  0.02 sec 
[12/25 13:47:30    597s] (I)       | | | +-Pattern routing (4T)            0.47%  144.81 sec  144.82 sec  0.01 sec  0.01 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1b                          0.74%  144.82 sec  144.83 sec  0.01 sec  0.01 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1c                          0.00%  144.83 sec  144.83 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1d                          0.00%  144.83 sec  144.83 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1e                          0.05%  144.83 sec  144.83 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | | +-Route legalization              0.00%  144.83 sec  144.83 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1f                          0.00%  144.83 sec  144.83 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1g                          3.62%  144.83 sec  144.89 sec  0.06 sec  0.06 sec 
[12/25 13:47:30    597s] (I)       | | | +-Post Routing                    3.61%  144.83 sec  144.89 sec  0.06 sec  0.06 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1h                          3.51%  144.90 sec  144.96 sec  0.06 sec  0.06 sec 
[12/25 13:47:30    597s] (I)       | | | +-Post Routing                    3.49%  144.90 sec  144.96 sec  0.06 sec  0.06 sec 
[12/25 13:47:30    597s] (I)       | | +-Layer assignment (4T)             1.72%  144.96 sec  144.99 sec  0.03 sec  0.05 sec 
[12/25 13:47:30    597s] (I)       | +-Net group 2                         3.95%  144.99 sec  145.05 sec  0.06 sec  0.12 sec 
[12/25 13:47:30    597s] (I)       | | +-Generate topology (4T)            1.13%  144.99 sec  145.01 sec  0.02 sec  0.07 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1a                          0.36%  145.02 sec  145.03 sec  0.01 sec  0.01 sec 
[12/25 13:47:30    597s] (I)       | | | +-Pattern routing (4T)            0.19%  145.03 sec  145.03 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1b                          0.23%  145.03 sec  145.03 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1c                          0.00%  145.03 sec  145.03 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1d                          0.00%  145.03 sec  145.03 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1e                          0.05%  145.03 sec  145.03 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | | +-Route legalization              0.00%  145.03 sec  145.03 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1f                          0.00%  145.03 sec  145.03 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1g                          0.90%  145.03 sec  145.05 sec  0.01 sec  0.01 sec 
[12/25 13:47:30    597s] (I)       | | | +-Post Routing                    0.90%  145.03 sec  145.05 sec  0.01 sec  0.01 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1h                          0.08%  145.05 sec  145.05 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | | +-Post Routing                    0.08%  145.05 sec  145.05 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Layer assignment (4T)             0.12%  145.05 sec  145.05 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | +-Net group 3                         3.78%  145.05 sec  145.11 sec  0.06 sec  0.07 sec 
[12/25 13:47:30    597s] (I)       | | +-Generate topology (4T)            0.03%  145.05 sec  145.05 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1a                          0.25%  145.07 sec  145.08 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | | +-Pattern routing (4T)            0.12%  145.07 sec  145.08 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | | +-Add via demand to 2D            0.09%  145.08 sec  145.08 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1b                          0.23%  145.08 sec  145.08 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1c                          0.00%  145.08 sec  145.08 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1d                          0.00%  145.08 sec  145.08 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1e                          0.05%  145.08 sec  145.08 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | | +-Route legalization              0.00%  145.08 sec  145.08 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1f                          0.00%  145.08 sec  145.08 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1g                          0.08%  145.08 sec  145.08 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | | +-Post Routing                    0.08%  145.08 sec  145.08 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Phase 1h                          0.08%  145.08 sec  145.09 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | | +-Post Routing                    0.07%  145.08 sec  145.09 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | | +-Layer assignment (4T)             1.13%  145.10 sec  145.11 sec  0.02 sec  0.03 sec 
[12/25 13:47:30    597s] (I)       +-Export 3D cong map                    1.73%  145.13 sec  145.16 sec  0.03 sec  0.03 sec 
[12/25 13:47:30    597s] (I)       | +-Export 2D cong map                  0.23%  145.15 sec  145.16 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       +-Extract Global 3D Wires               0.08%  145.16 sec  145.16 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       +-Track Assignment (4T)                 5.87%  145.16 sec  145.25 sec  0.10 sec  0.35 sec 
[12/25 13:47:30    597s] (I)       | +-Initialization                      0.00%  145.16 sec  145.16 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       | +-Track Assignment Kernel             5.85%  145.16 sec  145.25 sec  0.09 sec  0.35 sec 
[12/25 13:47:30    597s] (I)       | +-Free Memory                         0.00%  145.25 sec  145.25 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       +-Export                               18.99%  145.25 sec  145.56 sec  0.31 sec  0.49 sec 
[12/25 13:47:30    597s] (I)       | +-Export DB wires                     1.34%  145.25 sec  145.27 sec  0.02 sec  0.04 sec 
[12/25 13:47:30    597s] (I)       | | +-Export all nets (4T)              1.15%  145.25 sec  145.27 sec  0.02 sec  0.04 sec 
[12/25 13:47:30    597s] (I)       | | +-Set wire vias (4T)                0.12%  145.27 sec  145.27 sec  0.00 sec  0.01 sec 
[12/25 13:47:30    597s] (I)       | +-Report wirelength                  12.22%  145.27 sec  145.47 sec  0.20 sec  0.20 sec 
[12/25 13:47:30    597s] (I)       | +-Update net boxes                    5.41%  145.47 sec  145.56 sec  0.09 sec  0.25 sec 
[12/25 13:47:30    597s] (I)       | +-Update timing                       0.00%  145.56 sec  145.56 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)       +-Postprocess design                    0.03%  145.56 sec  145.56 sec  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)      ==================== Summary by functions =====================
[12/25 13:47:30    597s] (I)       Lv  Step                                %      Real       CPU 
[12/25 13:47:30    597s] (I)      ---------------------------------------------------------------
[12/25 13:47:30    597s] (I)        0  Early Global Route kernel     100.00%  1.62 sec  2.31 sec 
[12/25 13:47:30    597s] (I)        1  Import and model               47.92%  0.78 sec  0.78 sec 
[12/25 13:47:30    597s] (I)        1  Global Routing                 24.94%  0.40 sec  0.66 sec 
[12/25 13:47:30    597s] (I)        1  Export                         18.99%  0.31 sec  0.49 sec 
[12/25 13:47:30    597s] (I)        1  Track Assignment (4T)           5.87%  0.10 sec  0.35 sec 
[12/25 13:47:30    597s] (I)        1  Export 3D cong map              1.73%  0.03 sec  0.03 sec 
[12/25 13:47:30    597s] (I)        1  Extract Global 3D Wires         0.08%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        1  Postprocess design              0.03%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        2  Create place DB                33.05%  0.54 sec  0.53 sec 
[12/25 13:47:30    597s] (I)        2  Net group 1                    16.28%  0.26 sec  0.45 sec 
[12/25 13:47:30    597s] (I)        2  Create route DB                13.25%  0.22 sec  0.22 sec 
[12/25 13:47:30    597s] (I)        2  Report wirelength              12.22%  0.20 sec  0.20 sec 
[12/25 13:47:30    597s] (I)        2  Track Assignment Kernel         5.85%  0.09 sec  0.35 sec 
[12/25 13:47:30    597s] (I)        2  Update net boxes                5.41%  0.09 sec  0.25 sec 
[12/25 13:47:30    597s] (I)        2  Net group 2                     3.95%  0.06 sec  0.12 sec 
[12/25 13:47:30    597s] (I)        2  Net group 3                     3.78%  0.06 sec  0.07 sec 
[12/25 13:47:30    597s] (I)        2  Export DB wires                 1.34%  0.02 sec  0.04 sec 
[12/25 13:47:30    597s] (I)        2  Create route kernel             0.26%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        2  Export 2D cong map              0.23%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        2  Initialization                  0.12%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        2  Others data preparation         0.04%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        3  Import place data              33.05%  0.54 sec  0.53 sec 
[12/25 13:47:30    597s] (I)        3  Import route data (4T)         13.19%  0.21 sec  0.22 sec 
[12/25 13:47:30    597s] (I)        3  Generate topology (4T)          5.10%  0.08 sec  0.30 sec 
[12/25 13:47:30    597s] (I)        3  Phase 1g                        4.60%  0.07 sec  0.07 sec 
[12/25 13:47:30    597s] (I)        3  Phase 1h                        3.68%  0.06 sec  0.06 sec 
[12/25 13:47:30    597s] (I)        3  Layer assignment (4T)           2.96%  0.05 sec  0.08 sec 
[12/25 13:47:30    597s] (I)        3  Phase 1a                        1.66%  0.03 sec  0.03 sec 
[12/25 13:47:30    597s] (I)        3  Phase 1b                        1.21%  0.02 sec  0.02 sec 
[12/25 13:47:30    597s] (I)        3  Export all nets (4T)            1.15%  0.02 sec  0.04 sec 
[12/25 13:47:30    597s] (I)        3  Phase 1e                        0.16%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        3  Set wire vias (4T)              0.12%  0.00 sec  0.01 sec 
[12/25 13:47:30    597s] (I)        3  Phase 1c                        0.00%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        3  Phase 1f                        0.00%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        3  Phase 1d                        0.00%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        4  Read nets                      23.36%  0.38 sec  0.38 sec 
[12/25 13:47:30    597s] (I)        4  Read instances and placement    9.93%  0.16 sec  0.16 sec 
[12/25 13:47:30    597s] (I)        4  Post Routing                    8.22%  0.13 sec  0.13 sec 
[12/25 13:47:30    597s] (I)        4  Model blockage capacity         5.26%  0.09 sec  0.09 sec 
[12/25 13:47:30    597s] (I)        4  Read prerouted                  2.33%  0.04 sec  0.04 sec 
[12/25 13:47:30    597s] (I)        4  Read blockages ( Layer 2-6 )    1.91%  0.03 sec  0.03 sec 
[12/25 13:47:30    597s] (I)        4  Read unlegalized nets           1.86%  0.03 sec  0.03 sec 
[12/25 13:47:30    597s] (I)        4  Pattern routing (4T)            0.77%  0.01 sec  0.02 sec 
[12/25 13:47:30    597s] (I)        4  Move terms for access (4T)      0.41%  0.01 sec  0.01 sec 
[12/25 13:47:30    597s] (I)        4  Initialize 3D grid graph        0.28%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        4  Add via demand to 2D            0.09%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        4  Read blackboxes                 0.00%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        5  Initialize 3D capacity          5.03%  0.08 sec  0.08 sec 
[12/25 13:47:30    597s] (I)        5  Read instance blockages         1.60%  0.03 sec  0.03 sec 
[12/25 13:47:30    597s] (I)        5  Read PG blockages               0.28%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        5  Read clock blockages            0.00%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        5  Read other blockages            0.00%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/25 13:47:30    597s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/25 13:47:31    597s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/25 13:47:31    597s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/25 13:47:31    597s]       Early Global Route - eGR only step done. (took cpu=0:00:02.6 real=0:00:01.9)
[12/25 13:47:31    597s]     Routing using eGR only done.
[12/25 13:47:31    597s] Net route status summary:
[12/25 13:47:31    597s]   Clock:       358 (unrouted=0, trialRouted=0, noStatus=0, routed=358, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 13:47:31    597s]   Non-clock: 123709 (unrouted=5970, trialRouted=117739, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5967, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 13:47:31    597s] 
[12/25 13:47:31    597s] CCOPT: Done with clock implementation routing.
[12/25 13:47:31    597s] 
[12/25 13:47:31    597s]   Clock implementation routing done.
[12/25 13:47:31    597s]   Fixed 358 wires.
[12/25 13:47:31    597s]   CCOpt: Starting congestion repair using flow wrapper...
[12/25 13:47:31    597s]     Congestion Repair...
[12/25 13:47:31    597s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:09:57.9/0:04:56.4 (2.0), mem = 2764.6M
[12/25 13:47:31    597s] Info: Disable timing driven in postCTS congRepair.
[12/25 13:47:31    597s] 
[12/25 13:47:31    597s] Starting congRepair ...
[12/25 13:47:31    597s] User Input Parameters:
[12/25 13:47:31    597s] - Congestion Driven    : On
[12/25 13:47:31    597s] - Timing Driven        : Off
[12/25 13:47:31    597s] - Area-Violation Based : On
[12/25 13:47:31    597s] - Start Rollback Level : -5
[12/25 13:47:31    597s] - Legalized            : On
[12/25 13:47:31    597s] - Window Based         : Off
[12/25 13:47:31    597s] - eDen incr mode       : Off
[12/25 13:47:31    597s] - Small incr mode      : Off
[12/25 13:47:31    597s] 
[12/25 13:47:31    597s] Enhanced MH flow has been turned off for floorplan mode.
[12/25 13:47:31    597s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2764.6M, EPOCH TIME: 1671997651.348358
[12/25 13:47:31    597s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.032, REAL:0.032, MEM:2764.6M, EPOCH TIME: 1671997651.380153
[12/25 13:47:31    597s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2764.6M, EPOCH TIME: 1671997651.380300
[12/25 13:47:31    597s] Starting Early Global Route congestion estimation: mem = 2764.6M
[12/25 13:47:31    597s] (I)      ==================== Layers =====================
[12/25 13:47:31    597s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:47:31    597s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 13:47:31    597s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:47:31    597s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 13:47:31    597s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 13:47:31    597s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 13:47:31    597s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 13:47:31    597s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 13:47:31    597s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 13:47:31    597s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 13:47:31    597s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 13:47:31    597s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 13:47:31    597s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 13:47:31    597s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 13:47:31    597s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 13:47:31    597s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 13:47:31    597s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 13:47:31    597s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 13:47:31    597s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 13:47:31    597s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 13:47:31    597s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:47:31    597s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 13:47:31    597s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 13:47:31    597s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 13:47:31    597s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 13:47:31    597s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 13:47:31    597s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:47:31    597s] (I)      Started Import and model ( Curr Mem: 2764.58 MB )
[12/25 13:47:31    597s] (I)      Default power domain name = toplevel_498
[12/25 13:47:31    597s] .== Non-default Options ==
[12/25 13:47:31    598s] (I)      Maximum routing layer                              : 6
[12/25 13:47:31    598s] (I)      Number of threads                                  : 4
[12/25 13:47:31    598s] (I)      Use non-blocking free Dbs wires                    : false
[12/25 13:47:31    598s] (I)      Method to set GCell size                           : row
[12/25 13:47:31    598s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/25 13:47:31    598s] (I)      Use row-based GCell size
[12/25 13:47:31    598s] (I)      Use row-based GCell align
[12/25 13:47:31    598s] (I)      layer 0 area = 168000
[12/25 13:47:31    598s] (I)      layer 1 area = 208000
[12/25 13:47:31    598s] (I)      layer 2 area = 208000
[12/25 13:47:31    598s] (I)      layer 3 area = 208000
[12/25 13:47:31    598s] (I)      layer 4 area = 208000
[12/25 13:47:31    598s] (I)      layer 5 area = 208000
[12/25 13:47:31    598s] (I)      GCell unit size   : 4000
[12/25 13:47:31    598s] (I)      GCell multiplier  : 1
[12/25 13:47:31    598s] (I)      GCell row height  : 4000
[12/25 13:47:31    598s] (I)      Actual row height : 4000
[12/25 13:47:31    598s] (I)      GCell align ref   : 0 0
[12/25 13:47:31    598s] [NR-eGR] Track table information for default rule: 
[12/25 13:47:31    598s] [NR-eGR] M1 has no routable track
[12/25 13:47:31    598s] [NR-eGR] M2 has single uniform track structure
[12/25 13:47:31    598s] [NR-eGR] M3 has single uniform track structure
[12/25 13:47:31    598s] [NR-eGR] M4 has single uniform track structure
[12/25 13:47:31    598s] [NR-eGR] M5 has single uniform track structure
[12/25 13:47:31    598s] [NR-eGR] M6 has single uniform track structure
[12/25 13:47:31    598s] (I)      =============== Default via ================
[12/25 13:47:31    598s] (I)      +---+------------------+-------------------+
[12/25 13:47:31    598s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/25 13:47:31    598s] (I)      +---+------------------+-------------------+
[12/25 13:47:31    598s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/25 13:47:31    598s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/25 13:47:31    598s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/25 13:47:31    598s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/25 13:47:31    598s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/25 13:47:31    598s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/25 13:47:31    598s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/25 13:47:31    598s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/25 13:47:31    598s] (I)      +---+------------------+-------------------+
[12/25 13:47:31    598s] [NR-eGR] Read 16854 PG shapes
[12/25 13:47:31    598s] [NR-eGR] Read 0 clock shapes
[12/25 13:47:31    598s] [NR-eGR] Read 0 other shapes
[12/25 13:47:31    598s] [NR-eGR] #Routing Blockages  : 0
[12/25 13:47:31    598s] [NR-eGR] #Instance Blockages : 0
[12/25 13:47:31    598s] [NR-eGR] #PG Blockages       : 16854
[12/25 13:47:31    598s] [NR-eGR] #Halo Blockages     : 0
[12/25 13:47:31    598s] [NR-eGR] #Boundary Blockages : 0
[12/25 13:47:31    598s] [NR-eGR] #Clock Blockages    : 0
[12/25 13:47:31    598s] [NR-eGR] #Other Blockages    : 0
[12/25 13:47:31    598s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/25 13:47:31    598s] [NR-eGR] Num Prerouted Nets = 358  Num Prerouted Wires = 76512
[12/25 13:47:32    598s] [NR-eGR] Read 118100 nets ( ignored 358 )
[12/25 13:47:32    598s] (I)      early_global_route_priority property id does not exist.
[12/25 13:47:32    598s] (I)      Read Num Blocks=16854  Num Prerouted Wires=76512  Num CS=0
[12/25 13:47:32    598s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 44747
[12/25 13:47:32    598s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 28288
[12/25 13:47:32    598s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 3460
[12/25 13:47:32    598s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 17
[12/25 13:47:32    598s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/25 13:47:32    598s] (I)      Number of ignored nets                =    358
[12/25 13:47:32    598s] (I)      Number of connected nets              =      0
[12/25 13:47:32    598s] (I)      Number of fixed nets                  =    358.  Ignored: Yes
[12/25 13:47:32    598s] (I)      Number of clock nets                  =    358.  Ignored: No
[12/25 13:47:32    598s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/25 13:47:32    598s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/25 13:47:32    598s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/25 13:47:32    598s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/25 13:47:32    598s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/25 13:47:32    598s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/25 13:47:32    598s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/25 13:47:32    598s] (I)      Ndr track 0 does not exist
[12/25 13:47:32    598s] (I)      Ndr track 0 does not exist
[12/25 13:47:32    598s] (I)      ---------------------Grid Graph Info--------------------
[12/25 13:47:32    598s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/25 13:47:32    598s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/25 13:47:32    598s] (I)      Site width          :   400  (dbu)
[12/25 13:47:32    598s] (I)      Row height          :  4000  (dbu)
[12/25 13:47:32    598s] (I)      GCell row height    :  4000  (dbu)
[12/25 13:47:32    598s] (I)      GCell width         :  4000  (dbu)
[12/25 13:47:32    598s] (I)      GCell height        :  4000  (dbu)
[12/25 13:47:32    598s] (I)      Grid                :   400   400     6
[12/25 13:47:32    598s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/25 13:47:32    598s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/25 13:47:32    598s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/25 13:47:32    598s] (I)      Default wire width  :   180   200   200   200   200   200
[12/25 13:47:32    598s] (I)      Default wire space  :   180   200   200   200   200   200
[12/25 13:47:32    598s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/25 13:47:32    598s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/25 13:47:32    598s] (I)      First track coord   :     0   200   200   200   200   200
[12/25 13:47:32    598s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/25 13:47:32    598s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/25 13:47:32    598s] (I)      Num of masks        :     1     1     1     1     1     1
[12/25 13:47:32    598s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/25 13:47:32    598s] (I)      --------------------------------------------------------
[12/25 13:47:32    598s] 
[12/25 13:47:32    598s] [NR-eGR] ============ Routing rule table ============
[12/25 13:47:32    598s] [NR-eGR] Rule id: 0  Nets: 0
[12/25 13:47:32    598s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/25 13:47:32    598s] (I)                    Layer    2    3    4    5    6 
[12/25 13:47:32    598s] (I)                    Pitch  800  800  800  800  800 
[12/25 13:47:32    598s] (I)             #Used tracks    2    2    2    2    2 
[12/25 13:47:32    598s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:47:32    598s] [NR-eGR] Rule id: 1  Nets: 117742
[12/25 13:47:32    598s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/25 13:47:32    598s] (I)                    Layer    2    3    4    5    6 
[12/25 13:47:32    598s] (I)                    Pitch  400  400  400  400  400 
[12/25 13:47:32    598s] (I)             #Used tracks    1    1    1    1    1 
[12/25 13:47:32    598s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:47:32    598s] [NR-eGR] ========================================
[12/25 13:47:32    598s] [NR-eGR] 
[12/25 13:47:32    598s] (I)      =============== Blocked Tracks ===============
[12/25 13:47:32    598s] (I)      +-------+---------+----------+---------------+
[12/25 13:47:32    598s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/25 13:47:32    598s] (I)      +-------+---------+----------+---------------+
[12/25 13:47:32    598s] (I)      |     1 |       0 |        0 |         0.00% |
[12/25 13:47:32    598s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/25 13:47:32    598s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/25 13:47:32    598s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/25 13:47:32    598s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/25 13:47:32    598s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/25 13:47:32    598s] (I)      +-------+---------+----------+---------------+
[12/25 13:47:32    598s] (I)      Finished Import and model ( CPU: 0.84 sec, Real: 0.84 sec, Curr Mem: 2798.85 MB )
[12/25 13:47:32    598s] (I)      Reset routing kernel
[12/25 13:47:32    598s] (I)      Started Global Routing ( Curr Mem: 2798.85 MB )
[12/25 13:47:32    598s] (I)      totalPins=427726  totalGlobalPin=415767 (97.20%)
[12/25 13:47:32    598s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/25 13:47:32    598s] [NR-eGR] Layer group 1: route 117742 net(s) in layer range [2, 6]
[12/25 13:47:32    598s] (I)      
[12/25 13:47:32    598s] (I)      ============  Phase 1a Route ============
[12/25 13:47:32    599s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/25 13:47:32    599s] (I)      Usage: 1350612 = (697818 H, 652794 V) = (22.13% H, 13.66% V) = (1.396e+06um H, 1.306e+06um V)
[12/25 13:47:32    599s] (I)      
[12/25 13:47:32    599s] (I)      ============  Phase 1b Route ============
[12/25 13:47:33    600s] (I)      Usage: 1350663 = (697820 H, 652843 V) = (22.13% H, 13.66% V) = (1.396e+06um H, 1.306e+06um V)
[12/25 13:47:33    600s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.701326e+06um
[12/25 13:47:33    600s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/25 13:47:33    600s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/25 13:47:33    600s] (I)      
[12/25 13:47:33    600s] (I)      ============  Phase 1c Route ============
[12/25 13:47:33    600s] (I)      Level2 Grid: 80 x 80
[12/25 13:47:33    600s] (I)      Usage: 1350663 = (697820 H, 652843 V) = (22.13% H, 13.66% V) = (1.396e+06um H, 1.306e+06um V)
[12/25 13:47:33    600s] (I)      
[12/25 13:47:33    600s] (I)      ============  Phase 1d Route ============
[12/25 13:47:33    600s] (I)      Usage: 1350686 = (697825 H, 652861 V) = (22.13% H, 13.66% V) = (1.396e+06um H, 1.306e+06um V)
[12/25 13:47:33    600s] (I)      
[12/25 13:47:33    600s] (I)      ============  Phase 1e Route ============
[12/25 13:47:33    600s] (I)      Usage: 1350686 = (697825 H, 652861 V) = (22.13% H, 13.66% V) = (1.396e+06um H, 1.306e+06um V)
[12/25 13:47:33    600s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.701372e+06um
[12/25 13:47:33    600s] (I)      
[12/25 13:47:33    600s] (I)      ============  Phase 1l Route ============
[12/25 13:47:33    601s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/25 13:47:33    601s] (I)      Layer  2:    1586783    618317        37           0     1596000    ( 0.00%) 
[12/25 13:47:33    601s] (I)      Layer  3:    1586081    627488        39           0     1596000    ( 0.00%) 
[12/25 13:47:33    601s] (I)      Layer  4:    1586783    299627         0           0     1596000    ( 0.00%) 
[12/25 13:47:33    601s] (I)      Layer  5:    1564328    191529       147           0     1596000    ( 0.00%) 
[12/25 13:47:33    601s] (I)      Layer  6:    1596000     32387         0           0     1596000    ( 0.00%) 
[12/25 13:47:33    601s] (I)      Total:       7919975   1769348       223           0     7980000    ( 0.00%) 
[12/25 13:47:33    601s] (I)      
[12/25 13:47:33    601s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/25 13:47:33    601s] [NR-eGR]                        OverCon           OverCon            
[12/25 13:47:33    601s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/25 13:47:33    601s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[12/25 13:47:33    601s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:47:33    601s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:47:33    601s] [NR-eGR]      M2 ( 2)        35( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/25 13:47:33    601s] [NR-eGR]      M3 ( 3)        35( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/25 13:47:33    601s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:47:33    601s] [NR-eGR]      M5 ( 5)       100( 0.06%)         9( 0.01%)   ( 0.07%) 
[12/25 13:47:33    601s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:47:33    601s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:47:33    601s] [NR-eGR]        Total       170( 0.02%)         9( 0.00%)   ( 0.02%) 
[12/25 13:47:33    601s] [NR-eGR] 
[12/25 13:47:33    601s] (I)      Finished Global Routing ( CPU: 2.44 sec, Real: 1.57 sec, Curr Mem: 2864.85 MB )
[12/25 13:47:33    601s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/25 13:47:33    601s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/25 13:47:33    601s] Early Global Route congestion estimation runtime: 2.45 seconds, mem = 2864.8M
[12/25 13:47:33    601s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:3.311, REAL:2.446, MEM:2864.8M, EPOCH TIME: 1671997653.825884
[12/25 13:47:33    601s] OPERPROF: Starting HotSpotCal at level 1, MEM:2864.8M, EPOCH TIME: 1671997653.825920
[12/25 13:47:33    601s] [hotspot] +------------+---------------+---------------+
[12/25 13:47:33    601s] [hotspot] |            |   max hotspot | total hotspot |
[12/25 13:47:33    601s] [hotspot] +------------+---------------+---------------+
[12/25 13:47:33    601s] [hotspot] | normalized |          0.00 |          0.00 |
[12/25 13:47:33    601s] [hotspot] +------------+---------------+---------------+
[12/25 13:47:33    601s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/25 13:47:33    601s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/25 13:47:33    601s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.023, REAL:0.020, MEM:2864.8M, EPOCH TIME: 1671997653.845582
[12/25 13:47:33    601s] Skipped repairing congestion.
[12/25 13:47:33    601s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2864.8M, EPOCH TIME: 1671997653.845671
[12/25 13:47:33    601s] Starting Early Global Route wiring: mem = 2864.8M
[12/25 13:47:34    601s] (I)      ============= Track Assignment ============
[12/25 13:47:34    601s] (I)      Started Track Assignment (4T) ( Curr Mem: 2864.85 MB )
[12/25 13:47:34    601s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/25 13:47:34    601s] (I)      Run Multi-thread track assignment
[12/25 13:47:34    603s] (I)      Finished Track Assignment (4T) ( CPU: 2.19 sec, Real: 0.61 sec, Curr Mem: 2931.97 MB )
[12/25 13:47:34    603s] (I)      Started Export ( Curr Mem: 2931.97 MB )
[12/25 13:47:35    604s] [NR-eGR]             Length (um)     Vias 
[12/25 13:47:35    604s] [NR-eGR] ---------------------------------
[12/25 13:47:35    604s] [NR-eGR]  M1  (1H)             0   459034 
[12/25 13:47:35    604s] [NR-eGR]  M2  (2V)        867630   667115 
[12/25 13:47:35    604s] [NR-eGR]  M3  (3H)       1105809    87613 
[12/25 13:47:35    604s] [NR-eGR]  M4  (4V)        515421    33175 
[12/25 13:47:35    604s] [NR-eGR]  M5  (5H)        383252     3000 
[12/25 13:47:35    604s] [NR-eGR]  M6  (6V)         64929        0 
[12/25 13:47:35    604s] [NR-eGR]  M7  (7H)             0        0 
[12/25 13:47:35    604s] [NR-eGR]  M8  (8V)             0        0 
[12/25 13:47:35    604s] [NR-eGR]  M9  (9H)             0        0 
[12/25 13:47:35    604s] [NR-eGR] ---------------------------------
[12/25 13:47:35    604s] [NR-eGR]      Total      2937041  1249937 
[12/25 13:47:35    604s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:47:35    604s] [NR-eGR] Total half perimeter of net bounding box: 2215631um
[12/25 13:47:35    604s] [NR-eGR] Total length: 2937041um, number of vias: 1249937
[12/25 13:47:35    604s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:47:35    604s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/25 13:47:35    604s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:47:35    604s] (I)      Finished Export ( CPU: 1.17 sec, Real: 0.55 sec, Curr Mem: 2931.97 MB )
[12/25 13:47:35    604s] Early Global Route wiring runtime: 1.40 seconds, mem = 2932.0M
[12/25 13:47:35    604s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:3.584, REAL:1.395, MEM:2932.0M, EPOCH TIME: 1671997655.240913
[12/25 13:47:35    604s] Tdgp not successfully inited but do clear! skip clearing
[12/25 13:47:35    604s] End of congRepair (cpu=0:00:07.0, real=0:00:04.0)
[12/25 13:47:35    604s] *** IncrReplace #1 [finish] : cpu/real = 0:00:07.0/0:00:04.0 (1.8), totSession cpu/real = 0:10:04.9/0:05:00.3 (2.0), mem = 2932.0M
[12/25 13:47:35    604s] 
[12/25 13:47:35    604s] =============================================================================================
[12/25 13:47:35    604s]  Step TAT Report for IncrReplace #1                                             21.10-p004_1
[12/25 13:47:35    604s] =============================================================================================
[12/25 13:47:35    604s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:47:35    604s] ---------------------------------------------------------------------------------------------
[12/25 13:47:35    604s] [ MISC                   ]          0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:07.0    1.8
[12/25 13:47:35    604s] ---------------------------------------------------------------------------------------------
[12/25 13:47:35    604s]  IncrReplace #1 TOTAL               0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:07.0    1.8
[12/25 13:47:35    604s] ---------------------------------------------------------------------------------------------
[12/25 13:47:35    604s] 
[12/25 13:47:35    604s]     Congestion Repair done. (took cpu=0:00:07.0 real=0:00:04.0)
[12/25 13:47:35    604s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/25 13:47:35    604s] OPERPROF: Starting DPlace-Init at level 1, MEM:2932.0M, EPOCH TIME: 1671997655.350471
[12/25 13:47:35    604s] z: 2, totalTracks: 1
[12/25 13:47:35    604s] z: 4, totalTracks: 1
[12/25 13:47:35    604s] z: 6, totalTracks: 1
[12/25 13:47:35    604s] z: 8, totalTracks: 1
[12/25 13:47:35    605s] All LLGs are deleted
[12/25 13:47:35    605s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2932.0M, EPOCH TIME: 1671997655.410109
[12/25 13:47:35    605s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2932.0M, EPOCH TIME: 1671997655.410895
[12/25 13:47:35    605s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2932.0M, EPOCH TIME: 1671997655.454371
[12/25 13:47:35    605s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2932.0M, EPOCH TIME: 1671997655.458485
[12/25 13:47:35    605s] Core basic site is TSMC65ADV10TSITE
[12/25 13:47:35    605s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2932.0M, EPOCH TIME: 1671997655.463465
[12/25 13:47:35    605s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.004, MEM:2932.0M, EPOCH TIME: 1671997655.467110
[12/25 13:47:35    605s] Fast DP-INIT is on for default
[12/25 13:47:35    605s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.052, REAL:0.039, MEM:2932.0M, EPOCH TIME: 1671997655.497573
[12/25 13:47:35    605s] 
[12/25 13:47:35    605s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:47:35    605s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.168, MEM:2932.0M, EPOCH TIME: 1671997655.622487
[12/25 13:47:35    605s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2932.0MB).
[12/25 13:47:35    605s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.298, MEM:2932.0M, EPOCH TIME: 1671997655.648877
[12/25 13:47:35    605s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:11.0 real=0:00:07.3)
[12/25 13:47:35    605s]   Leaving CCOpt scope - extractRC...
[12/25 13:47:35    605s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/25 13:47:35    605s] Extraction called for design 'toplevel_498' of instances=126901 and nets=124067 using extraction engine 'preRoute' .
[12/25 13:47:35    605s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/25 13:47:35    605s] Type 'man IMPEXT-3530' for more detail.
[12/25 13:47:35    605s] PreRoute RC Extraction called for design toplevel_498.
[12/25 13:47:35    605s] RC Extraction called in multi-corner(1) mode.
[12/25 13:47:35    605s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/25 13:47:35    605s] Type 'man IMPEXT-6197' for more detail.
[12/25 13:47:35    605s] RCMode: PreRoute
[12/25 13:47:35    605s]       RC Corner Indexes            0   
[12/25 13:47:35    605s] Capacitance Scaling Factor   : 1.00000 
[12/25 13:47:35    605s] Resistance Scaling Factor    : 1.00000 
[12/25 13:47:35    605s] Clock Cap. Scaling Factor    : 1.00000 
[12/25 13:47:35    605s] Clock Res. Scaling Factor    : 1.00000 
[12/25 13:47:35    605s] Shrink Factor                : 1.00000
[12/25 13:47:35    605s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/25 13:47:35    605s] LayerId::1 widthSet size::1
[12/25 13:47:35    605s] LayerId::2 widthSet size::1
[12/25 13:47:35    605s] LayerId::3 widthSet size::1
[12/25 13:47:35    605s] LayerId::4 widthSet size::1
[12/25 13:47:35    605s] LayerId::5 widthSet size::1
[12/25 13:47:35    605s] LayerId::6 widthSet size::1
[12/25 13:47:35    605s] LayerId::7 widthSet size::1
[12/25 13:47:35    605s] LayerId::8 widthSet size::1
[12/25 13:47:35    605s] LayerId::9 widthSet size::1
[12/25 13:47:35    605s] Updating RC grid for preRoute extraction ...
[12/25 13:47:35    605s] eee: pegSigSF::1.070000
[12/25 13:47:35    605s] Initializing multi-corner resistance tables ...
[12/25 13:47:35    605s] eee: l::1 avDens::0.107317 usedTrk::17600.000000 availTrk::164000.000000 sigTrk::17600.000000
[12/25 13:47:35    605s] eee: l::2 avDens::0.271304 usedTrk::43381.493792 availTrk::159900.000000 sigTrk::43381.493792
[12/25 13:47:35    605s] eee: l::3 avDens::0.345565 usedTrk::55290.438998 availTrk::160000.000000 sigTrk::55290.438998
[12/25 13:47:35    605s] eee: l::4 avDens::0.161675 usedTrk::25771.055735 availTrk::159400.000000 sigTrk::25771.055735
[12/25 13:47:35    605s] eee: l::5 avDens::0.124511 usedTrk::19187.189996 availTrk::154100.000000 sigTrk::19187.189996
[12/25 13:47:35    605s] eee: l::6 avDens::0.043171 usedTrk::3246.454751 availTrk::75200.000000 sigTrk::3246.454751
[12/25 13:47:35    605s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:47:35    605s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:47:35    605s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:47:35    605s] {RT default_rc_corner 0 6 6 0}
[12/25 13:47:36    605s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274100 ; uaWl: 1.000000 ; uaWlH: 0.330917 ; aWlH: 0.000000 ; Pmax: 0.852200 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/25 13:47:36    606s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2931.973M)
[12/25 13:47:36    606s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/25 13:47:36    606s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/25 13:47:36    606s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/25 13:47:36    606s] End AAE Lib Interpolated Model. (MEM=2931.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:47:36    607s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.3)
[12/25 13:47:37    607s]   Clock DAG stats after clustering cong repair call:
[12/25 13:47:37    607s]     cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/25 13:47:37    607s]     misc counts      : r=4, pp=2
[12/25 13:47:37    607s]     cell areas       : b=3677.200um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3760.000um^2
[12/25 13:47:37    607s]     cell capacitance : b=2.334pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.494pF
[12/25 13:47:37    607s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:47:37    607s]     wire capacitance : top=0.000pF, trunk=1.456pF, leaf=12.850pF, total=14.306pF
[12/25 13:47:37    607s]     wire lengths     : top=0.000um, trunk=12832.998um, leaf=114500.819um, total=127333.817um
[12/25 13:47:37    607s]     hp wire lengths  : top=0.000um, trunk=8330.600um, leaf=28509.700um, total=36840.300um
[12/25 13:47:37    607s]   Clock DAG net violations after clustering cong repair call:
[12/25 13:47:37    607s]     Remaining Transition : {count=3, worst=[0.013ns, 0.007ns, 0.003ns]} avg=0.008ns sd=0.005ns sum=0.023ns
[12/25 13:47:37    607s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/25 13:47:37    607s]     Trunk : target=0.118ns count=41 avg=0.062ns sd=0.031ns min=0.000ns max=0.131ns {22 <= 0.071ns, 16 <= 0.094ns, 0 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 1 <= 0.130ns, 1 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/25 13:47:37    607s]     Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.012ns min=0.017ns max=0.095ns {27 <= 0.071ns, 291 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:47:37    607s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/25 13:47:37    607s]      Bufs: BUFX16MA10TR: 57 FRICGX11BA10TR: 290 
[12/25 13:47:37    607s]      Invs: INVX16BA10TR: 2 
[12/25 13:47:37    607s]     NICGs: AND2X11MA10TR: 1 
[12/25 13:47:37    607s]    Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/25 13:47:37    607s]   Clock DAG hash after clustering cong repair call: 9731317806039843611 9133127243711318051
[12/25 13:47:37    607s]   Clock DAG hash after clustering cong repair call: 9731317806039843611 9133127243711318051
[12/25 13:47:37    608s]   Primary reporting skew groups after clustering cong repair call:
[12/25 13:47:37    608s]     skew_group my_clk/mode: insertion delay [min=0.216, max=0.558, avg=0.509, sd=0.027], skew [0.342 vs 0.058*], 72.4% {0.474, 0.532} (wid=0.119 ws=0.066) (gid=0.455 gs=0.292)
[12/25 13:47:38    608s]         min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/25 13:47:38    608s]         max path sink: vproc_top_genblk4_vcache/way1/lines_reg_6__211_/CK
[12/25 13:47:38    608s]   Skew group summary after clustering cong repair call:
[12/25 13:47:38    608s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.207, max=0.246, avg=0.233, sd=0.020], skew [0.039 vs 0.058], 100% {0.207, 0.246} (wid=0.053 ws=0.001) (gid=0.193 gs=0.039)
[12/25 13:47:38    608s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.246, max=0.246, avg=0.246, sd=0.000], skew [0.000 vs 0.058], 100% {0.246, 0.246} (wid=0.053 ws=0.000) (gid=0.193 gs=0.000)
[12/25 13:47:38    608s]     skew_group my_clk/mode: insertion delay [min=0.216, max=0.558, avg=0.509, sd=0.027], skew [0.342 vs 0.058*], 72.4% {0.474, 0.532} (wid=0.119 ws=0.066) (gid=0.455 gs=0.292)
[12/25 13:47:38    608s]   CongRepair After Initial Clustering done. (took cpu=0:00:14.5 real=0:00:10.2)
[12/25 13:47:38    608s]   Stage::Clustering done. (took cpu=0:00:36.9 real=0:00:23.7)
[12/25 13:47:38    608s]   Stage::DRV Fixing...
[12/25 13:47:38    608s]   Fixing clock tree slew time and max cap violations...
[12/25 13:47:38    608s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 9731317806039843611 9133127243711318051
[12/25 13:47:38    608s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/25 13:47:38    608s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/25 13:47:38    608s]       cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/25 13:47:38    608s]       misc counts      : r=4, pp=2
[12/25 13:47:38    608s]       cell areas       : b=3676.000um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3758.800um^2
[12/25 13:47:38    608s]       cell capacitance : b=2.330pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.490pF
[12/25 13:47:38    608s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:47:38    608s]       wire capacitance : top=0.000pF, trunk=1.456pF, leaf=12.850pF, total=14.307pF
[12/25 13:47:38    608s]       wire lengths     : top=0.000um, trunk=12835.398um, leaf=114500.919um, total=127336.317um
[12/25 13:47:38    608s]       hp wire lengths  : top=0.000um, trunk=8330.600um, leaf=28509.700um, total=36840.300um
[12/25 13:47:38    608s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/25 13:47:38    608s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/25 13:47:38    608s]       Trunk : target=0.118ns count=41 avg=0.061ns sd=0.029ns min=0.000ns max=0.115ns {22 <= 0.071ns, 16 <= 0.094ns, 1 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
[12/25 13:47:38    608s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.012ns min=0.017ns max=0.095ns {27 <= 0.071ns, 291 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:47:38    608s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/25 13:47:38    608s]        Bufs: BUFX16MA10TR: 54 FRICGX13BA10TR: 3 FRICGX11BA10TR: 290 
[12/25 13:47:38    608s]        Invs: INVX16BA10TR: 2 
[12/25 13:47:38    608s]       NICGs: AND2X11MA10TR: 1 
[12/25 13:47:38    608s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/25 13:47:38    609s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 1248137764341649311 15186457252423980387
[12/25 13:47:38    609s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 1248137764341649311 15186457252423980387
[12/25 13:47:39    609s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/25 13:47:39    609s]       skew_group my_clk/mode: insertion delay [min=0.216, max=0.558], skew [0.342 vs 0.058*]
[12/25 13:47:39    609s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/25 13:47:39    609s]           max path sink: vproc_top_genblk4_vcache/way1/lines_reg_6__211_/CK
[12/25 13:47:39    609s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/25 13:47:39    609s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.207, max=0.246], skew [0.039 vs 0.058]
[12/25 13:47:39    609s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.246, max=0.246], skew [0.000 vs 0.058]
[12/25 13:47:39    609s]       skew_group my_clk/mode: insertion delay [min=0.216, max=0.558], skew [0.342 vs 0.058*]
[12/25 13:47:39    609s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:47:39    609s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/25 13:47:39    609s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/25 13:47:39    609s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 1248137764341649311 15186457252423980387
[12/25 13:47:39    609s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/25 13:47:39    609s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/25 13:47:39    609s]       cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/25 13:47:39    609s]       misc counts      : r=4, pp=2
[12/25 13:47:39    609s]       cell areas       : b=3676.000um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3758.800um^2
[12/25 13:47:39    609s]       cell capacitance : b=2.330pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.490pF
[12/25 13:47:39    609s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:47:39    609s]       wire capacitance : top=0.000pF, trunk=1.456pF, leaf=12.850pF, total=14.307pF
[12/25 13:47:39    609s]       wire lengths     : top=0.000um, trunk=12835.398um, leaf=114500.919um, total=127336.317um
[12/25 13:47:39    609s]       hp wire lengths  : top=0.000um, trunk=8330.600um, leaf=28509.700um, total=36840.300um
[12/25 13:47:39    609s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/25 13:47:39    609s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/25 13:47:39    609s]       Trunk : target=0.118ns count=41 avg=0.061ns sd=0.029ns min=0.000ns max=0.115ns {22 <= 0.071ns, 16 <= 0.094ns, 1 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
[12/25 13:47:39    609s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.012ns min=0.017ns max=0.095ns {27 <= 0.071ns, 291 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:47:39    609s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/25 13:47:39    609s]        Bufs: BUFX16MA10TR: 54 FRICGX13BA10TR: 3 FRICGX11BA10TR: 290 
[12/25 13:47:39    609s]        Invs: INVX16BA10TR: 2 
[12/25 13:47:39    609s]       NICGs: AND2X11MA10TR: 1 
[12/25 13:47:39    609s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/25 13:47:39    609s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 1248137764341649311 15186457252423980387
[12/25 13:47:39    609s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 1248137764341649311 15186457252423980387
[12/25 13:47:39    610s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/25 13:47:39    610s]       skew_group my_clk/mode: insertion delay [min=0.216, max=0.558, avg=0.509, sd=0.027], skew [0.342 vs 0.058*], 72.4% {0.474, 0.532} (wid=0.119 ws=0.066) (gid=0.455 gs=0.292)
[12/25 13:47:39    610s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_0_/CK
[12/25 13:47:39    610s]           max path sink: vproc_top_genblk4_vcache/way1/lines_reg_6__211_/CK
[12/25 13:47:39    610s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/25 13:47:39    610s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.207, max=0.246, avg=0.233, sd=0.020], skew [0.039 vs 0.058], 100% {0.207, 0.246} (wid=0.053 ws=0.001) (gid=0.193 gs=0.039)
[12/25 13:47:39    610s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.246, max=0.246, avg=0.246, sd=0.000], skew [0.000 vs 0.058], 100% {0.246, 0.246} (wid=0.053 ws=0.000) (gid=0.193 gs=0.000)
[12/25 13:47:40    610s]       skew_group my_clk/mode: insertion delay [min=0.216, max=0.558, avg=0.509, sd=0.027], skew [0.342 vs 0.058*], 72.4% {0.474, 0.532} (wid=0.119 ws=0.066) (gid=0.455 gs=0.292)
[12/25 13:47:40    610s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:47:40    610s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/25 13:47:40    610s]   Stage::DRV Fixing done. (took cpu=0:00:01.8 real=0:00:01.8)
[12/25 13:47:40    610s]   Stage::Insertion Delay Reduction...
[12/25 13:47:40    610s]   Removing unnecessary root buffering...
[12/25 13:47:40    610s]     Clock DAG hash before 'Removing unnecessary root buffering': 1248137764341649311 15186457252423980387
[12/25 13:47:40    610s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/25 13:47:40    610s]       cell counts      : b=344, i=2, icg=0, nicg=1, l=4, total=351
[12/25 13:47:40    610s]       misc counts      : r=4, pp=2
[12/25 13:47:40    610s]       cell areas       : b=3640.400um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3723.200um^2
[12/25 13:47:40    610s]       cell capacitance : b=2.304pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.464pF
[12/25 13:47:40    610s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:47:40    610s]       wire capacitance : top=0.000pF, trunk=1.511pF, leaf=13.014pF, total=14.525pF
[12/25 13:47:40    610s]       wire lengths     : top=0.000um, trunk=13335.398um, leaf=115952.620um, total=129288.018um
[12/25 13:47:40    610s]       hp wire lengths  : top=0.000um, trunk=8401.200um, leaf=29967.000um, total=38368.200um
[12/25 13:47:40    610s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/25 13:47:40    610s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/25 13:47:40    610s]       Trunk : target=0.118ns count=38 avg=0.068ns sd=0.030ns min=0.000ns max=0.117ns {17 <= 0.071ns, 15 <= 0.094ns, 1 <= 0.106ns, 2 <= 0.112ns, 3 <= 0.118ns}
[12/25 13:47:40    610s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.011ns min=0.018ns max=0.116ns {25 <= 0.071ns, 291 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:47:40    610s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/25 13:47:40    610s]        Bufs: BUFX16MA10TR: 51 FRICGX13BA10TR: 2 FRICGX11BA10TR: 291 
[12/25 13:47:40    610s]        Invs: INVX16BA10TR: 2 
[12/25 13:47:40    610s]       NICGs: AND2X11MA10TR: 1 
[12/25 13:47:40    610s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/25 13:47:40    610s]     Clock DAG hash after 'Removing unnecessary root buffering': 15651980565919249054 14085313162341935562
[12/25 13:47:40    611s]     Clock DAG hash after 'Removing unnecessary root buffering': 15651980565919249054 14085313162341935562
[12/25 13:47:40    611s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/25 13:47:40    611s]       skew_group my_clk/mode: insertion delay [min=0.164, max=0.515], skew [0.351 vs 0.058*]
[12/25 13:47:40    611s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_21_/CK
[12/25 13:47:40    611s]           max path sink: vproc_top_genblk4_vcache/way1/lines_reg_6__211_/CK
[12/25 13:47:40    611s]     Skew group summary after 'Removing unnecessary root buffering':
[12/25 13:47:40    611s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.123, max=0.213], skew [0.090 vs 0.058*]
[12/25 13:47:40    611s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.213, max=0.213], skew [0.000 vs 0.058]
[12/25 13:47:40    611s]       skew_group my_clk/mode: insertion delay [min=0.164, max=0.515], skew [0.351 vs 0.058*]
[12/25 13:47:40    611s]     Legalizer API calls during this step: 74 succeeded with high effort: 74 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:47:40    611s]   Removing unnecessary root buffering done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/25 13:47:40    611s]   Removing unconstrained drivers...
[12/25 13:47:40    611s]     Clock DAG hash before 'Removing unconstrained drivers': 15651980565919249054 14085313162341935562
[12/25 13:47:41    611s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/25 13:47:41    611s]       cell counts      : b=344, i=2, icg=0, nicg=1, l=4, total=351
[12/25 13:47:41    611s]       misc counts      : r=4, pp=2
[12/25 13:47:41    611s]       cell areas       : b=3640.400um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3723.200um^2
[12/25 13:47:41    611s]       cell capacitance : b=2.304pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.464pF
[12/25 13:47:41    611s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:47:41    611s]       wire capacitance : top=0.000pF, trunk=1.511pF, leaf=13.014pF, total=14.525pF
[12/25 13:47:41    611s]       wire lengths     : top=0.000um, trunk=13335.398um, leaf=115952.620um, total=129288.018um
[12/25 13:47:41    611s]       hp wire lengths  : top=0.000um, trunk=8401.200um, leaf=29967.000um, total=38368.200um
[12/25 13:47:41    611s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/25 13:47:41    611s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/25 13:47:41    611s]       Trunk : target=0.118ns count=38 avg=0.068ns sd=0.030ns min=0.000ns max=0.117ns {17 <= 0.071ns, 15 <= 0.094ns, 1 <= 0.106ns, 2 <= 0.112ns, 3 <= 0.118ns}
[12/25 13:47:41    611s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.011ns min=0.018ns max=0.116ns {25 <= 0.071ns, 291 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:47:41    611s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/25 13:47:41    611s]        Bufs: BUFX16MA10TR: 51 FRICGX13BA10TR: 2 FRICGX11BA10TR: 291 
[12/25 13:47:41    611s]        Invs: INVX16BA10TR: 2 
[12/25 13:47:41    611s]       NICGs: AND2X11MA10TR: 1 
[12/25 13:47:41    611s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/25 13:47:41    611s]     Clock DAG hash after 'Removing unconstrained drivers': 15651980565919249054 14085313162341935562
[12/25 13:47:41    611s]     Clock DAG hash after 'Removing unconstrained drivers': 15651980565919249054 14085313162341935562
[12/25 13:47:41    611s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/25 13:47:41    611s]       skew_group my_clk/mode: insertion delay [min=0.164, max=0.515], skew [0.351 vs 0.058*]
[12/25 13:47:41    611s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_21_/CK
[12/25 13:47:41    611s]           max path sink: vproc_top_genblk4_vcache/way1/lines_reg_6__211_/CK
[12/25 13:47:41    611s]     Skew group summary after 'Removing unconstrained drivers':
[12/25 13:47:41    611s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.123, max=0.213], skew [0.090 vs 0.058*]
[12/25 13:47:41    611s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.213, max=0.213], skew [0.000 vs 0.058]
[12/25 13:47:41    611s]       skew_group my_clk/mode: insertion delay [min=0.164, max=0.515], skew [0.351 vs 0.058*]
[12/25 13:47:41    611s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:47:41    611s]   Removing unconstrained drivers done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/25 13:47:41    611s]   Reducing insertion delay 1...
[12/25 13:47:41    611s]     Clock DAG hash before 'Reducing insertion delay 1': 15651980565919249054 14085313162341935562
[12/25 13:47:41    612s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/25 13:47:41    612s]       cell counts      : b=344, i=2, icg=0, nicg=1, l=4, total=351
[12/25 13:47:41    612s]       misc counts      : r=4, pp=2
[12/25 13:47:41    612s]       cell areas       : b=3640.400um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3723.200um^2
[12/25 13:47:41    612s]       cell capacitance : b=2.304pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.464pF
[12/25 13:47:41    612s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:47:41    612s]       wire capacitance : top=0.000pF, trunk=1.511pF, leaf=13.014pF, total=14.525pF
[12/25 13:47:41    612s]       wire lengths     : top=0.000um, trunk=13335.398um, leaf=115952.620um, total=129288.018um
[12/25 13:47:41    612s]       hp wire lengths  : top=0.000um, trunk=8401.200um, leaf=29967.000um, total=38368.200um
[12/25 13:47:41    612s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/25 13:47:41    612s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/25 13:47:41    612s]       Trunk : target=0.118ns count=38 avg=0.068ns sd=0.030ns min=0.000ns max=0.117ns {17 <= 0.071ns, 15 <= 0.094ns, 1 <= 0.106ns, 2 <= 0.112ns, 3 <= 0.118ns}
[12/25 13:47:41    612s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.011ns min=0.018ns max=0.116ns {25 <= 0.071ns, 291 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:47:41    612s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/25 13:47:41    612s]        Bufs: BUFX16MA10TR: 51 FRICGX13BA10TR: 2 FRICGX11BA10TR: 291 
[12/25 13:47:41    612s]        Invs: INVX16BA10TR: 2 
[12/25 13:47:41    612s]       NICGs: AND2X11MA10TR: 1 
[12/25 13:47:41    612s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/25 13:47:41    612s]     Clock DAG hash after 'Reducing insertion delay 1': 15651980565919249054 14085313162341935562
[12/25 13:47:41    612s]     Clock DAG hash after 'Reducing insertion delay 1': 15651980565919249054 14085313162341935562
[12/25 13:47:41    612s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/25 13:47:41    612s]       skew_group my_clk/mode: insertion delay [min=0.164, max=0.515], skew [0.351 vs 0.058*]
[12/25 13:47:41    612s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_21_/CK
[12/25 13:47:41    612s]           max path sink: vproc_top_genblk4_vcache/way1/lines_reg_6__211_/CK
[12/25 13:47:41    612s]     Skew group summary after 'Reducing insertion delay 1':
[12/25 13:47:41    612s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.123, max=0.213], skew [0.090 vs 0.058*]
[12/25 13:47:41    612s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.213, max=0.213], skew [0.000 vs 0.058]
[12/25 13:47:41    612s]       skew_group my_clk/mode: insertion delay [min=0.164, max=0.515], skew [0.351 vs 0.058*]
[12/25 13:47:41    612s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:47:41    612s]   Reducing insertion delay 1 done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/25 13:47:41    612s]   Removing longest path buffering...
[12/25 13:47:42    612s]     Clock DAG hash before 'Removing longest path buffering': 15651980565919249054 14085313162341935562
[12/25 13:47:42    613s]     Clock DAG stats after 'Removing longest path buffering':
[12/25 13:47:42    613s]       cell counts      : b=344, i=2, icg=0, nicg=1, l=4, total=351
[12/25 13:47:42    613s]       misc counts      : r=4, pp=2
[12/25 13:47:42    613s]       cell areas       : b=3640.400um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3723.200um^2
[12/25 13:47:42    613s]       cell capacitance : b=2.304pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.464pF
[12/25 13:47:42    613s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:47:42    613s]       wire capacitance : top=0.000pF, trunk=1.511pF, leaf=13.014pF, total=14.525pF
[12/25 13:47:42    613s]       wire lengths     : top=0.000um, trunk=13335.398um, leaf=115952.620um, total=129288.018um
[12/25 13:47:42    613s]       hp wire lengths  : top=0.000um, trunk=8401.200um, leaf=29967.000um, total=38368.200um
[12/25 13:47:42    613s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/25 13:47:42    613s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/25 13:47:42    613s]       Trunk : target=0.118ns count=38 avg=0.068ns sd=0.030ns min=0.000ns max=0.117ns {17 <= 0.071ns, 15 <= 0.094ns, 1 <= 0.106ns, 2 <= 0.112ns, 3 <= 0.118ns}
[12/25 13:47:42    613s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.011ns min=0.018ns max=0.116ns {25 <= 0.071ns, 291 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:47:42    613s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/25 13:47:42    613s]        Bufs: BUFX16MA10TR: 51 FRICGX13BA10TR: 2 FRICGX11BA10TR: 291 
[12/25 13:47:42    613s]        Invs: INVX16BA10TR: 2 
[12/25 13:47:42    613s]       NICGs: AND2X11MA10TR: 1 
[12/25 13:47:42    613s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/25 13:47:43    613s]     Clock DAG hash after 'Removing longest path buffering': 15651980565919249054 14085313162341935562
[12/25 13:47:43    613s]     Clock DAG hash after 'Removing longest path buffering': 15651980565919249054 14085313162341935562
[12/25 13:47:43    613s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/25 13:47:43    613s]       skew_group my_clk/mode: insertion delay [min=0.164, max=0.515], skew [0.351 vs 0.058*]
[12/25 13:47:43    613s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_21_/CK
[12/25 13:47:43    613s]           max path sink: vproc_top_genblk4_vcache/way1/lines_reg_6__211_/CK
[12/25 13:47:43    613s]     Skew group summary after 'Removing longest path buffering':
[12/25 13:47:43    613s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.123, max=0.213], skew [0.090 vs 0.058*]
[12/25 13:47:43    613s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.213, max=0.213], skew [0.000 vs 0.058]
[12/25 13:47:43    613s]       skew_group my_clk/mode: insertion delay [min=0.164, max=0.515], skew [0.351 vs 0.058*]
[12/25 13:47:43    613s]     Legalizer API calls during this step: 96 succeeded with high effort: 96 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:47:43    613s]   Removing longest path buffering done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/25 13:47:43    613s]   Reducing insertion delay 2...
[12/25 13:47:43    613s]     Clock DAG hash before 'Reducing insertion delay 2': 15651980565919249054 14085313162341935562
[12/25 13:47:46    616s]     Path optimization required 884 stage delay updates 
[12/25 13:47:46    616s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/25 13:47:46    616s]       cell counts      : b=344, i=2, icg=0, nicg=1, l=4, total=351
[12/25 13:47:46    616s]       misc counts      : r=4, pp=2
[12/25 13:47:46    616s]       cell areas       : b=3641.600um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3724.400um^2
[12/25 13:47:46    616s]       cell capacitance : b=2.306pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.466pF
[12/25 13:47:46    616s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:47:46    616s]       wire capacitance : top=0.000pF, trunk=1.515pF, leaf=13.017pF, total=14.532pF
[12/25 13:47:46    616s]       wire lengths     : top=0.000um, trunk=13380.398um, leaf=115981.420um, total=129361.818um
[12/25 13:47:46    616s]       hp wire lengths  : top=0.000um, trunk=8452.100um, leaf=30001.400um, total=38453.500um
[12/25 13:47:46    616s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/25 13:47:46    616s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/25 13:47:46    616s]       Trunk : target=0.118ns count=38 avg=0.068ns sd=0.030ns min=0.000ns max=0.116ns {17 <= 0.071ns, 15 <= 0.094ns, 1 <= 0.106ns, 4 <= 0.112ns, 1 <= 0.118ns}
[12/25 13:47:46    616s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.011ns min=0.018ns max=0.116ns {26 <= 0.071ns, 290 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:47:46    616s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/25 13:47:46    616s]        Bufs: BUFX16MA10TR: 52 FRICGX13BA10TR: 2 FRICGX11BA10TR: 290 
[12/25 13:47:46    616s]        Invs: INVX16BA10TR: 2 
[12/25 13:47:46    616s]       NICGs: AND2X11MA10TR: 1 
[12/25 13:47:46    616s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/25 13:47:46    616s]     Clock DAG hash after 'Reducing insertion delay 2': 1308262227942408032 9408022889994030160
[12/25 13:47:46    616s]     Clock DAG hash after 'Reducing insertion delay 2': 1308262227942408032 9408022889994030160
[12/25 13:47:46    616s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/25 13:47:46    616s]       skew_group my_clk/mode: insertion delay [min=0.163, max=0.490, avg=0.435, sd=0.030], skew [0.327 vs 0.058*], 66.9% {0.413, 0.470} (wid=0.132 ws=0.065) (gid=0.365 gs=0.300)
[12/25 13:47:46    616s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_23_/CK
[12/25 13:47:46    616s]           max path sink: vproc_top_genblk4_vcache/way1/lines_reg_7__21_/CK
[12/25 13:47:46    616s]     Skew group summary after 'Reducing insertion delay 2':
[12/25 13:47:46    616s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.124, max=0.207, avg=0.179, sd=0.042], skew [0.083 vs 0.058*], 66.7% {0.206, 0.207} (wid=0.084 ws=0.017) (gid=0.123 gs=0.066)
[12/25 13:47:46    616s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.206, max=0.207, avg=0.207, sd=0.000], skew [0.001 vs 0.058], 100% {0.206, 0.207} (wid=0.084 ws=0.000) (gid=0.123 gs=0.001)
[12/25 13:47:46    617s]       skew_group my_clk/mode: insertion delay [min=0.163, max=0.490, avg=0.435, sd=0.030], skew [0.327 vs 0.058*], 66.9% {0.413, 0.470} (wid=0.132 ws=0.065) (gid=0.365 gs=0.300)
[12/25 13:47:46    617s]     Legalizer API calls during this step: 411 succeeded with high effort: 411 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:47:46    617s]   Reducing insertion delay 2 done. (took cpu=0:00:03.7 real=0:00:03.7)
[12/25 13:47:46    617s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:06.8 real=0:00:06.8)
[12/25 13:47:46    617s]   CCOpt::Phase::Construction done. (took cpu=0:00:45.5 real=0:00:32.4)
[12/25 13:47:46    617s]   CCOpt::Phase::Implementation...
[12/25 13:47:46    617s]   Stage::Reducing Power...
[12/25 13:47:46    617s]   Improving clock tree routing...
[12/25 13:47:46    617s]     Clock DAG hash before 'Improving clock tree routing': 1308262227942408032 9408022889994030160
[12/25 13:47:46    617s]     Iteration 1...
[12/25 13:47:47    617s]     Iteration 1 done.
[12/25 13:47:47    617s]     Clock DAG stats after 'Improving clock tree routing':
[12/25 13:47:47    617s]       cell counts      : b=344, i=2, icg=0, nicg=1, l=4, total=351
[12/25 13:47:47    617s]       misc counts      : r=4, pp=2
[12/25 13:47:47    617s]       cell areas       : b=3641.600um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3724.400um^2
[12/25 13:47:47    617s]       cell capacitance : b=2.306pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.466pF
[12/25 13:47:47    617s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:47:47    617s]       wire capacitance : top=0.000pF, trunk=1.513pF, leaf=13.017pF, total=14.530pF
[12/25 13:47:47    617s]       wire lengths     : top=0.000um, trunk=13356.798um, leaf=115981.420um, total=129338.218um
[12/25 13:47:47    617s]       hp wire lengths  : top=0.000um, trunk=8481.100um, leaf=30001.400um, total=38482.500um
[12/25 13:47:47    617s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/25 13:47:47    617s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/25 13:47:47    617s]       Trunk : target=0.118ns count=38 avg=0.068ns sd=0.030ns min=0.000ns max=0.116ns {17 <= 0.071ns, 15 <= 0.094ns, 1 <= 0.106ns, 4 <= 0.112ns, 1 <= 0.118ns}
[12/25 13:47:47    617s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.011ns min=0.018ns max=0.116ns {26 <= 0.071ns, 290 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:47:47    617s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/25 13:47:47    617s]        Bufs: BUFX16MA10TR: 52 FRICGX13BA10TR: 2 FRICGX11BA10TR: 290 
[12/25 13:47:47    617s]        Invs: INVX16BA10TR: 2 
[12/25 13:47:47    617s]       NICGs: AND2X11MA10TR: 1 
[12/25 13:47:47    617s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/25 13:47:47    617s]     Clock DAG hash after 'Improving clock tree routing': 2403943940494023165 2455040618198004781
[12/25 13:47:47    617s]     Clock DAG hash after 'Improving clock tree routing': 2403943940494023165 2455040618198004781
[12/25 13:47:47    617s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/25 13:47:47    617s]       skew_group my_clk/mode: insertion delay [min=0.163, max=0.490], skew [0.327 vs 0.058*]
[12/25 13:47:47    617s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_23_/CK
[12/25 13:47:47    617s]           max path sink: vproc_top_genblk4_vcache/way1/lines_reg_7__21_/CK
[12/25 13:47:47    617s]     Skew group summary after 'Improving clock tree routing':
[12/25 13:47:47    617s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.124, max=0.207], skew [0.083 vs 0.058*]
[12/25 13:47:47    617s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.206, max=0.207], skew [0.001 vs 0.058]
[12/25 13:47:47    617s]       skew_group my_clk/mode: insertion delay [min=0.163, max=0.490], skew [0.327 vs 0.058*]
[12/25 13:47:47    617s]     Legalizer API calls during this step: 113 succeeded with high effort: 113 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:47:47    617s]   Improving clock tree routing done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/25 13:47:47    617s]   Reducing clock tree power 1...
[12/25 13:47:47    618s]     Clock DAG hash before 'Reducing clock tree power 1': 2403943940494023165 2455040618198004781
[12/25 13:47:47    618s]     Resizing gates: 
[12/25 13:47:47    618s]     Legalizer releasing space for clock trees
[12/25 13:47:47    618s]     .[12/25 13:47:47    618s] 
[12/25 13:47:47    618s] Accumulated time to calculate placeable region: 0.00279
[12/25 13:47:47    618s] Accumulated time to calculate placeable region: 0.00285
[12/25 13:47:48    618s] Accumulated time to calculate placeable region: 0.0029
[12/25 13:47:48    618s] Accumulated time to calculate placeable region: 0.00296
[12/25 13:47:48    618s] Accumulated time to calculate placeable region: 0.003
    ..20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/25 13:47:49    622s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:47:49    622s]     100% 
[12/25 13:47:49    622s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/25 13:47:49    622s]       cell counts      : b=344, i=2, icg=0, nicg=1, l=4, total=351
[12/25 13:47:49    622s]       misc counts      : r=4, pp=2
[12/25 13:47:49    622s]       cell areas       : b=3593.600um^2, i=4.400um^2, icg=0.000um^2, nicg=9.200um^2, l=26.800um^2, total=3634.000um^2
[12/25 13:47:49    622s]       cell capacitance : b=2.253pF, i=0.010pF, icg=0.000pF, nicg=0.006pF, l=0.039pF, total=2.307pF
[12/25 13:47:49    622s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:47:49    622s]       wire capacitance : top=0.000pF, trunk=1.514pF, leaf=13.018pF, total=14.532pF
[12/25 13:47:49    622s]       wire lengths     : top=0.000um, trunk=13361.398um, leaf=115987.820um, total=129349.218um
[12/25 13:47:49    622s]       hp wire lengths  : top=0.000um, trunk=8481.100um, leaf=30001.400um, total=38482.500um
[12/25 13:47:49    622s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[12/25 13:47:49    622s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/25 13:47:49    622s]       Trunk : target=0.118ns count=38 avg=0.076ns sd=0.031ns min=0.000ns max=0.111ns {13 <= 0.071ns, 10 <= 0.094ns, 11 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:47:49    622s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.010ns min=0.020ns max=0.116ns {23 <= 0.071ns, 292 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 3 <= 0.118ns}
[12/25 13:47:49    622s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/25 13:47:49    622s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 5 
[12/25 13:47:49    622s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/25 13:47:49    622s]       NICGs: AND2X8MA10TR: 1 
[12/25 13:47:49    622s]      Logics: BUFZX8MA10TR: 1 NAND2X3AA10TR: 1 NOR2X4MA10TR: 1 NOR2X3MA10TR: 1 
[12/25 13:47:49    622s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 14301386741551223346 10660628803841022286
[12/25 13:47:49    622s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 14301386741551223346 10660628803841022286
[12/25 13:47:49    622s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/25 13:47:49    622s]       skew_group my_clk/mode: insertion delay [min=0.158, max=0.484], skew [0.325 vs 0.058*]
[12/25 13:47:49    622s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_23_/CK
[12/25 13:47:49    622s]           max path sink: vproc_top_u_core_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26_/CK
[12/25 13:47:49    622s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/25 13:47:49    622s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.124, max=0.205], skew [0.082 vs 0.058*]
[12/25 13:47:49    622s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.205, max=0.205], skew [0.001 vs 0.058]
[12/25 13:47:49    622s]       skew_group my_clk/mode: insertion delay [min=0.158, max=0.484], skew [0.325 vs 0.058*]
[12/25 13:47:49    622s]     Resizing gates: 
[12/25 13:47:49    622s]     Legalizer releasing space for clock trees
[12/25 13:47:49    622s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/25 13:47:50    626s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:47:50    626s]     100% 
[12/25 13:47:51    626s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[12/25 13:47:51    626s]       cell counts      : b=344, i=2, icg=0, nicg=1, l=4, total=351
[12/25 13:47:51    626s]       misc counts      : r=4, pp=2
[12/25 13:47:51    626s]       cell areas       : b=3593.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=24.400um^2, total=3630.800um^2
[12/25 13:47:51    626s]       cell capacitance : b=2.253pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.031pF, total=2.296pF
[12/25 13:47:51    626s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:47:51    626s]       wire capacitance : top=0.000pF, trunk=1.514pF, leaf=13.018pF, total=14.532pF
[12/25 13:47:51    626s]       wire lengths     : top=0.000um, trunk=13361.398um, leaf=115989.420um, total=129350.818um
[12/25 13:47:51    626s]       hp wire lengths  : top=0.000um, trunk=8481.100um, leaf=30001.400um, total=38482.500um
[12/25 13:47:51    626s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[12/25 13:47:51    626s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[12/25 13:47:51    626s]       Trunk : target=0.118ns count=38 avg=0.076ns sd=0.031ns min=0.000ns max=0.111ns {13 <= 0.071ns, 10 <= 0.094ns, 11 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:47:51    626s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.020ns max=0.116ns {20 <= 0.071ns, 292 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 3 <= 0.118ns}
[12/25 13:47:51    626s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[12/25 13:47:51    626s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 5 
[12/25 13:47:51    626s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:47:51    626s]       NICGs: AND2X8MA10TR: 1 
[12/25 13:47:51    626s]      Logics: BUFZX8MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X2MA10TR: 1 
[12/25 13:47:51    626s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 1781677271979021681 4130585076463232553
[12/25 13:47:51    626s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 1781677271979021681 4130585076463232553
[12/25 13:47:51    626s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[12/25 13:47:51    626s]       skew_group my_clk/mode: insertion delay [min=0.158, max=0.484], skew [0.325 vs 0.058*]
[12/25 13:47:51    626s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_23_/CK
[12/25 13:47:51    626s]           max path sink: vproc_top_u_core_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26_/CK
[12/25 13:47:51    626s]     Skew group summary after reducing clock tree power 1 iteration 2:
[12/25 13:47:51    626s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.124, max=0.205], skew [0.082 vs 0.058*]
[12/25 13:47:51    626s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.205, max=0.205], skew [0.001 vs 0.058]
[12/25 13:47:51    626s]       skew_group my_clk/mode: insertion delay [min=0.158, max=0.484], skew [0.325 vs 0.058*]
[12/25 13:47:51    626s]     Resizing gates: 
[12/25 13:47:51    626s]     Legalizer releasing space for clock trees
[12/25 13:47:51    626s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/25 13:47:52    629s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:47:52    629s]     100% 
[12/25 13:47:52    630s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/25 13:47:52    630s]       cell counts      : b=344, i=2, icg=0, nicg=1, l=4, total=351
[12/25 13:47:52    630s]       misc counts      : r=4, pp=2
[12/25 13:47:52    630s]       cell areas       : b=3593.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=24.400um^2, total=3630.800um^2
[12/25 13:47:52    630s]       cell capacitance : b=2.253pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.030pF, total=2.295pF
[12/25 13:47:52    630s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:47:52    630s]       wire capacitance : top=0.000pF, trunk=1.514pF, leaf=13.018pF, total=14.532pF
[12/25 13:47:52    630s]       wire lengths     : top=0.000um, trunk=13361.398um, leaf=115989.220um, total=129350.618um
[12/25 13:47:52    630s]       hp wire lengths  : top=0.000um, trunk=8481.100um, leaf=30001.400um, total=38482.500um
[12/25 13:47:52    630s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/25 13:47:52    630s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/25 13:47:52    630s]       Trunk : target=0.118ns count=38 avg=0.076ns sd=0.031ns min=0.000ns max=0.111ns {13 <= 0.071ns, 10 <= 0.094ns, 11 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:47:52    630s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.020ns max=0.116ns {20 <= 0.071ns, 291 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 3 <= 0.118ns}
[12/25 13:47:52    630s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/25 13:47:52    630s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 5 
[12/25 13:47:52    630s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:47:52    630s]       NICGs: AND2X8MA10TR: 1 
[12/25 13:47:52    630s]      Logics: BUFZX8MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
[12/25 13:47:52    630s]     Clock DAG hash after 'Reducing clock tree power 1': 14045775881457335329 9466753352119113689
[12/25 13:47:53    630s]     Clock DAG hash after 'Reducing clock tree power 1': 14045775881457335329 9466753352119113689
[12/25 13:47:53    630s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/25 13:47:53    630s]       skew_group my_clk/mode: insertion delay [min=0.158, max=0.484], skew [0.325 vs 0.058*]
[12/25 13:47:53    630s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_23_/CK
[12/25 13:47:53    630s]           max path sink: vproc_top_u_core_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26_/CK
[12/25 13:47:53    630s]     Skew group summary after 'Reducing clock tree power 1':
[12/25 13:47:53    630s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.124, max=0.205], skew [0.082 vs 0.058*]
[12/25 13:47:53    630s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.205, max=0.205], skew [0.001 vs 0.058]
[12/25 13:47:53    630s]       skew_group my_clk/mode: insertion delay [min=0.158, max=0.484], skew [0.325 vs 0.058*]
[12/25 13:47:53    630s]     Legalizer API calls during this step: 2379 succeeded with high effort: 2379 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:47:53    630s]   Reducing clock tree power 1 done. (took cpu=0:00:12.5 real=0:00:05.3)
[12/25 13:47:53    630s]   Reducing clock tree power 2...
[12/25 13:47:53    630s]     Clock DAG hash before 'Reducing clock tree power 2': 14045775881457335329 9466753352119113689
[12/25 13:47:53    630s]     Path optimization required 62 stage delay updates 
[12/25 13:47:53    631s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/25 13:47:53    631s]       cell counts      : b=344, i=2, icg=0, nicg=1, l=4, total=351
[12/25 13:47:53    631s]       misc counts      : r=4, pp=2
[12/25 13:47:53    631s]       cell areas       : b=3593.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=24.400um^2, total=3630.800um^2
[12/25 13:47:53    631s]       cell capacitance : b=2.253pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.030pF, total=2.295pF
[12/25 13:47:53    631s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:47:53    631s]       wire capacitance : top=0.000pF, trunk=1.514pF, leaf=13.018pF, total=14.532pF
[12/25 13:47:53    631s]       wire lengths     : top=0.000um, trunk=13361.398um, leaf=115989.220um, total=129350.618um
[12/25 13:47:53    631s]       hp wire lengths  : top=0.000um, trunk=8481.100um, leaf=30001.400um, total=38482.500um
[12/25 13:47:53    631s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/25 13:47:53    631s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/25 13:47:53    631s]       Trunk : target=0.118ns count=38 avg=0.076ns sd=0.031ns min=0.000ns max=0.111ns {13 <= 0.071ns, 10 <= 0.094ns, 11 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:47:53    631s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.020ns max=0.116ns {20 <= 0.071ns, 291 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 3 <= 0.118ns}
[12/25 13:47:53    631s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/25 13:47:53    631s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 5 
[12/25 13:47:53    631s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:47:53    631s]       NICGs: AND2X8MA10TR: 1 
[12/25 13:47:53    631s]      Logics: BUFZX8MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
[12/25 13:47:53    631s]     Clock DAG hash after 'Reducing clock tree power 2': 14045775881457335329 9466753352119113689
[12/25 13:47:53    631s]     Clock DAG hash after 'Reducing clock tree power 2': 14045775881457335329 9466753352119113689
[12/25 13:47:54    631s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/25 13:47:54    631s]       skew_group my_clk/mode: insertion delay [min=0.158, max=0.484, avg=0.466, sd=0.014], skew [0.325 vs 0.058*], 99.9% {0.435, 0.484} (wid=0.129 ws=0.065) (gid=0.384 gs=0.321)
[12/25 13:47:54    631s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_23_/CK
[12/25 13:47:54    631s]           max path sink: vproc_top_u_core_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26_/CK
[12/25 13:47:54    631s]     Skew group summary after 'Reducing clock tree power 2':
[12/25 13:47:54    631s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.124, max=0.205, avg=0.178, sd=0.041], skew [0.082 vs 0.058*], 66.7% {0.205, 0.205} (wid=0.083 ws=0.017) (gid=0.122 gs=0.065)
[12/25 13:47:54    631s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.205, max=0.205, avg=0.205, sd=0.000], skew [0.001 vs 0.058], 100% {0.205, 0.205} (wid=0.083 ws=0.000) (gid=0.122 gs=0.001)
[12/25 13:47:54    631s]       skew_group my_clk/mode: insertion delay [min=0.158, max=0.484, avg=0.466, sd=0.014], skew [0.325 vs 0.058*], 99.9% {0.435, 0.484} (wid=0.129 ws=0.065) (gid=0.384 gs=0.321)
[12/25 13:47:54    631s]     Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:47:54    631s]   Reducing clock tree power 2 done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/25 13:47:54    631s]   Stage::Reducing Power done. (took cpu=0:00:14.5 real=0:00:07.4)
[12/25 13:47:54    631s]   Stage::Balancing...
[12/25 13:47:54    631s]   Approximately balancing fragments step...
[12/25 13:47:54    631s]     Clock DAG hash before 'Approximately balancing fragments step': 14045775881457335329 9466753352119113689
[12/25 13:47:54    631s]     Resolve constraints - Approximately balancing fragments...
[12/25 13:47:54    631s]     Resolving skew group constraints...
[12/25 13:47:55    632s]       Solving LP: 3 skew groups; 23 fragments, 36 fraglets and 37 vertices; 113 variables and 339 constraints; tolerance 1
[12/25 13:47:56    634s]     Resolving skew group constraints done.
[12/25 13:47:56    634s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:02.4 real=0:00:02.4)
[12/25 13:47:56    634s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/25 13:47:57    634s]     Trial balancer estimated the amount of delay to be added in balancing: 0.292ns
[12/25 13:47:57    634s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/25 13:47:57    634s]     Approximately balancing fragments...
[12/25 13:47:57    634s]       Moving gates to improve sub-tree skew...
[12/25 13:47:57    635s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 14045775881457335329 9466753352119113689
[12/25 13:47:57    635s]         Tried: 359 Succeeded: 0
[12/25 13:47:57    635s]         Topology Tried: 0 Succeeded: 0
[12/25 13:47:57    635s]         0 Succeeded with SS ratio
[12/25 13:47:57    635s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/25 13:47:57    635s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/25 13:47:58    635s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/25 13:47:58    635s]           cell counts      : b=344, i=2, icg=0, nicg=1, l=4, total=351
[12/25 13:47:58    635s]           misc counts      : r=4, pp=2
[12/25 13:47:58    635s]           cell areas       : b=3593.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=24.400um^2, total=3630.800um^2
[12/25 13:47:58    635s]           cell capacitance : b=2.253pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.030pF, total=2.295pF
[12/25 13:47:58    635s]           sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:47:58    635s]           wire capacitance : top=0.000pF, trunk=1.514pF, leaf=13.018pF, total=14.532pF
[12/25 13:47:58    635s]           wire lengths     : top=0.000um, trunk=13361.398um, leaf=115989.220um, total=129350.618um
[12/25 13:47:58    635s]           hp wire lengths  : top=0.000um, trunk=8481.100um, leaf=30001.400um, total=38482.500um
[12/25 13:47:58    635s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/25 13:47:58    635s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/25 13:47:58    635s]           Trunk : target=0.118ns count=38 avg=0.076ns sd=0.031ns min=0.000ns max=0.111ns {13 <= 0.071ns, 10 <= 0.094ns, 11 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:47:58    635s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.020ns max=0.116ns {20 <= 0.071ns, 291 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 3 <= 0.118ns}
[12/25 13:47:58    635s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/25 13:47:58    635s]            Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 5 
[12/25 13:47:58    635s]            Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:47:58    635s]           NICGs: AND2X8MA10TR: 1 
[12/25 13:47:58    635s]          Logics: BUFZX8MA10TR: 1 NOR2X4MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
[12/25 13:47:58    635s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 14045775881457335329 9466753352119113689
[12/25 13:47:58    635s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 14045775881457335329 9466753352119113689
[12/25 13:47:58    635s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:47:58    635s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/25 13:47:58    635s]       Approximately balancing fragments bottom up...
[12/25 13:47:58    635s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 14045775881457335329 9466753352119113689
[12/25 13:47:58    635s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/25 13:48:00    637s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/25 13:48:00    637s]           cell counts      : b=344, i=2, icg=0, nicg=1, l=4, total=351
[12/25 13:48:00    637s]           misc counts      : r=4, pp=2
[12/25 13:48:00    637s]           cell areas       : b=3586.400um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=22.400um^2, total=3621.600um^2
[12/25 13:48:00    637s]           cell capacitance : b=2.247pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.024pF, total=2.283pF
[12/25 13:48:00    637s]           sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:00    637s]           wire capacitance : top=0.000pF, trunk=1.514pF, leaf=13.019pF, total=14.532pF
[12/25 13:48:00    637s]           wire lengths     : top=0.000um, trunk=13361.198um, leaf=115992.620um, total=129353.818um
[12/25 13:48:00    637s]           hp wire lengths  : top=0.000um, trunk=8481.100um, leaf=30001.400um, total=38482.500um
[12/25 13:48:00    637s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/25 13:48:00    637s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/25 13:48:00    637s]           Trunk : target=0.118ns count=38 avg=0.076ns sd=0.032ns min=0.000ns max=0.108ns {12 <= 0.071ns, 10 <= 0.094ns, 12 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:00    637s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.022ns max=0.116ns {20 <= 0.071ns, 292 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 3 <= 0.118ns}
[12/25 13:48:00    637s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/25 13:48:00    637s]            Bufs: BUFX16MA10TR: 32 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 6 
[12/25 13:48:00    637s]            Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:00    637s]           NICGs: AND2X8MA10TR: 1 
[12/25 13:48:00    637s]          Logics: BUFZX8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/25 13:48:00    637s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 5105048805919294084 5101827015529605320
[12/25 13:48:00    637s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 5105048805919294084 5101827015529605320
[12/25 13:48:00    637s]         Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:00    637s]       Approximately balancing fragments bottom up done. (took cpu=0:00:02.3 real=0:00:02.3)
[12/25 13:48:00    637s]       Approximately balancing fragments, wire and cell delays...
[12/25 13:48:00    637s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/25 13:48:01    639s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/25 13:48:01    639s]           cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:48:01    639s]           misc counts      : r=4, pp=2
[12/25 13:48:01    639s]           cell areas       : b=3611.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=22.400um^2, total=3646.400um^2
[12/25 13:48:01    639s]           cell capacitance : b=2.263pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.024pF, total=2.300pF
[12/25 13:48:01    639s]           sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:01    639s]           wire capacitance : top=0.000pF, trunk=1.633pF, leaf=13.002pF, total=14.636pF
[12/25 13:48:01    639s]           wire lengths     : top=0.000um, trunk=14410.798um, leaf=115833.620um, total=130244.418um
[12/25 13:48:01    639s]           hp wire lengths  : top=0.000um, trunk=9530.500um, leaf=29839.000um, total=39369.500um
[12/25 13:48:01    639s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/25 13:48:01    639s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/25 13:48:01    639s]           Trunk : target=0.118ns count=42 avg=0.075ns sd=0.032ns min=0.000ns max=0.108ns {14 <= 0.071ns, 11 <= 0.094ns, 13 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:01    639s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.022ns max=0.118ns {20 <= 0.071ns, 293 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:48:01    639s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/25 13:48:01    639s]            Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 9 
[12/25 13:48:01    639s]            Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:01    639s]           NICGs: AND2X8MA10TR: 1 
[12/25 13:48:01    639s]          Logics: BUFZX8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/25 13:48:01    639s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 14111714380378389693 15131650458145716333
[12/25 13:48:01    639s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/25 13:48:01    639s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[12/25 13:48:02    639s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/25 13:48:02    639s]           cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:48:02    639s]           misc counts      : r=4, pp=2
[12/25 13:48:02    639s]           cell areas       : b=3611.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=22.400um^2, total=3646.400um^2
[12/25 13:48:02    639s]           cell capacitance : b=2.263pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.024pF, total=2.300pF
[12/25 13:48:02    639s]           sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:02    639s]           wire capacitance : top=0.000pF, trunk=1.633pF, leaf=13.002pF, total=14.636pF
[12/25 13:48:02    639s]           wire lengths     : top=0.000um, trunk=14410.798um, leaf=115833.620um, total=130244.418um
[12/25 13:48:02    639s]           hp wire lengths  : top=0.000um, trunk=9530.500um, leaf=29839.000um, total=39369.500um
[12/25 13:48:02    639s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[12/25 13:48:02    639s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/25 13:48:02    639s]           Trunk : target=0.118ns count=42 avg=0.075ns sd=0.032ns min=0.000ns max=0.108ns {14 <= 0.071ns, 11 <= 0.094ns, 13 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:02    639s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.022ns max=0.118ns {20 <= 0.071ns, 293 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:48:02    639s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[12/25 13:48:02    639s]            Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 9 
[12/25 13:48:02    639s]            Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:02    639s]           NICGs: AND2X8MA10TR: 1 
[12/25 13:48:02    639s]          Logics: BUFZX8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/25 13:48:02    639s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 14111714380378389693 15131650458145716333
[12/25 13:48:02    639s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[12/25 13:48:02    639s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.8 real=0:00:01.8)
[12/25 13:48:02    639s]     Approximately balancing fragments done.
[12/25 13:48:02    640s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/25 13:48:02    640s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:48:02    640s]       misc counts      : r=4, pp=2
[12/25 13:48:02    640s]       cell areas       : b=3611.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=22.400um^2, total=3646.400um^2
[12/25 13:48:02    640s]       cell capacitance : b=2.263pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.024pF, total=2.300pF
[12/25 13:48:02    640s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:02    640s]       wire capacitance : top=0.000pF, trunk=1.633pF, leaf=13.002pF, total=14.636pF
[12/25 13:48:02    640s]       wire lengths     : top=0.000um, trunk=14410.798um, leaf=115833.620um, total=130244.418um
[12/25 13:48:02    640s]       hp wire lengths  : top=0.000um, trunk=9530.500um, leaf=29839.000um, total=39369.500um
[12/25 13:48:02    640s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/25 13:48:02    640s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/25 13:48:02    640s]       Trunk : target=0.118ns count=42 avg=0.075ns sd=0.032ns min=0.000ns max=0.108ns {14 <= 0.071ns, 11 <= 0.094ns, 13 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:02    640s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.022ns max=0.118ns {20 <= 0.071ns, 293 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:48:02    640s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/25 13:48:02    640s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 9 
[12/25 13:48:02    640s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:02    640s]       NICGs: AND2X8MA10TR: 1 
[12/25 13:48:02    640s]      Logics: BUFZX8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/25 13:48:02    640s]     Clock DAG hash after 'Approximately balancing fragments step': 14111714380378389693 15131650458145716333
[12/25 13:48:02    640s]     Clock DAG hash after 'Approximately balancing fragments step': 14111714380378389693 15131650458145716333
[12/25 13:48:02    640s]     Legalizer API calls during this step: 397 succeeded with high effort: 397 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:02    640s]   Approximately balancing fragments step done. (took cpu=0:00:08.6 real=0:00:08.6)
[12/25 13:48:03    640s]   Clock DAG stats after Approximately balancing fragments:
[12/25 13:48:03    640s]     cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:48:03    640s]     misc counts      : r=4, pp=2
[12/25 13:48:03    640s]     cell areas       : b=3611.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=22.400um^2, total=3646.400um^2
[12/25 13:48:03    640s]     cell capacitance : b=2.263pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.024pF, total=2.300pF
[12/25 13:48:03    640s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:03    640s]     wire capacitance : top=0.000pF, trunk=1.633pF, leaf=13.002pF, total=14.636pF
[12/25 13:48:03    640s]     wire lengths     : top=0.000um, trunk=14410.798um, leaf=115833.620um, total=130244.418um
[12/25 13:48:03    640s]     hp wire lengths  : top=0.000um, trunk=9530.500um, leaf=29839.000um, total=39369.500um
[12/25 13:48:03    640s]   Clock DAG net violations after Approximately balancing fragments: none
[12/25 13:48:03    640s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/25 13:48:03    640s]     Trunk : target=0.118ns count=42 avg=0.075ns sd=0.032ns min=0.000ns max=0.108ns {14 <= 0.071ns, 11 <= 0.094ns, 13 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:03    640s]     Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.022ns max=0.118ns {20 <= 0.071ns, 293 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:48:03    640s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/25 13:48:03    640s]      Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 9 
[12/25 13:48:03    640s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:03    640s]     NICGs: AND2X8MA10TR: 1 
[12/25 13:48:03    640s]    Logics: BUFZX8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/25 13:48:03    640s]   Clock DAG hash after Approximately balancing fragments: 14111714380378389693 15131650458145716333
[12/25 13:48:03    640s]   Clock DAG hash after Approximately balancing fragments: 14111714380378389693 15131650458145716333
[12/25 13:48:03    640s]   Primary reporting skew groups after Approximately balancing fragments:
[12/25 13:48:03    640s]     skew_group my_clk/mode: insertion delay [min=0.430, max=0.479], skew [0.049 vs 0.058]
[12/25 13:48:03    641s]         min path sink: vproc_top_genblk3_icache_way1/lines_reg_30__51_/CK
[12/25 13:48:03    641s]         max path sink: vproc_top_u_core_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26_/CK
[12/25 13:48:03    641s]   Skew group summary after Approximately balancing fragments:
[12/25 13:48:03    641s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.159, max=0.205], skew [0.046 vs 0.058]
[12/25 13:48:03    641s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.193, max=0.205], skew [0.011 vs 0.058]
[12/25 13:48:03    641s]     skew_group my_clk/mode: insertion delay [min=0.430, max=0.479], skew [0.049 vs 0.058]
[12/25 13:48:03    641s]   Improving fragments clock skew...
[12/25 13:48:03    641s]     Clock DAG hash before 'Improving fragments clock skew': 14111714380378389693 15131650458145716333
[12/25 13:48:04    641s]     Clock DAG stats after 'Improving fragments clock skew':
[12/25 13:48:04    641s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:48:04    641s]       misc counts      : r=4, pp=2
[12/25 13:48:04    641s]       cell areas       : b=3611.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=22.400um^2, total=3646.400um^2
[12/25 13:48:04    641s]       cell capacitance : b=2.263pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.024pF, total=2.300pF
[12/25 13:48:04    641s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:04    641s]       wire capacitance : top=0.000pF, trunk=1.633pF, leaf=13.002pF, total=14.636pF
[12/25 13:48:04    641s]       wire lengths     : top=0.000um, trunk=14410.798um, leaf=115833.620um, total=130244.418um
[12/25 13:48:04    641s]       hp wire lengths  : top=0.000um, trunk=9530.500um, leaf=29839.000um, total=39369.500um
[12/25 13:48:04    641s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/25 13:48:04    641s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/25 13:48:04    641s]       Trunk : target=0.118ns count=42 avg=0.075ns sd=0.032ns min=0.000ns max=0.108ns {14 <= 0.071ns, 11 <= 0.094ns, 13 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:04    641s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.022ns max=0.118ns {20 <= 0.071ns, 293 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:48:04    641s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/25 13:48:04    641s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 9 
[12/25 13:48:04    641s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:04    641s]       NICGs: AND2X8MA10TR: 1 
[12/25 13:48:04    641s]      Logics: BUFZX8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/25 13:48:04    641s]     Clock DAG hash after 'Improving fragments clock skew': 14111714380378389693 15131650458145716333
[12/25 13:48:04    641s]     Clock DAG hash after 'Improving fragments clock skew': 14111714380378389693 15131650458145716333
[12/25 13:48:04    641s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/25 13:48:04    641s]       skew_group my_clk/mode: insertion delay [min=0.430, max=0.479], skew [0.049 vs 0.058]
[12/25 13:48:04    642s]           min path sink: vproc_top_genblk3_icache_way1/lines_reg_30__51_/CK
[12/25 13:48:04    642s]           max path sink: vproc_top_u_core_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26_/CK
[12/25 13:48:04    642s]     Skew group summary after 'Improving fragments clock skew':
[12/25 13:48:04    642s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.159, max=0.205], skew [0.046 vs 0.058]
[12/25 13:48:04    642s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.193, max=0.205], skew [0.011 vs 0.058]
[12/25 13:48:04    642s]       skew_group my_clk/mode: insertion delay [min=0.430, max=0.479], skew [0.049 vs 0.058]
[12/25 13:48:04    642s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:04    642s]   Improving fragments clock skew done. (took cpu=0:00:01.2 real=0:00:01.1)
[12/25 13:48:04    642s]   Approximately balancing step...
[12/25 13:48:05    642s]     Clock DAG hash before 'Approximately balancing step': 14111714380378389693 15131650458145716333
[12/25 13:48:05    642s]     Resolve constraints - Approximately balancing...
[12/25 13:48:05    642s]     Resolving skew group constraints...
[12/25 13:48:06    643s]       Solving LP: 3 skew groups; 23 fragments, 36 fraglets and 37 vertices; 113 variables and 339 constraints; tolerance 1
[12/25 13:48:06    643s]     Resolving skew group constraints done.
[12/25 13:48:06    643s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:01.0 real=0:00:01.1)
[12/25 13:48:06    643s]     Approximately balancing...
[12/25 13:48:06    643s]       Approximately balancing, wire and cell delays...
[12/25 13:48:06    643s]       Approximately balancing, wire and cell delays, iteration 1...
[12/25 13:48:06    643s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/25 13:48:06    643s]           cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:48:06    643s]           misc counts      : r=4, pp=2
[12/25 13:48:06    643s]           cell areas       : b=3611.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=22.400um^2, total=3646.400um^2
[12/25 13:48:06    643s]           cell capacitance : b=2.263pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.024pF, total=2.300pF
[12/25 13:48:06    643s]           sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:06    643s]           wire capacitance : top=0.000pF, trunk=1.633pF, leaf=13.002pF, total=14.636pF
[12/25 13:48:06    643s]           wire lengths     : top=0.000um, trunk=14410.798um, leaf=115833.620um, total=130244.418um
[12/25 13:48:06    643s]           hp wire lengths  : top=0.000um, trunk=9530.500um, leaf=29839.000um, total=39369.500um
[12/25 13:48:06    643s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/25 13:48:06    643s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/25 13:48:06    643s]           Trunk : target=0.118ns count=42 avg=0.075ns sd=0.032ns min=0.000ns max=0.108ns {14 <= 0.071ns, 11 <= 0.094ns, 13 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:06    643s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.022ns max=0.118ns {20 <= 0.071ns, 293 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:48:06    643s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/25 13:48:06    643s]            Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 9 
[12/25 13:48:06    643s]            Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:06    643s]           NICGs: AND2X8MA10TR: 1 
[12/25 13:48:06    643s]          Logics: BUFZX8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/25 13:48:06    643s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 14111714380378389693 15131650458145716333
[12/25 13:48:06    643s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/25 13:48:06    643s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/25 13:48:06    643s]     Approximately balancing done.
[12/25 13:48:06    644s]     Clock DAG stats after 'Approximately balancing step':
[12/25 13:48:06    644s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:48:06    644s]       misc counts      : r=4, pp=2
[12/25 13:48:06    644s]       cell areas       : b=3611.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=22.400um^2, total=3646.400um^2
[12/25 13:48:06    644s]       cell capacitance : b=2.263pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.024pF, total=2.300pF
[12/25 13:48:06    644s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:06    644s]       wire capacitance : top=0.000pF, trunk=1.633pF, leaf=13.002pF, total=14.636pF
[12/25 13:48:06    644s]       wire lengths     : top=0.000um, trunk=14410.798um, leaf=115833.620um, total=130244.418um
[12/25 13:48:06    644s]       hp wire lengths  : top=0.000um, trunk=9530.500um, leaf=29839.000um, total=39369.500um
[12/25 13:48:06    644s]     Clock DAG net violations after 'Approximately balancing step': none
[12/25 13:48:06    644s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/25 13:48:06    644s]       Trunk : target=0.118ns count=42 avg=0.075ns sd=0.032ns min=0.000ns max=0.108ns {14 <= 0.071ns, 11 <= 0.094ns, 13 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:06    644s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.022ns max=0.118ns {20 <= 0.071ns, 293 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:48:06    644s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/25 13:48:06    644s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 9 
[12/25 13:48:06    644s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:06    644s]       NICGs: AND2X8MA10TR: 1 
[12/25 13:48:06    644s]      Logics: BUFZX8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/25 13:48:07    644s]     Clock DAG hash after 'Approximately balancing step': 14111714380378389693 15131650458145716333
[12/25 13:48:07    644s]     Clock DAG hash after 'Approximately balancing step': 14111714380378389693 15131650458145716333
[12/25 13:48:07    644s]     Primary reporting skew groups after 'Approximately balancing step':
[12/25 13:48:07    644s]       skew_group my_clk/mode: insertion delay [min=0.430, max=0.479], skew [0.049 vs 0.058]
[12/25 13:48:07    644s]           min path sink: vproc_top_genblk3_icache_way1/lines_reg_30__51_/CK
[12/25 13:48:07    644s]           max path sink: vproc_top_u_core_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26_/CK
[12/25 13:48:07    644s]     Skew group summary after 'Approximately balancing step':
[12/25 13:48:07    644s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.159, max=0.205], skew [0.046 vs 0.058]
[12/25 13:48:07    644s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.193, max=0.205], skew [0.011 vs 0.058]
[12/25 13:48:07    644s]       skew_group my_clk/mode: insertion delay [min=0.430, max=0.479], skew [0.049 vs 0.058]
[12/25 13:48:07    644s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:07    644s]   Approximately balancing step done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/25 13:48:07    644s]   Fixing clock tree overload...
[12/25 13:48:07    644s]     Clock DAG hash before 'Fixing clock tree overload': 14111714380378389693 15131650458145716333
[12/25 13:48:07    644s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/25 13:48:07    644s]     Clock DAG stats after 'Fixing clock tree overload':
[12/25 13:48:07    644s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:48:07    644s]       misc counts      : r=4, pp=2
[12/25 13:48:07    644s]       cell areas       : b=3611.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=22.400um^2, total=3646.400um^2
[12/25 13:48:07    644s]       cell capacitance : b=2.263pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.024pF, total=2.300pF
[12/25 13:48:07    644s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:07    644s]       wire capacitance : top=0.000pF, trunk=1.633pF, leaf=13.002pF, total=14.636pF
[12/25 13:48:07    644s]       wire lengths     : top=0.000um, trunk=14410.798um, leaf=115833.620um, total=130244.418um
[12/25 13:48:07    644s]       hp wire lengths  : top=0.000um, trunk=9530.500um, leaf=29839.000um, total=39369.500um
[12/25 13:48:07    644s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/25 13:48:07    644s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/25 13:48:07    644s]       Trunk : target=0.118ns count=42 avg=0.075ns sd=0.032ns min=0.000ns max=0.108ns {14 <= 0.071ns, 11 <= 0.094ns, 13 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:07    644s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.022ns max=0.118ns {20 <= 0.071ns, 293 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:48:07    644s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/25 13:48:07    644s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 9 
[12/25 13:48:07    644s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:07    644s]       NICGs: AND2X8MA10TR: 1 
[12/25 13:48:07    644s]      Logics: BUFZX8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/25 13:48:07    644s]     Clock DAG hash after 'Fixing clock tree overload': 14111714380378389693 15131650458145716333
[12/25 13:48:07    644s]     Clock DAG hash after 'Fixing clock tree overload': 14111714380378389693 15131650458145716333
[12/25 13:48:07    644s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/25 13:48:07    644s]       skew_group my_clk/mode: insertion delay [min=0.430, max=0.479], skew [0.049 vs 0.058]
[12/25 13:48:07    644s]           min path sink: vproc_top_genblk3_icache_way1/lines_reg_30__51_/CK
[12/25 13:48:07    644s]           max path sink: vproc_top_u_core_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26_/CK
[12/25 13:48:07    644s]     Skew group summary after 'Fixing clock tree overload':
[12/25 13:48:07    644s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.159, max=0.205], skew [0.046 vs 0.058]
[12/25 13:48:07    644s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.193, max=0.205], skew [0.011 vs 0.058]
[12/25 13:48:07    644s]       skew_group my_clk/mode: insertion delay [min=0.430, max=0.479], skew [0.049 vs 0.058]
[12/25 13:48:07    644s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:07    644s]   Fixing clock tree overload done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/25 13:48:07    644s]   Approximately balancing paths...
[12/25 13:48:07    645s]     Clock DAG hash before 'Approximately balancing paths': 14111714380378389693 15131650458145716333
[12/25 13:48:07    645s]     Added 0 buffers.
[12/25 13:48:08    645s]     Clock DAG stats after 'Approximately balancing paths':
[12/25 13:48:08    645s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:48:08    645s]       misc counts      : r=4, pp=2
[12/25 13:48:08    645s]       cell areas       : b=3611.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=22.400um^2, total=3646.400um^2
[12/25 13:48:08    645s]       cell capacitance : b=2.263pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.024pF, total=2.300pF
[12/25 13:48:08    645s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:08    645s]       wire capacitance : top=0.000pF, trunk=1.633pF, leaf=13.002pF, total=14.636pF
[12/25 13:48:08    645s]       wire lengths     : top=0.000um, trunk=14410.798um, leaf=115833.620um, total=130244.418um
[12/25 13:48:08    645s]       hp wire lengths  : top=0.000um, trunk=9530.500um, leaf=29839.000um, total=39369.500um
[12/25 13:48:08    645s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/25 13:48:08    645s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/25 13:48:08    645s]       Trunk : target=0.118ns count=42 avg=0.075ns sd=0.032ns min=0.000ns max=0.108ns {14 <= 0.071ns, 11 <= 0.094ns, 13 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:08    645s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.022ns max=0.118ns {20 <= 0.071ns, 293 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:48:08    645s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/25 13:48:08    645s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 9 
[12/25 13:48:08    645s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:08    645s]       NICGs: AND2X8MA10TR: 1 
[12/25 13:48:08    645s]      Logics: BUFZX8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/25 13:48:08    645s]     Clock DAG hash after 'Approximately balancing paths': 14111714380378389693 15131650458145716333
[12/25 13:48:08    645s]     Clock DAG hash after 'Approximately balancing paths': 14111714380378389693 15131650458145716333
[12/25 13:48:08    645s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/25 13:48:08    645s]       skew_group my_clk/mode: insertion delay [min=0.430, max=0.479, avg=0.461, sd=0.009], skew [0.049 vs 0.058], 100% {0.430, 0.479} (wid=0.127 ws=0.065) (gid=0.381 gs=0.070)
[12/25 13:48:08    645s]           min path sink: vproc_top_genblk3_icache_way1/lines_reg_30__51_/CK
[12/25 13:48:08    645s]           max path sink: vproc_top_u_core_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26_/CK
[12/25 13:48:08    645s]     Skew group summary after 'Approximately balancing paths':
[12/25 13:48:08    645s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.159, max=0.205, avg=0.185, sd=0.021], skew [0.046 vs 0.058], 100% {0.159, 0.205} (wid=0.076 ws=0.008) (gid=0.128 gs=0.038)
[12/25 13:48:08    645s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.193, max=0.205, avg=0.199, sd=0.006], skew [0.011 vs 0.058], 100% {0.193, 0.205} (wid=0.076 ws=0.000) (gid=0.128 gs=0.012)
[12/25 13:48:08    645s]       skew_group my_clk/mode: insertion delay [min=0.430, max=0.479, avg=0.461, sd=0.009], skew [0.049 vs 0.058], 100% {0.430, 0.479} (wid=0.127 ws=0.065) (gid=0.381 gs=0.070)
[12/25 13:48:08    645s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:08    645s]   Approximately balancing paths done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/25 13:48:08    645s]   Stage::Balancing done. (took cpu=0:00:14.3 real=0:00:14.3)
[12/25 13:48:08    645s]   Stage::Polishing...
[12/25 13:48:08    645s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/25 13:48:08    646s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.3)
[12/25 13:48:09    647s]   Clock DAG stats before polishing:
[12/25 13:48:09    647s]     cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:48:09    647s]     misc counts      : r=4, pp=2
[12/25 13:48:09    647s]     cell areas       : b=3611.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=22.400um^2, total=3646.400um^2
[12/25 13:48:09    647s]     cell capacitance : b=2.263pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.024pF, total=2.300pF
[12/25 13:48:09    647s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:09    647s]     wire capacitance : top=0.000pF, trunk=1.633pF, leaf=13.002pF, total=14.636pF
[12/25 13:48:09    647s]     wire lengths     : top=0.000um, trunk=14410.798um, leaf=115833.620um, total=130244.418um
[12/25 13:48:09    647s]     hp wire lengths  : top=0.000um, trunk=9530.500um, leaf=29839.000um, total=39369.500um
[12/25 13:48:09    647s]   Clock DAG net violations before polishing:
[12/25 13:48:09    647s]     Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[12/25 13:48:09    647s]   Clock DAG primary half-corner transition distribution before polishing:
[12/25 13:48:09    647s]     Trunk : target=0.118ns count=42 avg=0.075ns sd=0.032ns min=0.000ns max=0.108ns {14 <= 0.071ns, 11 <= 0.094ns, 13 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:09    647s]     Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.022ns max=0.118ns {20 <= 0.071ns, 293 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/25 13:48:09    647s]   Clock DAG library cell distribution before polishing {count}:
[12/25 13:48:09    647s]      Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 9 
[12/25 13:48:09    647s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:09    647s]     NICGs: AND2X8MA10TR: 1 
[12/25 13:48:09    647s]    Logics: BUFZX8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/25 13:48:09    647s]   Clock DAG hash before polishing: 14111714380378389693 15131650458145716333
[12/25 13:48:09    647s]   Clock DAG hash before polishing: 14111714380378389693 15131650458145716333
[12/25 13:48:09    647s]   Primary reporting skew groups before polishing:
[12/25 13:48:09    647s]     skew_group my_clk/mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.058]
[12/25 13:48:09    647s]         min path sink: vproc_top_genblk3_icache_way1/lines_reg_30__51_/CK
[12/25 13:48:09    647s]         max path sink: vproc_top_u_core_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_24_/CK
[12/25 13:48:09    647s]   Skew group summary before polishing:
[12/25 13:48:09    647s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.159, max=0.205], skew [0.046 vs 0.058]
[12/25 13:48:09    647s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.193, max=0.205], skew [0.012 vs 0.058]
[12/25 13:48:09    647s]     skew_group my_clk/mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.058]
[12/25 13:48:09    647s]   Merging balancing drivers for power...
[12/25 13:48:09    647s]     Clock DAG hash before 'Merging balancing drivers for power': 14111714380378389693 15131650458145716333
[12/25 13:48:09    647s]     Tried: 363 Succeeded: 0
[12/25 13:48:10    648s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/25 13:48:10    648s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:48:10    648s]       misc counts      : r=4, pp=2
[12/25 13:48:10    648s]       cell areas       : b=3611.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=22.400um^2, total=3646.400um^2
[12/25 13:48:10    648s]       cell capacitance : b=2.263pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.024pF, total=2.300pF
[12/25 13:48:10    648s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:10    648s]       wire capacitance : top=0.000pF, trunk=1.633pF, leaf=13.002pF, total=14.636pF
[12/25 13:48:10    648s]       wire lengths     : top=0.000um, trunk=14410.798um, leaf=115833.620um, total=130244.418um
[12/25 13:48:10    648s]       hp wire lengths  : top=0.000um, trunk=9530.500um, leaf=29839.000um, total=39369.500um
[12/25 13:48:10    648s]     Clock DAG net violations after 'Merging balancing drivers for power':
[12/25 13:48:10    648s]       Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[12/25 13:48:10    648s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/25 13:48:10    648s]       Trunk : target=0.118ns count=42 avg=0.075ns sd=0.032ns min=0.000ns max=0.108ns {14 <= 0.071ns, 11 <= 0.094ns, 13 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:10    648s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.022ns max=0.118ns {20 <= 0.071ns, 293 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/25 13:48:10    648s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/25 13:48:10    648s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 9 
[12/25 13:48:10    648s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:10    648s]       NICGs: AND2X8MA10TR: 1 
[12/25 13:48:10    648s]      Logics: BUFZX8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/25 13:48:10    648s]     Clock DAG hash after 'Merging balancing drivers for power': 14111714380378389693 15131650458145716333
[12/25 13:48:10    648s]     Clock DAG hash after 'Merging balancing drivers for power': 14111714380378389693 15131650458145716333
[12/25 13:48:10    648s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/25 13:48:10    648s]       skew_group my_clk/mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.058]
[12/25 13:48:10    648s]           min path sink: vproc_top_genblk3_icache_way1/lines_reg_30__51_/CK
[12/25 13:48:10    648s]           max path sink: vproc_top_u_core_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_24_/CK
[12/25 13:48:10    648s]     Skew group summary after 'Merging balancing drivers for power':
[12/25 13:48:10    648s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.159, max=0.205], skew [0.046 vs 0.058]
[12/25 13:48:10    648s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.193, max=0.205], skew [0.012 vs 0.058]
[12/25 13:48:10    648s]       skew_group my_clk/mode: insertion delay [min=0.432, max=0.479], skew [0.047 vs 0.058]
[12/25 13:48:10    648s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:10    648s]   Merging balancing drivers for power done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/25 13:48:10    648s]   Improving clock skew...
[12/25 13:48:10    648s]     Clock DAG hash before 'Improving clock skew': 14111714380378389693 15131650458145716333
[12/25 13:48:10    648s]     Clock DAG stats after 'Improving clock skew':
[12/25 13:48:10    648s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:48:10    648s]       misc counts      : r=4, pp=2
[12/25 13:48:10    648s]       cell areas       : b=3611.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=22.400um^2, total=3646.400um^2
[12/25 13:48:10    648s]       cell capacitance : b=2.263pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.024pF, total=2.300pF
[12/25 13:48:10    648s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:10    648s]       wire capacitance : top=0.000pF, trunk=1.633pF, leaf=13.002pF, total=14.636pF
[12/25 13:48:10    648s]       wire lengths     : top=0.000um, trunk=14410.798um, leaf=115833.620um, total=130244.418um
[12/25 13:48:10    648s]       hp wire lengths  : top=0.000um, trunk=9530.500um, leaf=29839.000um, total=39369.500um
[12/25 13:48:10    648s]     Clock DAG net violations after 'Improving clock skew':
[12/25 13:48:10    648s]       Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[12/25 13:48:10    648s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/25 13:48:10    648s]       Trunk : target=0.118ns count=42 avg=0.075ns sd=0.032ns min=0.000ns max=0.108ns {14 <= 0.071ns, 11 <= 0.094ns, 13 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:10    648s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.022ns max=0.118ns {20 <= 0.071ns, 293 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/25 13:48:10    648s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/25 13:48:10    648s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 9 
[12/25 13:48:10    648s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:10    648s]       NICGs: AND2X8MA10TR: 1 
[12/25 13:48:10    648s]      Logics: BUFZX8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/25 13:48:10    648s]     Clock DAG hash after 'Improving clock skew': 14111714380378389693 15131650458145716333
[12/25 13:48:10    648s]     Clock DAG hash after 'Improving clock skew': 14111714380378389693 15131650458145716333
[12/25 13:48:11    649s]     Primary reporting skew groups after 'Improving clock skew':
[12/25 13:48:11    649s]       skew_group my_clk/mode: insertion delay [min=0.432, max=0.479, avg=0.462, sd=0.009], skew [0.047 vs 0.058], 100% {0.432, 0.479} (wid=0.127 ws=0.065) (gid=0.382 gs=0.069)
[12/25 13:48:11    649s]           min path sink: vproc_top_genblk3_icache_way1/lines_reg_30__51_/CK
[12/25 13:48:11    649s]           max path sink: vproc_top_u_core_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_24_/CK
[12/25 13:48:11    649s]     Skew group summary after 'Improving clock skew':
[12/25 13:48:11    649s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.159, max=0.205, avg=0.186, sd=0.021], skew [0.046 vs 0.058], 100% {0.159, 0.205} (wid=0.076 ws=0.008) (gid=0.129 gs=0.038)
[12/25 13:48:11    649s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.193, max=0.205, avg=0.199, sd=0.006], skew [0.012 vs 0.058], 100% {0.193, 0.205} (wid=0.076 ws=0.000) (gid=0.129 gs=0.012)
[12/25 13:48:11    649s]       skew_group my_clk/mode: insertion delay [min=0.432, max=0.479, avg=0.462, sd=0.009], skew [0.047 vs 0.058], 100% {0.432, 0.479} (wid=0.127 ws=0.065) (gid=0.382 gs=0.069)
[12/25 13:48:11    649s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:11    649s]   Improving clock skew done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/25 13:48:11    649s]   Moving gates to reduce wire capacitance...
[12/25 13:48:11    649s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 14111714380378389693 15131650458145716333
[12/25 13:48:11    649s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/25 13:48:11    649s]     Iteration 1...
[12/25 13:48:11    649s]       Artificially removing short and long paths...
[12/25 13:48:11    649s]         Clock DAG hash before 'Artificially removing short and long paths': 14111714380378389693 15131650458145716333
[12/25 13:48:12    649s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:12    649s]       Artificially removing short and long paths done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/25 13:48:12    649s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/25 13:48:12    650s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 14111714380378389693 15131650458145716333
[12/25 13:48:12    650s]         Legalizer releasing space for clock trees
[12/25 13:48:14    657s]         Legalizing clock trees...
[12/25 13:48:14    657s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:48:14    657s]         Legalizer API calls during this step: 2454 succeeded with high effort: 2454 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:14    657s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:07.5 real=0:00:02.7)
[12/25 13:48:14    657s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/25 13:48:14    657s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 12092482909176024981 5452770832719268957
[12/25 13:48:14    657s]         Moving gates: 
[12/25 13:48:14    657s]         Legalizer releasing space for clock trees
[12/25 13:48:15    657s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/25 13:48:22    684s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:48:22    684s]         100% 
[12/25 13:48:22    684s]         Legalizer API calls during this step: 4968 succeeded with high effort: 4968 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:22    684s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:26.8 real=0:00:07.7)
[12/25 13:48:22    684s]     Iteration 1 done.
[12/25 13:48:22    684s]     Iteration 2...
[12/25 13:48:22    684s]       Artificially removing short and long paths...
[12/25 13:48:22    684s]         Clock DAG hash before 'Artificially removing short and long paths': 16159530199406869267 4950139750813764523
[12/25 13:48:22    684s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:22    684s]       Artificially removing short and long paths done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/25 13:48:23    684s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/25 13:48:23    684s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 16159530199406869267 4950139750813764523
[12/25 13:48:23    684s]         Legalizer releasing space for clock trees
[12/25 13:48:25    692s]         Legalizing clock trees...
[12/25 13:48:25    692s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:48:25    692s]         Legalizer API calls during this step: 2071 succeeded with high effort: 2071 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:25    692s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:07.3 real=0:00:02.5)
[12/25 13:48:25    692s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/25 13:48:25    692s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 6875229486590710388 18188626215332842360
[12/25 13:48:25    692s]         Moving gates: 
[12/25 13:48:25    692s]         Legalizer releasing space for clock trees
[12/25 13:48:25    692s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/25 13:48:31    709s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:48:31    709s]         100% 
[12/25 13:48:31    709s]         Legalizer API calls during this step: 4966 succeeded with high effort: 4966 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:31    709s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:17.7 real=0:00:05.7)
[12/25 13:48:31    709s]     Iteration 2 done.
[12/25 13:48:31    710s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/25 13:48:31    710s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/25 13:48:31    710s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:48:31    710s]       misc counts      : r=4, pp=2
[12/25 13:48:31    710s]       cell areas       : b=3611.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=22.400um^2, total=3646.400um^2
[12/25 13:48:31    710s]       cell capacitance : b=2.263pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.024pF, total=2.300pF
[12/25 13:48:31    710s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:31    710s]       wire capacitance : top=0.000pF, trunk=1.476pF, leaf=12.768pF, total=14.244pF
[12/25 13:48:31    710s]       wire lengths     : top=0.000um, trunk=13020.192um, leaf=113833.865um, total=126854.057um
[12/25 13:48:31    710s]       hp wire lengths  : top=0.000um, trunk=8976.400um, leaf=29377.900um, total=38354.300um
[12/25 13:48:31    710s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[12/25 13:48:31    710s]       Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/25 13:48:31    710s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/25 13:48:31    710s]       Trunk : target=0.118ns count=42 avg=0.073ns sd=0.032ns min=0.000ns max=0.119ns {17 <= 0.071ns, 9 <= 0.094ns, 15 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/25 13:48:31    710s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.010ns min=0.020ns max=0.111ns {22 <= 0.071ns, 296 <= 0.094ns, 1 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:31    710s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/25 13:48:31    710s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 8 FRICGX11BA10TR: 298 BUFX5BA10TR: 9 
[12/25 13:48:31    710s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:31    710s]       NICGs: AND2X8MA10TR: 1 
[12/25 13:48:31    710s]      Logics: BUFZX8MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/25 13:48:31    710s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 6002795154729050608 17516224710351196808
[12/25 13:48:31    710s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 6002795154729050608 17516224710351196808
[12/25 13:48:32    710s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/25 13:48:32    710s]       skew_group my_clk/mode: insertion delay [min=0.422, max=0.482, avg=0.459, sd=0.011], skew [0.061 vs 0.058*], 99.9% {0.426, 0.482} (wid=0.130 ws=0.071) (gid=0.380 gs=0.056)
[12/25 13:48:32    711s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_8_/CK
[12/25 13:48:32    711s]           max path sink: vproc_top_genblk4_vcache/way0/lines_reg_6__256_/CK
[12/25 13:48:32    711s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/25 13:48:32    711s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.147, max=0.183, avg=0.168, sd=0.016], skew [0.036 vs 0.058], 100% {0.147, 0.183} (wid=0.072 ws=0.018) (gid=0.111 gs=0.018)
[12/25 13:48:32    711s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.176, max=0.183, avg=0.179, sd=0.004], skew [0.007 vs 0.058], 100% {0.176, 0.183} (wid=0.072 ws=0.000) (gid=0.111 gs=0.007)
[12/25 13:48:32    711s]       skew_group my_clk/mode: insertion delay [min=0.422, max=0.482, avg=0.459, sd=0.011], skew [0.061 vs 0.058*], 99.9% {0.426, 0.482} (wid=0.130 ws=0.071) (gid=0.380 gs=0.056)
[12/25 13:48:32    711s]     Legalizer API calls during this step: 14459 succeeded with high effort: 14459 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:32    711s]   Moving gates to reduce wire capacitance done. (took cpu=0:01:02 real=0:00:21.3)
[12/25 13:48:32    711s]   Reducing clock tree power 3...
[12/25 13:48:32    711s]     Clock DAG hash before 'Reducing clock tree power 3': 6002795154729050608 17516224710351196808
[12/25 13:48:32    711s]     Artificially removing short and long paths...
[12/25 13:48:32    711s]       Clock DAG hash before 'Artificially removing short and long paths': 6002795154729050608 17516224710351196808
[12/25 13:48:33    711s]       For skew group my_clk/mode, artificially shortened or lengthened 32 paths.
[12/25 13:48:33    711s]       	The smallest offset applied was -0.004ns.
[12/25 13:48:33    711s]       	The largest offset applied was -0.003ns.
[12/25 13:48:33    711s]       
[12/25 13:48:33    711s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:33    711s]     Artificially removing short and long paths done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/25 13:48:33    711s]     Initial gate capacitance is (rise=28.953pF fall=28.953pF).
[12/25 13:48:33    711s]     Resizing gates: 
[12/25 13:48:33    711s]     Legalizer releasing space for clock trees
[12/25 13:48:33    711s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/25 13:48:34    715s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:48:34    715s]     100% 
[12/25 13:48:34    715s]     Stopping in iteration 1: unable to make further power recovery in this step.
[12/25 13:48:34    715s]     Iteration 1: gate capacitance is (rise=28.910pF fall=28.910pF).
[12/25 13:48:34    715s]     Reverting Artificially removing short and long paths...
[12/25 13:48:34    715s]       Clock DAG hash before 'Reverting Artificially removing short and long paths': 13710336620810508422 14646937776603215362
[12/25 13:48:34    715s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:34    715s]     Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/25 13:48:34    716s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/25 13:48:34    716s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:48:34    716s]       misc counts      : r=4, pp=2
[12/25 13:48:34    716s]       cell areas       : b=3579.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3612.000um^2
[12/25 13:48:34    716s]       cell capacitance : b=2.224pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.257pF
[12/25 13:48:34    716s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:34    716s]       wire capacitance : top=0.000pF, trunk=1.477pF, leaf=12.770pF, total=14.247pF
[12/25 13:48:34    716s]       wire lengths     : top=0.000um, trunk=13033.291um, leaf=113853.064um, total=126886.355um
[12/25 13:48:34    716s]       hp wire lengths  : top=0.000um, trunk=8972.900um, leaf=29377.900um, total=38350.800um
[12/25 13:48:34    716s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/25 13:48:34    716s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/25 13:48:34    716s]       Trunk : target=0.118ns count=42 avg=0.075ns sd=0.032ns min=0.000ns max=0.115ns {16 <= 0.071ns, 9 <= 0.094ns, 13 <= 0.106ns, 1 <= 0.112ns, 3 <= 0.118ns}
[12/25 13:48:34    716s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.020ns max=0.111ns {14 <= 0.071ns, 302 <= 0.094ns, 2 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:34    716s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/25 13:48:34    716s]        Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 13 FRICGX11BA10TR: 305 BUFX5BA10TR: 12 
[12/25 13:48:34    716s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:34    716s]       NICGs: AND2X8MA10TR: 1 
[12/25 13:48:34    716s]      Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 13:48:34    716s]     Clock DAG hash after 'Reducing clock tree power 3': 13710336620810508422 14646937776603215362
[12/25 13:48:35    716s]     Clock DAG hash after 'Reducing clock tree power 3': 13710336620810508422 14646937776603215362
[12/25 13:48:35    716s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/25 13:48:35    716s]       skew_group my_clk/mode: insertion delay [min=0.422, max=0.480, avg=0.459, sd=0.012], skew [0.057 vs 0.058], 100% {0.422, 0.480} (wid=0.127 ws=0.071) (gid=0.389 gs=0.043)
[12/25 13:48:35    716s]           min path sink: vproc_top_genblk3_icache_way1/lines_reg_11__62_/CK
[12/25 13:48:35    716s]           max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_36_/CK
[12/25 13:48:35    716s]     Skew group summary after 'Reducing clock tree power 3':
[12/25 13:48:35    716s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.188, max=0.192, avg=0.190, sd=0.002], skew [0.003 vs 0.058], 100% {0.188, 0.192} (wid=0.067 ws=0.013) (gid=0.134 gs=0.010)
[12/25 13:48:35    716s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.192, max=0.192, avg=0.192, sd=0.000], skew [0.000 vs 0.058], 100% {0.192, 0.192} (wid=0.067 ws=0.000) (gid=0.124 gs=0.000)
[12/25 13:48:35    716s]       skew_group my_clk/mode: insertion delay [min=0.422, max=0.480, avg=0.459, sd=0.012], skew [0.057 vs 0.058], 100% {0.422, 0.480} (wid=0.127 ws=0.071) (gid=0.389 gs=0.043)
[12/25 13:48:35    716s]     Legalizer API calls during this step: 789 succeeded with high effort: 789 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:35    716s]   Reducing clock tree power 3 done. (took cpu=0:00:05.5 real=0:00:02.9)
[12/25 13:48:35    716s]   Improving insertion delay...
[12/25 13:48:35    716s]     Clock DAG hash before 'Improving insertion delay': 13710336620810508422 14646937776603215362
[12/25 13:48:35    717s]     Clock DAG stats after 'Improving insertion delay':
[12/25 13:48:35    717s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:48:35    717s]       misc counts      : r=4, pp=2
[12/25 13:48:35    717s]       cell areas       : b=3579.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3612.000um^2
[12/25 13:48:35    717s]       cell capacitance : b=2.224pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.257pF
[12/25 13:48:35    717s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:35    717s]       wire capacitance : top=0.000pF, trunk=1.477pF, leaf=12.770pF, total=14.247pF
[12/25 13:48:35    717s]       wire lengths     : top=0.000um, trunk=13033.291um, leaf=113853.064um, total=126886.355um
[12/25 13:48:35    717s]       hp wire lengths  : top=0.000um, trunk=9008.500um, leaf=29377.900um, total=38386.400um
[12/25 13:48:35    717s]     Clock DAG net violations after 'Improving insertion delay': none
[12/25 13:48:35    717s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/25 13:48:35    717s]       Trunk : target=0.118ns count=42 avg=0.075ns sd=0.032ns min=0.000ns max=0.115ns {16 <= 0.071ns, 9 <= 0.094ns, 13 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:48:35    717s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.020ns max=0.111ns {14 <= 0.071ns, 302 <= 0.094ns, 2 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:35    717s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/25 13:48:35    717s]        Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 13 FRICGX11BA10TR: 305 BUFX5BA10TR: 12 
[12/25 13:48:35    717s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:35    717s]       NICGs: AND2X8MA10TR: 1 
[12/25 13:48:35    717s]      Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 13:48:36    717s]     Clock DAG hash after 'Improving insertion delay': 2753838941055544989 8406718787561603589
[12/25 13:48:36    717s]     Clock DAG hash after 'Improving insertion delay': 2753838941055544989 8406718787561603589
[12/25 13:48:36    717s]     Primary reporting skew groups after 'Improving insertion delay':
[12/25 13:48:36    717s]       skew_group my_clk/mode: insertion delay [min=0.422, max=0.479, avg=0.459, sd=0.012], skew [0.057 vs 0.058], 100% {0.422, 0.479} (wid=0.127 ws=0.071) (gid=0.388 gs=0.045)
[12/25 13:48:36    717s]           min path sink: vproc_top_genblk3_icache_way1/lines_reg_11__62_/CK
[12/25 13:48:36    717s]           max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_36_/CK
[12/25 13:48:36    717s]     Skew group summary after 'Improving insertion delay':
[12/25 13:48:36    717s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.188, max=0.189, avg=0.189, sd=0.001], skew [0.001 vs 0.058], 100% {0.188, 0.189} (wid=0.065 ws=0.011) (gid=0.134 gs=0.010)
[12/25 13:48:36    717s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.189, max=0.189, avg=0.189, sd=0.000], skew [0.000 vs 0.058], 100% {0.189, 0.189} (wid=0.065 ws=0.000) (gid=0.125 gs=0.000)
[12/25 13:48:36    717s]       skew_group my_clk/mode: insertion delay [min=0.422, max=0.479, avg=0.459, sd=0.012], skew [0.057 vs 0.058], 100% {0.422, 0.479} (wid=0.127 ws=0.071) (gid=0.388 gs=0.045)
[12/25 13:48:36    717s]     Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:36    717s]   Improving insertion delay done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/25 13:48:36    717s]   Wire Opt OverFix...
[12/25 13:48:36    717s]     Clock DAG hash before 'Wire Opt OverFix': 2753838941055544989 8406718787561603589
[12/25 13:48:36    717s]     Wire Reduction extra effort...
[12/25 13:48:36    717s]       Clock DAG hash before 'Wire Reduction extra effort': 2753838941055544989 8406718787561603589
[12/25 13:48:36    717s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/25 13:48:36    717s]       Artificially removing short and long paths...
[12/25 13:48:36    717s]         Clock DAG hash before 'Artificially removing short and long paths': 2753838941055544989 8406718787561603589
[12/25 13:48:37    718s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:37    718s]       Artificially removing short and long paths done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/25 13:48:37    718s]       Global shorten wires A0...
[12/25 13:48:37    718s]         Clock DAG hash before 'Global shorten wires A0': 2753838941055544989 8406718787561603589
[12/25 13:48:37    718s]         Legalizer API calls during this step: 145 succeeded with high effort: 145 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:37    718s]       Global shorten wires A0 done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/25 13:48:37    718s]       Move For Wirelength - core...
[12/25 13:48:37    718s]         Clock DAG hash before 'Move For Wirelength - core': 2753838941055544989 8406718787561603589
[12/25 13:48:41    722s]         Move for wirelength. considered=359, filtered=359, permitted=355, cannotCompute=15, computed=340, moveTooSmall=351, resolved=0, predictFail=102, currentlyIllegal=0, legalizationFail=7, legalizedMoveTooSmall=195, ignoredLeafDriver=0, worse=931, accepted=64
[12/25 13:48:41    722s]         Max accepted move=76.600um, total accepted move=1043.600um, average move=16.306um
[12/25 13:48:45    726s]         Move for wirelength. considered=359, filtered=359, permitted=355, cannotCompute=14, computed=341, moveTooSmall=339, resolved=0, predictFail=91, currentlyIllegal=0, legalizationFail=6, legalizedMoveTooSmall=232, ignoredLeafDriver=0, worse=1012, accepted=33
[12/25 13:48:45    726s]         Max accepted move=45.800um, total accepted move=517.800um, average move=15.690um
[12/25 13:48:49    730s]         Move for wirelength. considered=359, filtered=359, permitted=355, cannotCompute=14, computed=341, moveTooSmall=348, resolved=0, predictFail=108, currentlyIllegal=0, legalizationFail=5, legalizedMoveTooSmall=230, ignoredLeafDriver=0, worse=1028, accepted=19
[12/25 13:48:49    730s]         Max accepted move=46.000um, total accepted move=302.000um, average move=15.894um
[12/25 13:48:49    730s]         Legalizer API calls during this step: 4073 succeeded with high effort: 4073 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:49    730s]       Move For Wirelength - core done. (took cpu=0:00:12.3 real=0:00:12.4)
[12/25 13:48:49    730s]       Global shorten wires A1...
[12/25 13:48:49    730s]         Clock DAG hash before 'Global shorten wires A1': 1446141465542275795 17865830306229410795
[12/25 13:48:49    730s]         Legalizer API calls during this step: 146 succeeded with high effort: 146 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:49    730s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/25 13:48:49    730s]       Move For Wirelength - core...
[12/25 13:48:49    731s]         Clock DAG hash before 'Move For Wirelength - core': 3881209209923069764 15797673556570239500
[12/25 13:48:50    731s]         Move for wirelength. considered=359, filtered=359, permitted=355, cannotCompute=314, computed=41, moveTooSmall=563, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=18, ignoredLeafDriver=0, worse=31, accepted=3
[12/25 13:48:50    731s]         Max accepted move=13.000um, total accepted move=24.200um, average move=8.066um
[12/25 13:48:50    732s]         Move for wirelength. considered=359, filtered=359, permitted=355, cannotCompute=316, computed=39, moveTooSmall=559, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=19, ignoredLeafDriver=0, worse=31, accepted=0
[12/25 13:48:50    732s]         Max accepted move=0.000um, total accepted move=0.000um
[12/25 13:48:50    732s]         Legalizer API calls during this step: 107 succeeded with high effort: 107 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:50    732s]       Move For Wirelength - core done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/25 13:48:50    732s]       Global shorten wires B...
[12/25 13:48:50    732s]         Clock DAG hash before 'Global shorten wires B': 17893573439416042563 16230520560433313563
[12/25 13:48:53    734s]         Legalizer API calls during this step: 1568 succeeded with high effort: 1568 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:53    734s]       Global shorten wires B done. (took cpu=0:00:02.4 real=0:00:02.4)
[12/25 13:48:53    734s]       Move For Wirelength - branch...
[12/25 13:48:53    734s]         Clock DAG hash before 'Move For Wirelength - branch': 14108185256014139577 9035072483245844553
[12/25 13:48:54    735s]         Move for wirelength. considered=359, filtered=359, permitted=355, cannotCompute=0, computed=355, moveTooSmall=0, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=360, accepted=21
[12/25 13:48:54    735s]         Max accepted move=8.000um, total accepted move=23.000um, average move=1.095um
[12/25 13:48:54    735s]         Move for wirelength. considered=359, filtered=359, permitted=355, cannotCompute=331, computed=24, moveTooSmall=0, resolved=0, predictFail=575, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=21, accepted=2
[12/25 13:48:54    735s]         Max accepted move=0.200um, total accepted move=0.400um, average move=0.200um
[12/25 13:48:54    736s]         Move for wirelength. considered=359, filtered=359, permitted=355, cannotCompute=350, computed=5, moveTooSmall=0, resolved=0, predictFail=621, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=2
[12/25 13:48:54    736s]         Max accepted move=0.200um, total accepted move=0.400um, average move=0.200um
[12/25 13:48:54    736s]         Legalizer API calls during this step: 418 succeeded with high effort: 418 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:54    736s]       Move For Wirelength - branch done. (took cpu=0:00:01.6 real=0:00:01.7)
[12/25 13:48:54    736s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/25 13:48:55    736s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/25 13:48:55    736s]         cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:48:55    736s]         misc counts      : r=4, pp=2
[12/25 13:48:55    736s]         cell areas       : b=3579.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3612.000um^2
[12/25 13:48:55    736s]         cell capacitance : b=2.224pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.257pF
[12/25 13:48:55    736s]         sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:55    736s]         wire capacitance : top=0.000pF, trunk=1.384pF, leaf=12.766pF, total=14.150pF
[12/25 13:48:55    736s]         wire lengths     : top=0.000um, trunk=12206.994um, leaf=113825.264um, total=126032.257um
[12/25 13:48:55    736s]         hp wire lengths  : top=0.000um, trunk=8557.400um, leaf=29513.300um, total=38070.700um
[12/25 13:48:55    736s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[12/25 13:48:55    736s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/25 13:48:55    736s]         Trunk : target=0.118ns count=42 avg=0.073ns sd=0.032ns min=0.000ns max=0.115ns {17 <= 0.071ns, 12 <= 0.094ns, 6 <= 0.106ns, 4 <= 0.112ns, 3 <= 0.118ns}
[12/25 13:48:55    736s]         Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.020ns max=0.105ns {14 <= 0.071ns, 301 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:55    736s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/25 13:48:55    736s]          Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 13 FRICGX11BA10TR: 305 BUFX5BA10TR: 12 
[12/25 13:48:55    736s]          Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:55    736s]         NICGs: AND2X8MA10TR: 1 
[12/25 13:48:55    736s]        Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 13:48:55    736s]       Clock DAG hash after 'Wire Reduction extra effort': 330419134991222326 14398572834177171374
[12/25 13:48:55    736s]       Clock DAG hash after 'Wire Reduction extra effort': 330419134991222326 14398572834177171374
[12/25 13:48:55    736s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/25 13:48:55    736s]         skew_group my_clk/mode: insertion delay [min=0.421, max=0.477, avg=0.457, sd=0.012], skew [0.056 vs 0.058], 100% {0.421, 0.477} (wid=0.130 ws=0.073) (gid=0.386 gs=0.051)
[12/25 13:48:55    736s]             min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_19_/CK
[12/25 13:48:55    736s]             max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/state_q_reg_pend_vreg_wr__15_/CK
[12/25 13:48:55    736s]       Skew group summary after 'Wire Reduction extra effort':
[12/25 13:48:55    736s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.194, max=0.195, avg=0.194, sd=0.001], skew [0.002 vs 0.058], 100% {0.194, 0.195} (wid=0.068 ws=0.003) (gid=0.131 gs=0.004)
[12/25 13:48:55    736s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.194, max=0.194, avg=0.194, sd=0.000], skew [0.000 vs 0.058], 100% {0.194, 0.194} (wid=0.068 ws=0.000) (gid=0.126 gs=0.000)
[12/25 13:48:56    737s]         skew_group my_clk/mode: insertion delay [min=0.421, max=0.477, avg=0.457, sd=0.012], skew [0.056 vs 0.058], 100% {0.421, 0.477} (wid=0.130 ws=0.073) (gid=0.386 gs=0.051)
[12/25 13:48:56    737s]       Legalizer API calls during this step: 6457 succeeded with high effort: 6457 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:56    737s]     Wire Reduction extra effort done. (took cpu=0:00:19.4 real=0:00:19.5)
[12/25 13:48:56    737s]     Optimizing orientation...
[12/25 13:48:56    737s]     FlipOpt...
[12/25 13:48:56    737s]     Disconnecting clock tree from netlist...
[12/25 13:48:56    737s]     Disconnecting clock tree from netlist done.
[12/25 13:48:56    737s]     Performing Single Threaded FlipOpt
[12/25 13:48:56    737s]     Optimizing orientation on clock cells...
[12/25 13:48:57    738s]       Orientation Wirelength Optimization: Attempted = 363 , Succeeded = 45 , Constraints Broken = 310 , CannotMove = 8 , Illegal = 0 , Other = 0
[12/25 13:48:57    738s]     Optimizing orientation on clock cells done.
[12/25 13:48:57    738s]     Resynthesising clock tree into netlist...
[12/25 13:48:57    738s]       Reset timing graph...
[12/25 13:48:57    738s] Ignoring AAE DB Resetting ...
[12/25 13:48:57    738s]       Reset timing graph done.
[12/25 13:48:57    738s]     Resynthesising clock tree into netlist done.
[12/25 13:48:57    738s]     FlipOpt done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/25 13:48:57    738s]     Optimizing orientation done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/25 13:48:57    738s] End AAE Lib Interpolated Model. (MEM=3027.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:48:58    739s]     Clock DAG stats after 'Wire Opt OverFix':
[12/25 13:48:58    739s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:48:58    739s]       misc counts      : r=4, pp=2
[12/25 13:48:58    739s]       cell areas       : b=3579.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3612.000um^2
[12/25 13:48:58    739s]       cell capacitance : b=2.224pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.257pF
[12/25 13:48:58    739s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:48:58    739s]       wire capacitance : top=0.000pF, trunk=1.376pF, leaf=12.764pF, total=14.139pF
[12/25 13:48:58    739s]       wire lengths     : top=0.000um, trunk=12141.096um, leaf=113809.064um, total=125950.160um
[12/25 13:48:58    739s]       hp wire lengths  : top=0.000um, trunk=8557.400um, leaf=29513.300um, total=38070.700um
[12/25 13:48:58    739s]     Clock DAG net violations after 'Wire Opt OverFix': none
[12/25 13:48:58    739s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/25 13:48:58    739s]       Trunk : target=0.118ns count=42 avg=0.073ns sd=0.032ns min=0.000ns max=0.115ns {17 <= 0.071ns, 12 <= 0.094ns, 7 <= 0.106ns, 4 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:48:58    739s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.020ns max=0.105ns {14 <= 0.071ns, 301 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:48:58    739s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/25 13:48:58    739s]        Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 13 FRICGX11BA10TR: 305 BUFX5BA10TR: 12 
[12/25 13:48:58    739s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:48:58    739s]       NICGs: AND2X8MA10TR: 1 
[12/25 13:48:58    739s]      Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 13:48:58    739s]     Clock DAG hash after 'Wire Opt OverFix': 2335177708078416350 8762447618267333946
[12/25 13:48:58    739s]     Clock DAG hash after 'Wire Opt OverFix': 2335177708078416350 8762447618267333946
[12/25 13:48:58    740s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/25 13:48:58    740s]       skew_group my_clk/mode: insertion delay [min=0.421, max=0.477, avg=0.457, sd=0.012], skew [0.056 vs 0.058], 100% {0.421, 0.477} (wid=0.129 ws=0.072) (gid=0.386 gs=0.051)
[12/25 13:48:58    740s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_19_/CK
[12/25 13:48:58    740s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/state_q_reg_pend_vreg_wr__15_/CK
[12/25 13:48:58    740s]     Skew group summary after 'Wire Opt OverFix':
[12/25 13:48:58    740s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.194, max=0.195, avg=0.194, sd=0.001], skew [0.002 vs 0.058], 100% {0.194, 0.195} (wid=0.067 ws=0.003) (gid=0.131 gs=0.004)
[12/25 13:48:58    740s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.194, max=0.194, avg=0.194, sd=0.000], skew [0.000 vs 0.058], 100% {0.194, 0.194} (wid=0.067 ws=0.000) (gid=0.126 gs=0.000)
[12/25 13:48:58    740s]       skew_group my_clk/mode: insertion delay [min=0.421, max=0.477, avg=0.457, sd=0.012], skew [0.056 vs 0.058], 100% {0.421, 0.477} (wid=0.129 ws=0.072) (gid=0.386 gs=0.051)
[12/25 13:48:58    740s]     Legalizer API calls during this step: 6457 succeeded with high effort: 6457 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:48:58    740s]   Wire Opt OverFix done. (took cpu=0:00:23.0 real=0:00:22.4)
[12/25 13:48:58    740s]   Total capacitance is (rise=43.050pF fall=43.050pF), of which (rise=14.139pF fall=14.139pF) is wire, and (rise=28.910pF fall=28.910pF) is gate.
[12/25 13:48:58    740s]   Stage::Polishing done. (took cpu=0:01:35 real=0:00:50.4)
[12/25 13:48:58    740s]   Stage::Updating netlist...
[12/25 13:48:59    740s]   Reset timing graph...
[12/25 13:48:59    740s] Ignoring AAE DB Resetting ...
[12/25 13:48:59    740s]   Reset timing graph done.
[12/25 13:48:59    740s]   Setting non-default rules before calling refine place.
[12/25 13:48:59    740s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/25 13:48:59    740s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3027.4M, EPOCH TIME: 1671997739.179349
[12/25 13:48:59    740s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.030, MEM:2797.4M, EPOCH TIME: 1671997739.209782
[12/25 13:48:59    740s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:48:59    740s]   Leaving CCOpt scope - ClockRefiner...
[12/25 13:48:59    740s]   Assigned high priority to 350 instances.
[12/25 13:48:59    740s]   Soft fixed 355 clock instances.
[12/25 13:48:59    740s]   Performing Clock Only Refine Place.
[12/25 13:48:59    740s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/25 13:48:59    740s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2797.4M, EPOCH TIME: 1671997739.247474
[12/25 13:48:59    740s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2797.4M, EPOCH TIME: 1671997739.247572
[12/25 13:48:59    740s] z: 2, totalTracks: 1
[12/25 13:48:59    740s] z: 4, totalTracks: 1
[12/25 13:48:59    740s] z: 6, totalTracks: 1
[12/25 13:48:59    740s] z: 8, totalTracks: 1
[12/25 13:48:59    740s] #spOpts: VtWidth mergeVia=F 
[12/25 13:48:59    741s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2797.4M, EPOCH TIME: 1671997739.349083
[12/25 13:48:59    741s] Info: 355 insts are soft-fixed.
[12/25 13:48:59    741s] 
[12/25 13:48:59    741s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:48:59    741s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.096, REAL:0.096, MEM:2797.4M, EPOCH TIME: 1671997739.445405
[12/25 13:48:59    741s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2797.4MB).
[12/25 13:48:59    741s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.226, REAL:0.227, MEM:2797.4M, EPOCH TIME: 1671997739.474735
[12/25 13:48:59    741s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.226, REAL:0.227, MEM:2797.4M, EPOCH TIME: 1671997739.474767
[12/25 13:48:59    741s] TDRefine: refinePlace mode is spiral
[12/25 13:48:59    741s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2702082.5
[12/25 13:48:59    741s] OPERPROF: Starting RefinePlace at level 1, MEM:2797.4M, EPOCH TIME: 1671997739.474835
[12/25 13:48:59    741s] *** Starting refinePlace (0:12:21 mem=2797.4M) ***
[12/25 13:48:59    741s] Total net bbox length = 2.217e+06 (1.160e+06 1.057e+06) (ext = 1.413e+03)
[12/25 13:48:59    741s] 
[12/25 13:48:59    741s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:48:59    741s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/25 13:48:59    741s] Info: 355 insts are soft-fixed.
[12/25 13:48:59    741s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:48:59    741s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:48:59    741s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:48:59    741s] Enhanced MH flow has been turned off for floorplan mode.
[12/25 13:48:59    741s] (I)      Default power domain name = toplevel_498
[12/25 13:48:59    741s] .Default power domain name = toplevel_498
[12/25 13:48:59    741s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2797.4M, EPOCH TIME: 1671997739.726795
[12/25 13:48:59    741s] Starting refinePlace ...
[12/25 13:48:59    741s] Default power domain name = toplevel_498
[12/25 13:48:59    741s] .One DDP V2 for no tweak run.
[12/25 13:48:59    741s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:48:59    741s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2797.4MB
[12/25 13:48:59    741s] Statistics of distance of Instance movement in refine placement:
[12/25 13:48:59    741s]   maximum (X+Y) =         0.00 um
[12/25 13:48:59    741s]   mean    (X+Y) =         0.00 um
[12/25 13:48:59    741s] Summary Report:
[12/25 13:48:59    741s] Instances move: 0 (out of 114902 movable)
[12/25 13:48:59    741s] Instances flipped: 0
[12/25 13:48:59    741s] Mean displacement: 0.00 um
[12/25 13:48:59    741s] Max displacement: 0.00 um 
[12/25 13:48:59    741s] Total instances moved : 0
[12/25 13:48:59    741s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.090, REAL:0.090, MEM:2797.4M, EPOCH TIME: 1671997739.817159
[12/25 13:48:59    741s] Total net bbox length = 2.217e+06 (1.160e+06 1.057e+06) (ext = 1.413e+03)
[12/25 13:48:59    741s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2797.4MB
[12/25 13:48:59    741s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2797.4MB) @(0:12:21 - 0:12:22).
[12/25 13:48:59    741s] *** Finished refinePlace (0:12:22 mem=2797.4M) ***
[12/25 13:48:59    741s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2702082.5
[12/25 13:48:59    741s] OPERPROF: Finished RefinePlace at level 1, CPU:0.409, REAL:0.411, MEM:2797.4M, EPOCH TIME: 1671997739.885624
[12/25 13:48:59    741s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2797.4M, EPOCH TIME: 1671997739.885663
[12/25 13:48:59    741s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.018, REAL:0.018, MEM:2797.4M, EPOCH TIME: 1671997739.903547
[12/25 13:48:59    741s]   ClockRefiner summary
[12/25 13:48:59    741s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 30963).
[12/25 13:48:59    741s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 358).
[12/25 13:48:59    741s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 30605).
[12/25 13:48:59    741s]   Restoring pStatusCts on 355 clock instances.
[12/25 13:48:59    741s]   Revert refine place priority changes on 0 instances.
[12/25 13:48:59    741s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/25 13:48:59    741s]   Stage::Updating netlist done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/25 13:48:59    741s]   CCOpt::Phase::Implementation done. (took cpu=0:02:05 real=0:01:13)
[12/25 13:48:59    741s]   CCOpt::Phase::eGRPC...
[12/25 13:48:59    741s]   eGR Post Conditioning loop iteration 0...
[12/25 13:49:00    741s]     Clock implementation routing...
[12/25 13:49:00    741s]       Leaving CCOpt scope - Routing Tools...
[12/25 13:49:00    741s] Net route status summary:
[12/25 13:49:00    741s]   Clock:       359 (unrouted=359, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 13:49:00    741s]   Non-clock: 123709 (unrouted=5970, trialRouted=117739, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5967, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 13:49:00    742s]       Routing using eGR only...
[12/25 13:49:00    742s]         Early Global Route - eGR only step...
[12/25 13:49:00    742s] (ccopt eGR): There are 359 nets for routing of which 359 have one or more fixed wires.
[12/25 13:49:00    742s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/25 13:49:00    742s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/25 13:49:00    742s] (ccopt eGR): Start to route 359 all nets
[12/25 13:49:00    742s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/25 13:49:00    742s] Started Early Global Route kernel ( Curr Mem: 2800.00 MB )
[12/25 13:49:00    742s] (I)      ==================== Layers =====================
[12/25 13:49:00    742s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:49:00    742s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 13:49:00    742s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:49:00    742s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 13:49:00    742s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 13:49:00    742s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 13:49:00    742s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 13:49:00    742s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 13:49:00    742s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 13:49:00    742s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 13:49:00    742s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 13:49:00    742s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 13:49:00    742s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 13:49:00    742s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 13:49:00    742s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 13:49:00    742s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 13:49:00    742s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 13:49:00    742s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 13:49:00    742s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 13:49:00    742s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 13:49:00    742s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:49:00    742s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 13:49:00    742s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 13:49:00    742s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 13:49:00    742s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 13:49:00    742s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 13:49:00    742s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:49:00    742s] (I)      Started Import and model ( Curr Mem: 2800.00 MB )
[12/25 13:49:00    742s] (I)      Default power domain name = toplevel_498
[12/25 13:49:00    742s] .== Non-default Options ==
[12/25 13:49:01    743s] (I)      Clean congestion better                            : true
[12/25 13:49:01    743s] (I)      Estimate vias on DPT layer                         : true
[12/25 13:49:01    743s] (I)      Clean congestion layer assignment rounds           : 3
[12/25 13:49:01    743s] (I)      Layer constraints as soft constraints              : true
[12/25 13:49:01    743s] (I)      Soft top layer                                     : true
[12/25 13:49:01    743s] (I)      Skip prospective layer relax nets                  : true
[12/25 13:49:01    743s] (I)      Better NDR handling                                : true
[12/25 13:49:01    743s] (I)      Improved NDR modeling in LA                        : true
[12/25 13:49:01    743s] (I)      Routing cost fix for NDR handling                  : true
[12/25 13:49:01    743s] (I)      Update initial WL after Phase 1a                   : true
[12/25 13:49:01    743s] (I)      Block tracks for preroutes                         : true
[12/25 13:49:01    743s] (I)      Assign IRoute by net group key                     : true
[12/25 13:49:01    743s] (I)      Block unroutable channels                          : true
[12/25 13:49:01    743s] (I)      Block unroutable channels 3D                       : true
[12/25 13:49:01    743s] (I)      Bound layer relaxed segment wl                     : true
[12/25 13:49:01    743s] (I)      Blocked pin reach length threshold                 : 2
[12/25 13:49:01    743s] (I)      Check blockage within NDR space in TA              : true
[12/25 13:49:01    743s] (I)      Skip must join for term with via pillar            : true
[12/25 13:49:01    743s] (I)      Model find APA for IO pin                          : true
[12/25 13:49:01    743s] (I)      On pin location for off pin term                   : true
[12/25 13:49:01    743s] (I)      Handle EOL spacing                                 : true
[12/25 13:49:01    743s] (I)      Merge PG vias by gap                               : true
[12/25 13:49:01    743s] (I)      Maximum routing layer                              : 6
[12/25 13:49:01    743s] (I)      Route selected nets only                           : true
[12/25 13:49:01    743s] (I)      Refine MST                                         : true
[12/25 13:49:01    743s] (I)      Honor PRL                                          : true
[12/25 13:49:01    743s] (I)      Strong congestion aware                            : true
[12/25 13:49:01    743s] (I)      Improved initial location for IRoutes              : true
[12/25 13:49:01    743s] (I)      Multi panel TA                                     : true
[12/25 13:49:01    743s] (I)      Penalize wire overlap                              : true
[12/25 13:49:01    743s] (I)      Expand small instance blockage                     : true
[12/25 13:49:01    743s] (I)      Reduce via in TA                                   : true
[12/25 13:49:01    743s] (I)      SS-aware routing                                   : true
[12/25 13:49:01    743s] (I)      Improve tree edge sharing                          : true
[12/25 13:49:01    743s] (I)      Improve 2D via estimation                          : true
[12/25 13:49:01    743s] (I)      Refine Steiner tree                                : true
[12/25 13:49:01    743s] (I)      Build spine tree                                   : true
[12/25 13:49:01    743s] (I)      Model pass through capacity                        : true
[12/25 13:49:01    743s] (I)      Extend blockages by a half GCell                   : true
[12/25 13:49:01    743s] (I)      Consider pin shapes                                : true
[12/25 13:49:01    743s] (I)      Consider pin shapes for all nodes                  : true
[12/25 13:49:01    743s] (I)      Consider NR APA                                    : true
[12/25 13:49:01    743s] (I)      Consider IO pin shape                              : true
[12/25 13:49:01    743s] (I)      Fix pin connection bug                             : true
[12/25 13:49:01    743s] (I)      Consider layer RC for local wires                  : true
[12/25 13:49:01    743s] (I)      LA-aware pin escape length                         : 2
[12/25 13:49:01    743s] (I)      Connect multiple ports                             : true
[12/25 13:49:01    743s] (I)      Split for must join                                : true
[12/25 13:49:01    743s] (I)      Number of threads                                  : 4
[12/25 13:49:01    743s] (I)      Routing effort level                               : 10000
[12/25 13:49:01    743s] (I)      Prefer layer length threshold                      : 8
[12/25 13:49:01    743s] (I)      Overflow penalty cost                              : 10
[12/25 13:49:01    743s] (I)      A-star cost                                        : 0.300000
[12/25 13:49:01    743s] (I)      Misalignment cost                                  : 10.000000
[12/25 13:49:01    743s] (I)      Threshold for short IRoute                         : 6
[12/25 13:49:01    743s] (I)      Via cost during post routing                       : 1.000000
[12/25 13:49:01    743s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/25 13:49:01    743s] (I)      Source-to-sink ratio                               : 0.300000
[12/25 13:49:01    743s] (I)      Scenic ratio bound                                 : 3.000000
[12/25 13:49:01    743s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/25 13:49:01    743s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/25 13:49:01    743s] (I)      PG-aware similar topology routing                  : true
[12/25 13:49:01    743s] (I)      Maze routing via cost fix                          : true
[12/25 13:49:01    743s] (I)      Apply PRL on PG terms                              : true
[12/25 13:49:01    743s] (I)      Apply PRL on obs objects                           : true
[12/25 13:49:01    743s] (I)      Handle range-type spacing rules                    : true
[12/25 13:49:01    743s] (I)      PG gap threshold multiplier                        : 10.000000
[12/25 13:49:01    743s] (I)      Parallel spacing query fix                         : true
[12/25 13:49:01    743s] (I)      Force source to root IR                            : true
[12/25 13:49:01    743s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/25 13:49:01    743s] (I)      Do not relax to DPT layer                          : true
[12/25 13:49:01    743s] (I)      No DPT in post routing                             : true
[12/25 13:49:01    743s] (I)      Modeling PG via merging fix                        : true
[12/25 13:49:01    743s] (I)      Shield aware TA                                    : true
[12/25 13:49:01    743s] (I)      Strong shield aware TA                             : true
[12/25 13:49:01    743s] (I)      Overflow calculation fix in LA                     : true
[12/25 13:49:01    743s] (I)      Post routing fix                                   : true
[12/25 13:49:01    743s] (I)      Strong post routing                                : true
[12/25 13:49:01    743s] (I)      Access via pillar from top                         : true
[12/25 13:49:01    743s] (I)      NDR via pillar fix                                 : true
[12/25 13:49:01    743s] (I)      Violation on path threshold                        : 1
[12/25 13:49:01    743s] (I)      Pass through capacity modeling                     : true
[12/25 13:49:01    743s] (I)      Select the non-relaxed segments in post routing stage : true
[12/25 13:49:01    743s] (I)      Select term pin box for io pin                     : true
[12/25 13:49:01    743s] (I)      Penalize NDR sharing                               : true
[12/25 13:49:01    743s] (I)      Enable special modeling                            : false
[12/25 13:49:01    743s] (I)      Keep fixed segments                                : true
[12/25 13:49:01    743s] (I)      Reorder net groups by key                          : true
[12/25 13:49:01    743s] (I)      Increase net scenic ratio                          : true
[12/25 13:49:01    743s] (I)      Method to set GCell size                           : row
[12/25 13:49:01    743s] (I)      Connect multiple ports and must join fix           : true
[12/25 13:49:01    743s] (I)      Avoid high resistance layers                       : true
[12/25 13:49:01    743s] (I)      Model find APA for IO pin fix                      : true
[12/25 13:49:01    743s] (I)      Avoid connecting non-metal layers                  : true
[12/25 13:49:01    743s] (I)      Use track pitch for NDR                            : true
[12/25 13:49:01    743s] (I)      Enable layer relax to lower layer                  : true
[12/25 13:49:01    743s] (I)      Enable layer relax to upper layer                  : true
[12/25 13:49:01    743s] (I)      Top layer relaxation fix                           : true
[12/25 13:49:01    743s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/25 13:49:01    743s] (I)      Use row-based GCell size
[12/25 13:49:01    743s] (I)      Use row-based GCell align
[12/25 13:49:01    743s] (I)      layer 0 area = 168000
[12/25 13:49:01    743s] (I)      layer 1 area = 208000
[12/25 13:49:01    743s] (I)      layer 2 area = 208000
[12/25 13:49:01    743s] (I)      layer 3 area = 208000
[12/25 13:49:01    743s] (I)      layer 4 area = 208000
[12/25 13:49:01    743s] (I)      layer 5 area = 208000
[12/25 13:49:01    743s] (I)      GCell unit size   : 4000
[12/25 13:49:01    743s] (I)      GCell multiplier  : 1
[12/25 13:49:01    743s] (I)      GCell row height  : 4000
[12/25 13:49:01    743s] (I)      Actual row height : 4000
[12/25 13:49:01    743s] (I)      GCell align ref   : 0 0
[12/25 13:49:01    743s] [NR-eGR] Track table information for default rule: 
[12/25 13:49:01    743s] [NR-eGR] M1 has no routable track
[12/25 13:49:01    743s] [NR-eGR] M2 has single uniform track structure
[12/25 13:49:01    743s] [NR-eGR] M3 has single uniform track structure
[12/25 13:49:01    743s] [NR-eGR] M4 has single uniform track structure
[12/25 13:49:01    743s] [NR-eGR] M5 has single uniform track structure
[12/25 13:49:01    743s] [NR-eGR] M6 has single uniform track structure
[12/25 13:49:01    743s] (I)      =============== Default via ================
[12/25 13:49:01    743s] (I)      +---+------------------+-------------------+
[12/25 13:49:01    743s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/25 13:49:01    743s] (I)      +---+------------------+-------------------+
[12/25 13:49:01    743s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/25 13:49:01    743s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/25 13:49:01    743s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/25 13:49:01    743s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/25 13:49:01    743s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/25 13:49:01    743s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/25 13:49:01    743s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/25 13:49:01    743s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/25 13:49:01    743s] (I)      +---+------------------+-------------------+
[12/25 13:49:01    743s] [NR-eGR] Read 14472 PG shapes
[12/25 13:49:01    743s] [NR-eGR] Read 0 clock shapes
[12/25 13:49:01    743s] [NR-eGR] Read 0 other shapes
[12/25 13:49:01    743s] [NR-eGR] #Routing Blockages  : 0
[12/25 13:49:01    743s] [NR-eGR] #Instance Blockages : 0
[12/25 13:49:01    743s] [NR-eGR] #PG Blockages       : 14472
[12/25 13:49:01    743s] [NR-eGR] #Halo Blockages     : 0
[12/25 13:49:01    743s] [NR-eGR] #Boundary Blockages : 0
[12/25 13:49:01    743s] [NR-eGR] #Clock Blockages    : 0
[12/25 13:49:01    743s] [NR-eGR] #Other Blockages    : 0
[12/25 13:49:01    743s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/25 13:49:01    743s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/25 13:49:01    743s] [NR-eGR] Read 118101 nets ( ignored 117742 )
[12/25 13:49:01    743s] [NR-eGR] Connected 0 must-join pins/ports
[12/25 13:49:01    743s] (I)      early_global_route_priority property id does not exist.
[12/25 13:49:01    743s] (I)      Read Num Blocks=19320  Num Prerouted Wires=0  Num CS=0
[12/25 13:49:01    743s] (I)      Layer 1 (V) : #blockages 18 : #preroutes 0
[12/25 13:49:01    743s] (I)      Layer 2 (H) : #blockages 12006 : #preroutes 0
[12/25 13:49:01    743s] (I)      Layer 3 (V) : #blockages 18 : #preroutes 0
[12/25 13:49:01    743s] (I)      Layer 4 (H) : #blockages 7218 : #preroutes 0
[12/25 13:49:01    743s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/25 13:49:01    743s] (I)      Moved 2 terms for better access 
[12/25 13:49:01    743s] (I)      Number of ignored nets                =      0
[12/25 13:49:01    743s] (I)      Number of connected nets              =      0
[12/25 13:49:01    743s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/25 13:49:01    743s] (I)      Number of clock nets                  =    359.  Ignored: No
[12/25 13:49:01    743s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/25 13:49:01    743s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/25 13:49:01    743s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/25 13:49:01    743s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/25 13:49:01    743s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/25 13:49:01    743s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/25 13:49:01    743s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/25 13:49:01    743s] [NR-eGR] There are 359 clock nets ( 359 with NDR ).
[12/25 13:49:01    743s] (I)      Ndr track 0 does not exist
[12/25 13:49:01    743s] (I)      Ndr track 0 does not exist
[12/25 13:49:01    743s] (I)      ---------------------Grid Graph Info--------------------
[12/25 13:49:01    743s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/25 13:49:01    743s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/25 13:49:01    743s] (I)      Site width          :   400  (dbu)
[12/25 13:49:01    743s] (I)      Row height          :  4000  (dbu)
[12/25 13:49:01    743s] (I)      GCell row height    :  4000  (dbu)
[12/25 13:49:01    743s] (I)      GCell width         :  4000  (dbu)
[12/25 13:49:01    743s] (I)      GCell height        :  4000  (dbu)
[12/25 13:49:01    743s] (I)      Grid                :   400   400     6
[12/25 13:49:01    743s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/25 13:49:01    743s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/25 13:49:01    743s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/25 13:49:01    743s] (I)      Default wire width  :   180   200   200   200   200   200
[12/25 13:49:01    743s] (I)      Default wire space  :   180   200   200   200   200   200
[12/25 13:49:01    743s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/25 13:49:01    743s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/25 13:49:01    743s] (I)      First track coord   :     0   200   200   200   200   200
[12/25 13:49:01    743s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/25 13:49:01    743s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/25 13:49:01    743s] (I)      Num of masks        :     1     1     1     1     1     1
[12/25 13:49:01    743s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/25 13:49:01    743s] (I)      --------------------------------------------------------
[12/25 13:49:01    743s] 
[12/25 13:49:01    743s] [NR-eGR] ============ Routing rule table ============
[12/25 13:49:01    743s] [NR-eGR] Rule id: 0  Nets: 359
[12/25 13:49:01    743s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/25 13:49:01    743s] (I)                    Layer    2    3    4    5    6 
[12/25 13:49:01    743s] (I)                    Pitch  800  800  800  800  800 
[12/25 13:49:01    743s] (I)             #Used tracks    2    2    2    2    2 
[12/25 13:49:01    743s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:49:01    743s] [NR-eGR] Rule id: 1  Nets: 0
[12/25 13:49:01    743s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/25 13:49:01    743s] (I)                    Layer    2    3    4    5    6 
[12/25 13:49:01    743s] (I)                    Pitch  400  400  400  400  400 
[12/25 13:49:01    743s] (I)             #Used tracks    1    1    1    1    1 
[12/25 13:49:01    743s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:49:01    743s] [NR-eGR] ========================================
[12/25 13:49:01    743s] [NR-eGR] 
[12/25 13:49:01    743s] (I)      =============== Blocked Tracks ===============
[12/25 13:49:01    743s] (I)      +-------+---------+----------+---------------+
[12/25 13:49:01    743s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/25 13:49:01    743s] (I)      +-------+---------+----------+---------------+
[12/25 13:49:01    743s] (I)      |     1 |       0 |        0 |         0.00% |
[12/25 13:49:01    743s] (I)      |     2 | 1600000 |    30000 |         1.88% |
[12/25 13:49:01    743s] (I)      |     3 | 1600000 |    13600 |         0.85% |
[12/25 13:49:01    743s] (I)      |     4 | 1600000 |    30000 |         1.88% |
[12/25 13:49:01    743s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/25 13:49:01    743s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/25 13:49:01    743s] (I)      +-------+---------+----------+---------------+
[12/25 13:49:01    743s] (I)      Finished Import and model ( CPU: 0.82 sec, Real: 0.81 sec, Curr Mem: 2860.75 MB )
[12/25 13:49:01    743s] (I)      Reset routing kernel
[12/25 13:49:01    743s] (I)      Started Global Routing ( Curr Mem: 2860.75 MB )
[12/25 13:49:01    743s] (I)      totalPins=31329  totalGlobalPin=31329 (100.00%)
[12/25 13:49:01    743s] (I)      total 2D Cap : 3158846 = (1588800 H, 1570046 V)
[12/25 13:49:01    743s] [NR-eGR] Layer group 1: route 359 net(s) in layer range [3, 4]
[12/25 13:49:01    743s] (I)      
[12/25 13:49:01    743s] (I)      ============  Phase 1a Route ============
[12/25 13:49:01    743s] (I)      Usage: 60314 = (27676 H, 32638 V) = (1.74% H, 2.08% V) = (5.535e+04um H, 6.528e+04um V)
[12/25 13:49:01    743s] (I)      
[12/25 13:49:01    743s] (I)      ============  Phase 1b Route ============
[12/25 13:49:01    743s] (I)      Usage: 60314 = (27676 H, 32638 V) = (1.74% H, 2.08% V) = (5.535e+04um H, 6.528e+04um V)
[12/25 13:49:01    743s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.206280e+05um
[12/25 13:49:01    743s] (I)      
[12/25 13:49:01    743s] (I)      ============  Phase 1c Route ============
[12/25 13:49:01    743s] (I)      Usage: 60314 = (27676 H, 32638 V) = (1.74% H, 2.08% V) = (5.535e+04um H, 6.528e+04um V)
[12/25 13:49:01    743s] (I)      
[12/25 13:49:01    743s] (I)      ============  Phase 1d Route ============
[12/25 13:49:01    743s] (I)      Usage: 60314 = (27676 H, 32638 V) = (1.74% H, 2.08% V) = (5.535e+04um H, 6.528e+04um V)
[12/25 13:49:01    743s] (I)      
[12/25 13:49:01    743s] (I)      ============  Phase 1e Route ============
[12/25 13:49:01    743s] (I)      Usage: 60314 = (27676 H, 32638 V) = (1.74% H, 2.08% V) = (5.535e+04um H, 6.528e+04um V)
[12/25 13:49:01    743s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.206280e+05um
[12/25 13:49:01    743s] (I)      
[12/25 13:49:01    743s] (I)      ============  Phase 1f Route ============
[12/25 13:49:01    743s] (I)      Usage: 60314 = (27676 H, 32638 V) = (1.74% H, 2.08% V) = (5.535e+04um H, 6.528e+04um V)
[12/25 13:49:01    743s] (I)      
[12/25 13:49:01    743s] (I)      ============  Phase 1g Route ============
[12/25 13:49:01    743s] (I)      Usage: 59803 = (27644 H, 32159 V) = (1.74% H, 2.05% V) = (5.529e+04um H, 6.432e+04um V)
[12/25 13:49:01    743s] (I)      #Nets         : 359
[12/25 13:49:01    743s] (I)      #Relaxed nets : 86
[12/25 13:49:01    743s] (I)      Wire length   : 45250
[12/25 13:49:01    743s] [NR-eGR] Create a new net group with 86 nets and layer range [3, 6]
[12/25 13:49:01    743s] (I)      
[12/25 13:49:01    743s] (I)      ============  Phase 1h Route ============
[12/25 13:49:01    743s] (I)      Usage: 59254 = (27426 H, 31828 V) = (1.73% H, 2.03% V) = (5.485e+04um H, 6.366e+04um V)
[12/25 13:49:02    744s] (I)      total 2D Cap : 6323256 = (3153210 H, 3170046 V)
[12/25 13:49:02    744s] [NR-eGR] Layer group 2: route 86 net(s) in layer range [3, 6]
[12/25 13:49:02    744s] (I)      
[12/25 13:49:02    744s] (I)      ============  Phase 1a Route ============
[12/25 13:49:02    744s] (I)      Usage: 74220 = (34279 H, 39941 V) = (1.09% H, 1.26% V) = (6.856e+04um H, 7.988e+04um V)
[12/25 13:49:02    744s] (I)      
[12/25 13:49:02    744s] (I)      ============  Phase 1b Route ============
[12/25 13:49:02    744s] (I)      Usage: 74220 = (34279 H, 39941 V) = (1.09% H, 1.26% V) = (6.856e+04um H, 7.988e+04um V)
[12/25 13:49:02    744s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.484400e+05um
[12/25 13:49:02    744s] (I)      
[12/25 13:49:02    744s] (I)      ============  Phase 1c Route ============
[12/25 13:49:02    744s] (I)      Usage: 74220 = (34279 H, 39941 V) = (1.09% H, 1.26% V) = (6.856e+04um H, 7.988e+04um V)
[12/25 13:49:02    744s] (I)      
[12/25 13:49:02    744s] (I)      ============  Phase 1d Route ============
[12/25 13:49:02    744s] (I)      Usage: 74220 = (34279 H, 39941 V) = (1.09% H, 1.26% V) = (6.856e+04um H, 7.988e+04um V)
[12/25 13:49:02    744s] (I)      
[12/25 13:49:02    744s] (I)      ============  Phase 1e Route ============
[12/25 13:49:02    744s] (I)      Usage: 74220 = (34279 H, 39941 V) = (1.09% H, 1.26% V) = (6.856e+04um H, 7.988e+04um V)
[12/25 13:49:02    744s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.484400e+05um
[12/25 13:49:02    744s] (I)      
[12/25 13:49:02    744s] (I)      ============  Phase 1f Route ============
[12/25 13:49:02    744s] (I)      Usage: 74220 = (34279 H, 39941 V) = (1.09% H, 1.26% V) = (6.856e+04um H, 7.988e+04um V)
[12/25 13:49:02    744s] (I)      
[12/25 13:49:02    744s] (I)      ============  Phase 1g Route ============
[12/25 13:49:02    744s] (I)      Usage: 73808 = (34107 H, 39701 V) = (1.08% H, 1.25% V) = (6.821e+04um H, 7.940e+04um V)
[12/25 13:49:02    744s] (I)      #Nets         : 86
[12/25 13:49:02    744s] (I)      #Relaxed nets : 83
[12/25 13:49:02    744s] (I)      Wire length   : 534
[12/25 13:49:02    744s] [NR-eGR] Create a new net group with 83 nets and layer range [2, 6]
[12/25 13:49:02    744s] (I)      
[12/25 13:49:02    744s] (I)      ============  Phase 1h Route ============
[12/25 13:49:02    744s] (I)      Usage: 73808 = (34108 H, 39700 V) = (1.08% H, 1.25% V) = (6.822e+04um H, 7.940e+04um V)
[12/25 13:49:02    744s] (I)      total 2D Cap : 7893306 = (3153210 H, 4740096 V)
[12/25 13:49:02    744s] [NR-eGR] Layer group 3: route 83 net(s) in layer range [2, 6]
[12/25 13:49:02    744s] (I)      
[12/25 13:49:02    744s] (I)      ============  Phase 1a Route ============
[12/25 13:49:02    744s] (I)      Usage: 102388 = (47294 H, 55094 V) = (1.50% H, 1.16% V) = (9.459e+04um H, 1.102e+05um V)
[12/25 13:49:02    744s] (I)      
[12/25 13:49:02    744s] (I)      ============  Phase 1b Route ============
[12/25 13:49:02    744s] (I)      Usage: 102388 = (47294 H, 55094 V) = (1.50% H, 1.16% V) = (9.459e+04um H, 1.102e+05um V)
[12/25 13:49:02    744s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.047760e+05um
[12/25 13:49:02    744s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/25 13:49:02    744s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/25 13:49:02    744s] (I)      
[12/25 13:49:02    744s] (I)      ============  Phase 1c Route ============
[12/25 13:49:02    744s] (I)      Usage: 102388 = (47294 H, 55094 V) = (1.50% H, 1.16% V) = (9.459e+04um H, 1.102e+05um V)
[12/25 13:49:02    744s] (I)      
[12/25 13:49:02    744s] (I)      ============  Phase 1d Route ============
[12/25 13:49:02    744s] (I)      Usage: 102388 = (47294 H, 55094 V) = (1.50% H, 1.16% V) = (9.459e+04um H, 1.102e+05um V)
[12/25 13:49:02    744s] (I)      
[12/25 13:49:02    744s] (I)      ============  Phase 1e Route ============
[12/25 13:49:02    744s] (I)      Usage: 102388 = (47294 H, 55094 V) = (1.50% H, 1.16% V) = (9.459e+04um H, 1.102e+05um V)
[12/25 13:49:02    744s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.047760e+05um
[12/25 13:49:02    744s] (I)      
[12/25 13:49:02    744s] (I)      ============  Phase 1f Route ============
[12/25 13:49:02    744s] (I)      Usage: 102388 = (47294 H, 55094 V) = (1.50% H, 1.16% V) = (9.459e+04um H, 1.102e+05um V)
[12/25 13:49:02    744s] (I)      
[12/25 13:49:02    744s] (I)      ============  Phase 1g Route ============
[12/25 13:49:02    744s] (I)      Usage: 102362 = (47287 H, 55075 V) = (1.50% H, 1.16% V) = (9.457e+04um H, 1.102e+05um V)
[12/25 13:49:02    744s] (I)      
[12/25 13:49:02    744s] (I)      ============  Phase 1h Route ============
[12/25 13:49:02    744s] (I)      Usage: 102365 = (47289 H, 55076 V) = (1.50% H, 1.16% V) = (9.458e+04um H, 1.102e+05um V)
[12/25 13:49:02    744s] (I)      
[12/25 13:49:02    744s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/25 13:49:02    744s] [NR-eGR]                        OverCon            
[12/25 13:49:02    744s] [NR-eGR]                         #Gcell     %Gcell
[12/25 13:49:02    744s] [NR-eGR]        Layer             (1-0)    OverCon
[12/25 13:49:02    744s] [NR-eGR] ----------------------------------------------
[12/25 13:49:02    744s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/25 13:49:02    744s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/25 13:49:02    744s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/25 13:49:02    744s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/25 13:49:02    744s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/25 13:49:02    744s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/25 13:49:02    744s] [NR-eGR] ----------------------------------------------
[12/25 13:49:02    744s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/25 13:49:02    744s] [NR-eGR] 
[12/25 13:49:02    744s] (I)      Finished Global Routing ( CPU: 0.70 sec, Real: 0.46 sec, Curr Mem: 2860.75 MB )
[12/25 13:49:02    744s] (I)      total 2D Cap : 7898104 = (3158002 H, 4740102 V)
[12/25 13:49:02    744s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/25 13:49:02    744s] (I)      ============= Track Assignment ============
[12/25 13:49:02    744s] (I)      Started Track Assignment (4T) ( Curr Mem: 2860.75 MB )
[12/25 13:49:02    744s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/25 13:49:02    744s] (I)      Run Multi-thread track assignment
[12/25 13:49:02    744s] (I)      Finished Track Assignment (4T) ( CPU: 0.35 sec, Real: 0.10 sec, Curr Mem: 2860.75 MB )
[12/25 13:49:02    744s] (I)      Started Export ( Curr Mem: 2860.75 MB )
[12/25 13:49:02    744s] [NR-eGR]             Length (um)     Vias 
[12/25 13:49:02    744s] [NR-eGR] ---------------------------------
[12/25 13:49:02    744s] [NR-eGR]  M1  (1H)             0   458979 
[12/25 13:49:02    744s] [NR-eGR]  M2  (2V)        867812   667190 
[12/25 13:49:02    744s] [NR-eGR]  M3  (3H)       1105179    87395 
[12/25 13:49:02    744s] [NR-eGR]  M4  (4V)        514452    33204 
[12/25 13:49:02    744s] [NR-eGR]  M5  (5H)        383331     3000 
[12/25 13:49:02    744s] [NR-eGR]  M6  (6V)         64929        0 
[12/25 13:49:02    744s] [NR-eGR]  M7  (7H)             0        0 
[12/25 13:49:02    744s] [NR-eGR]  M8  (8V)             0        0 
[12/25 13:49:02    744s] [NR-eGR]  M9  (9H)             0        0 
[12/25 13:49:02    744s] [NR-eGR] ---------------------------------
[12/25 13:49:02    744s] [NR-eGR]      Total      2935704  1249768 
[12/25 13:49:02    744s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:49:02    744s] [NR-eGR] Total half perimeter of net bounding box: 2217073um
[12/25 13:49:02    744s] [NR-eGR] Total length: 2935704um, number of vias: 1249768
[12/25 13:49:02    744s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:49:02    744s] [NR-eGR] Total eGR-routed clock nets wire length: 126898um, number of vias: 79817
[12/25 13:49:02    744s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:49:02    744s] [NR-eGR] Report for selected net(s) only.
[12/25 13:49:02    744s] [NR-eGR]             Length (um)   Vias 
[12/25 13:49:02    744s] [NR-eGR] -------------------------------
[12/25 13:49:02    744s] [NR-eGR]  M1  (1H)             0  31327 
[12/25 13:49:02    744s] [NR-eGR]  M2  (2V)         33310  35326 
[12/25 13:49:02    744s] [NR-eGR]  M3  (3H)         59989  13085 
[12/25 13:49:02    744s] [NR-eGR]  M4  (4V)         33133     79 
[12/25 13:49:02    744s] [NR-eGR]  M5  (5H)           466      0 
[12/25 13:49:02    744s] [NR-eGR]  M6  (6V)             0      0 
[12/25 13:49:02    744s] [NR-eGR]  M7  (7H)             0      0 
[12/25 13:49:02    744s] [NR-eGR]  M8  (8V)             0      0 
[12/25 13:49:02    744s] [NR-eGR]  M9  (9H)             0      0 
[12/25 13:49:02    744s] [NR-eGR] -------------------------------
[12/25 13:49:02    744s] [NR-eGR]      Total       126898  79817 
[12/25 13:49:02    744s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:49:02    744s] [NR-eGR] Total half perimeter of net bounding box: 38840um
[12/25 13:49:02    744s] [NR-eGR] Total length: 126898um, number of vias: 79817
[12/25 13:49:02    744s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:49:02    744s] [NR-eGR] Total routed clock nets wire length: 126898um, number of vias: 79817
[12/25 13:49:02    744s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:49:02    745s] (I)      Finished Export ( CPU: 0.53 sec, Real: 0.33 sec, Curr Mem: 2860.75 MB )
[12/25 13:49:02    745s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.43 sec, Real: 1.74 sec, Curr Mem: 2860.75 MB )
[12/25 13:49:02    745s] (I)      ===================================== Runtime Summary =====================================
[12/25 13:49:02    745s] (I)       Step                                        %       Start      Finish      Real       CPU 
[12/25 13:49:02    745s] (I)      -------------------------------------------------------------------------------------------
[12/25 13:49:02    745s] (I)       Early Global Route kernel             100.00%  235.49 sec  237.23 sec  1.73 sec  2.43 sec 
[12/25 13:49:02    745s] (I)       +-Import and model                     46.70%  235.49 sec  236.30 sec  0.81 sec  0.82 sec 
[12/25 13:49:02    745s] (I)       | +-Create place DB                    32.21%  235.49 sec  236.05 sec  0.56 sec  0.56 sec 
[12/25 13:49:02    745s] (I)       | | +-Import place data                32.21%  235.49 sec  236.05 sec  0.56 sec  0.56 sec 
[12/25 13:49:02    745s] (I)       | | | +-Read instances and placement    9.33%  235.49 sec  235.65 sec  0.16 sec  0.16 sec 
[12/25 13:49:02    745s] (I)       | | | +-Read nets                      22.86%  235.65 sec  236.05 sec  0.40 sec  0.39 sec 
[12/25 13:49:02    745s] (I)       | +-Create route DB                    12.93%  236.05 sec  236.28 sec  0.22 sec  0.23 sec 
[12/25 13:49:02    745s] (I)       | | +-Import route data (4T)           12.87%  236.05 sec  236.28 sec  0.22 sec  0.23 sec 
[12/25 13:49:02    745s] (I)       | | | +-Read blockages ( Layer 2-6 )    1.87%  236.06 sec  236.09 sec  0.03 sec  0.03 sec 
[12/25 13:49:02    745s] (I)       | | | | +-Read routing blockages        0.00%  236.06 sec  236.06 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | | | +-Read instance blockages       1.57%  236.06 sec  236.09 sec  0.03 sec  0.03 sec 
[12/25 13:49:02    745s] (I)       | | | | +-Read PG blockages             0.27%  236.09 sec  236.09 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | | | +-Read clock blockages          0.00%  236.09 sec  236.09 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | | | +-Read other blockages          0.00%  236.09 sec  236.09 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | | | +-Read boundary cut boxes       0.00%  236.09 sec  236.09 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | | +-Read blackboxes                 0.00%  236.09 sec  236.09 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | | +-Read prerouted                  2.39%  236.09 sec  236.13 sec  0.04 sec  0.04 sec 
[12/25 13:49:02    745s] (I)       | | | +-Read unlegalized nets           1.82%  236.13 sec  236.16 sec  0.03 sec  0.03 sec 
[12/25 13:49:02    745s] (I)       | | | +-Read nets                       0.25%  236.17 sec  236.17 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | | +-Set up via pillars              0.00%  236.18 sec  236.18 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | | +-Initialize 3D grid graph        0.34%  236.18 sec  236.18 sec  0.01 sec  0.01 sec 
[12/25 13:49:02    745s] (I)       | | | +-Model blockage capacity         5.02%  236.18 sec  236.27 sec  0.09 sec  0.09 sec 
[12/25 13:49:02    745s] (I)       | | | | +-Initialize 3D capacity        4.80%  236.18 sec  236.27 sec  0.08 sec  0.08 sec 
[12/25 13:49:02    745s] (I)       | | | +-Move terms for access (4T)      0.35%  236.27 sec  236.28 sec  0.01 sec  0.02 sec 
[12/25 13:49:02    745s] (I)       | +-Read aux data                       0.00%  236.28 sec  236.28 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | +-Others data preparation             0.04%  236.28 sec  236.28 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | +-Create route kernel                 0.24%  236.28 sec  236.28 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       +-Global Routing                       26.46%  236.30 sec  236.76 sec  0.46 sec  0.70 sec 
[12/25 13:49:02    745s] (I)       | +-Initialization                      0.11%  236.30 sec  236.31 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | +-Net group 1                        17.89%  236.31 sec  236.62 sec  0.31 sec  0.50 sec 
[12/25 13:49:02    745s] (I)       | | +-Generate topology (4T)            3.85%  236.31 sec  236.37 sec  0.07 sec  0.24 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1a                          1.03%  236.39 sec  236.40 sec  0.02 sec  0.02 sec 
[12/25 13:49:02    745s] (I)       | | | +-Pattern routing (4T)            0.47%  236.40 sec  236.40 sec  0.01 sec  0.01 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1b                          0.73%  236.40 sec  236.42 sec  0.01 sec  0.01 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1c                          0.00%  236.42 sec  236.42 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1d                          0.00%  236.42 sec  236.42 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1e                          0.05%  236.42 sec  236.42 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | | +-Route legalization              0.00%  236.42 sec  236.42 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1f                          0.00%  236.42 sec  236.42 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1g                          4.69%  236.42 sec  236.50 sec  0.08 sec  0.08 sec 
[12/25 13:49:02    745s] (I)       | | | +-Post Routing                    4.68%  236.42 sec  236.50 sec  0.08 sec  0.08 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1h                          4.29%  236.51 sec  236.59 sec  0.07 sec  0.07 sec 
[12/25 13:49:02    745s] (I)       | | | +-Post Routing                    4.27%  236.51 sec  236.59 sec  0.07 sec  0.07 sec 
[12/25 13:49:02    745s] (I)       | | +-Layer assignment (4T)             1.64%  236.59 sec  236.61 sec  0.03 sec  0.05 sec 
[12/25 13:49:02    745s] (I)       | +-Net group 2                         4.13%  236.62 sec  236.69 sec  0.07 sec  0.11 sec 
[12/25 13:49:02    745s] (I)       | | +-Generate topology (4T)            1.51%  236.62 sec  236.64 sec  0.03 sec  0.06 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1a                          0.32%  236.66 sec  236.66 sec  0.01 sec  0.01 sec 
[12/25 13:49:02    745s] (I)       | | | +-Pattern routing (4T)            0.17%  236.66 sec  236.66 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1b                          0.22%  236.66 sec  236.67 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1c                          0.00%  236.67 sec  236.67 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1d                          0.00%  236.67 sec  236.67 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1e                          0.05%  236.67 sec  236.67 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | | +-Route legalization              0.00%  236.67 sec  236.67 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1f                          0.00%  236.67 sec  236.67 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1g                          0.80%  236.67 sec  236.68 sec  0.01 sec  0.01 sec 
[12/25 13:49:02    745s] (I)       | | | +-Post Routing                    0.80%  236.67 sec  236.68 sec  0.01 sec  0.01 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1h                          0.08%  236.68 sec  236.69 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | | +-Post Routing                    0.07%  236.68 sec  236.69 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Layer assignment (4T)             0.12%  236.69 sec  236.69 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | +-Net group 3                         3.58%  236.69 sec  236.75 sec  0.06 sec  0.07 sec 
[12/25 13:49:02    745s] (I)       | | +-Generate topology (4T)            0.03%  236.69 sec  236.69 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1a                          0.23%  236.71 sec  236.71 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | | +-Pattern routing (4T)            0.11%  236.71 sec  236.71 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | | +-Add via demand to 2D            0.08%  236.71 sec  236.71 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1b                          0.21%  236.71 sec  236.72 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1c                          0.00%  236.72 sec  236.72 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1d                          0.00%  236.72 sec  236.72 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1e                          0.05%  236.72 sec  236.72 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | | +-Route legalization              0.00%  236.72 sec  236.72 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1f                          0.00%  236.72 sec  236.72 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1g                          0.08%  236.72 sec  236.72 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | | +-Post Routing                    0.07%  236.72 sec  236.72 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Phase 1h                          0.08%  236.72 sec  236.72 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | | +-Post Routing                    0.07%  236.72 sec  236.72 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | | +-Layer assignment (4T)             1.05%  236.73 sec  236.75 sec  0.02 sec  0.03 sec 
[12/25 13:49:02    745s] (I)       +-Export 3D cong map                    1.75%  236.76 sec  236.79 sec  0.03 sec  0.03 sec 
[12/25 13:49:02    745s] (I)       | +-Export 2D cong map                  0.22%  236.79 sec  236.79 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       +-Extract Global 3D Wires               0.06%  236.79 sec  236.79 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       +-Track Assignment (4T)                 5.49%  236.79 sec  236.89 sec  0.10 sec  0.35 sec 
[12/25 13:49:02    745s] (I)       | +-Initialization                      0.00%  236.79 sec  236.79 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       | +-Track Assignment Kernel             5.47%  236.79 sec  236.89 sec  0.09 sec  0.35 sec 
[12/25 13:49:02    745s] (I)       | +-Free Memory                         0.00%  236.89 sec  236.89 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       +-Export                               19.11%  236.89 sec  237.22 sec  0.33 sec  0.53 sec 
[12/25 13:49:02    745s] (I)       | +-Export DB wires                     1.16%  236.89 sec  236.91 sec  0.02 sec  0.05 sec 
[12/25 13:49:02    745s] (I)       | | +-Export all nets (4T)              0.99%  236.89 sec  236.91 sec  0.02 sec  0.04 sec 
[12/25 13:49:02    745s] (I)       | | +-Set wire vias (4T)                0.11%  236.91 sec  236.91 sec  0.00 sec  0.01 sec 
[12/25 13:49:02    745s] (I)       | +-Report wirelength                  12.66%  236.91 sec  237.13 sec  0.22 sec  0.22 sec 
[12/25 13:49:02    745s] (I)       | +-Update net boxes                    5.28%  237.13 sec  237.22 sec  0.09 sec  0.26 sec 
[12/25 13:49:02    745s] (I)       | +-Update timing                       0.00%  237.22 sec  237.22 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)       +-Postprocess design                    0.02%  237.22 sec  237.22 sec  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)      ==================== Summary by functions =====================
[12/25 13:49:02    745s] (I)       Lv  Step                                %      Real       CPU 
[12/25 13:49:02    745s] (I)      ---------------------------------------------------------------
[12/25 13:49:02    745s] (I)        0  Early Global Route kernel     100.00%  1.73 sec  2.43 sec 
[12/25 13:49:02    745s] (I)        1  Import and model               46.70%  0.81 sec  0.82 sec 
[12/25 13:49:02    745s] (I)        1  Global Routing                 26.46%  0.46 sec  0.70 sec 
[12/25 13:49:02    745s] (I)        1  Export                         19.11%  0.33 sec  0.53 sec 
[12/25 13:49:02    745s] (I)        1  Track Assignment (4T)           5.49%  0.10 sec  0.35 sec 
[12/25 13:49:02    745s] (I)        1  Export 3D cong map              1.75%  0.03 sec  0.03 sec 
[12/25 13:49:02    745s] (I)        1  Extract Global 3D Wires         0.06%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        1  Postprocess design              0.02%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        2  Create place DB                32.21%  0.56 sec  0.56 sec 
[12/25 13:49:02    745s] (I)        2  Net group 1                    17.89%  0.31 sec  0.50 sec 
[12/25 13:49:02    745s] (I)        2  Create route DB                12.93%  0.22 sec  0.23 sec 
[12/25 13:49:02    745s] (I)        2  Report wirelength              12.66%  0.22 sec  0.22 sec 
[12/25 13:49:02    745s] (I)        2  Track Assignment Kernel         5.47%  0.09 sec  0.35 sec 
[12/25 13:49:02    745s] (I)        2  Update net boxes                5.28%  0.09 sec  0.26 sec 
[12/25 13:49:02    745s] (I)        2  Net group 2                     4.13%  0.07 sec  0.11 sec 
[12/25 13:49:02    745s] (I)        2  Net group 3                     3.58%  0.06 sec  0.07 sec 
[12/25 13:49:02    745s] (I)        2  Export DB wires                 1.16%  0.02 sec  0.05 sec 
[12/25 13:49:02    745s] (I)        2  Create route kernel             0.24%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        2  Export 2D cong map              0.22%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        2  Initialization                  0.12%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        2  Others data preparation         0.04%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        3  Import place data              32.21%  0.56 sec  0.56 sec 
[12/25 13:49:02    745s] (I)        3  Import route data (4T)         12.87%  0.22 sec  0.23 sec 
[12/25 13:49:02    745s] (I)        3  Phase 1g                        5.58%  0.10 sec  0.10 sec 
[12/25 13:49:02    745s] (I)        3  Generate topology (4T)          5.38%  0.09 sec  0.30 sec 
[12/25 13:49:02    745s] (I)        3  Phase 1h                        4.45%  0.08 sec  0.08 sec 
[12/25 13:49:02    745s] (I)        3  Layer assignment (4T)           2.81%  0.05 sec  0.08 sec 
[12/25 13:49:02    745s] (I)        3  Phase 1a                        1.58%  0.03 sec  0.03 sec 
[12/25 13:49:02    745s] (I)        3  Phase 1b                        1.15%  0.02 sec  0.02 sec 
[12/25 13:49:02    745s] (I)        3  Export all nets (4T)            0.99%  0.02 sec  0.04 sec 
[12/25 13:49:02    745s] (I)        3  Phase 1e                        0.15%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        3  Set wire vias (4T)              0.11%  0.00 sec  0.01 sec 
[12/25 13:49:02    745s] (I)        3  Phase 1c                        0.00%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        3  Phase 1f                        0.00%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        3  Phase 1d                        0.00%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        4  Read nets                      23.11%  0.40 sec  0.40 sec 
[12/25 13:49:02    745s] (I)        4  Post Routing                    9.96%  0.17 sec  0.17 sec 
[12/25 13:49:02    745s] (I)        4  Read instances and placement    9.33%  0.16 sec  0.16 sec 
[12/25 13:49:02    745s] (I)        4  Model blockage capacity         5.02%  0.09 sec  0.09 sec 
[12/25 13:49:02    745s] (I)        4  Read prerouted                  2.39%  0.04 sec  0.04 sec 
[12/25 13:49:02    745s] (I)        4  Read blockages ( Layer 2-6 )    1.87%  0.03 sec  0.03 sec 
[12/25 13:49:02    745s] (I)        4  Read unlegalized nets           1.82%  0.03 sec  0.03 sec 
[12/25 13:49:02    745s] (I)        4  Pattern routing (4T)            0.75%  0.01 sec  0.02 sec 
[12/25 13:49:02    745s] (I)        4  Move terms for access (4T)      0.35%  0.01 sec  0.02 sec 
[12/25 13:49:02    745s] (I)        4  Initialize 3D grid graph        0.34%  0.01 sec  0.01 sec 
[12/25 13:49:02    745s] (I)        4  Add via demand to 2D            0.08%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        4  Read blackboxes                 0.00%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        5  Initialize 3D capacity          4.80%  0.08 sec  0.08 sec 
[12/25 13:49:02    745s] (I)        5  Read instance blockages         1.57%  0.03 sec  0.03 sec 
[12/25 13:49:02    745s] (I)        5  Read PG blockages               0.27%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        5  Read clock blockages            0.00%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        5  Read other blockages            0.00%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/25 13:49:02    745s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/25 13:49:02    745s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/25 13:49:02    745s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/25 13:49:02    745s]         Early Global Route - eGR only step done. (took cpu=0:00:02.8 real=0:00:02.1)
[12/25 13:49:02    745s]       Routing using eGR only done.
[12/25 13:49:02    745s] Net route status summary:
[12/25 13:49:02    745s]   Clock:       359 (unrouted=0, trialRouted=0, noStatus=0, routed=359, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 13:49:02    745s]   Non-clock: 123709 (unrouted=5970, trialRouted=117739, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5967, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 13:49:02    745s] 
[12/25 13:49:02    745s] CCOPT: Done with clock implementation routing.
[12/25 13:49:02    745s] 
[12/25 13:49:02    745s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.6 real=0:00:02.9)
[12/25 13:49:02    745s]     Clock implementation routing done.
[12/25 13:49:02    745s]     Leaving CCOpt scope - extractRC...
[12/25 13:49:02    745s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/25 13:49:02    745s] Extraction called for design 'toplevel_498' of instances=126902 and nets=124068 using extraction engine 'preRoute' .
[12/25 13:49:02    745s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/25 13:49:02    745s] Type 'man IMPEXT-3530' for more detail.
[12/25 13:49:02    745s] PreRoute RC Extraction called for design toplevel_498.
[12/25 13:49:02    745s] RC Extraction called in multi-corner(1) mode.
[12/25 13:49:02    745s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/25 13:49:02    745s] Type 'man IMPEXT-6197' for more detail.
[12/25 13:49:02    745s] RCMode: PreRoute
[12/25 13:49:02    745s]       RC Corner Indexes            0   
[12/25 13:49:02    745s] Capacitance Scaling Factor   : 1.00000 
[12/25 13:49:02    745s] Resistance Scaling Factor    : 1.00000 
[12/25 13:49:02    745s] Clock Cap. Scaling Factor    : 1.00000 
[12/25 13:49:02    745s] Clock Res. Scaling Factor    : 1.00000 
[12/25 13:49:02    745s] Shrink Factor                : 1.00000
[12/25 13:49:02    745s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/25 13:49:03    745s] LayerId::1 widthSet size::1
[12/25 13:49:03    745s] LayerId::2 widthSet size::1
[12/25 13:49:03    745s] LayerId::3 widthSet size::1
[12/25 13:49:03    745s] LayerId::4 widthSet size::1
[12/25 13:49:03    745s] LayerId::5 widthSet size::1
[12/25 13:49:03    745s] LayerId::6 widthSet size::1
[12/25 13:49:03    745s] LayerId::7 widthSet size::1
[12/25 13:49:03    745s] LayerId::8 widthSet size::1
[12/25 13:49:03    745s] LayerId::9 widthSet size::1
[12/25 13:49:03    745s] Updating RC grid for preRoute extraction ...
[12/25 13:49:03    745s] eee: pegSigSF::1.070000
[12/25 13:49:03    745s] Initializing multi-corner resistance tables ...
[12/25 13:49:03    745s] eee: l::1 avDens::0.107317 usedTrk::17600.000000 availTrk::164000.000000 sigTrk::17600.000000
[12/25 13:49:03    745s] eee: l::2 avDens::0.271361 usedTrk::43390.613732 availTrk::159900.000000 sigTrk::43390.613732
[12/25 13:49:03    745s] eee: l::3 avDens::0.345368 usedTrk::55258.958979 availTrk::160000.000000 sigTrk::55258.958979
[12/25 13:49:03    745s] eee: l::4 avDens::0.161371 usedTrk::25722.605806 availTrk::159400.000000 sigTrk::25722.605806
[12/25 13:49:03    745s] eee: l::5 avDens::0.124537 usedTrk::19191.144994 availTrk::154100.000000 sigTrk::19191.144994
[12/25 13:49:03    745s] eee: l::6 avDens::0.043171 usedTrk::3246.454751 availTrk::75200.000000 sigTrk::3246.454751
[12/25 13:49:03    745s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:49:03    745s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:49:03    745s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:49:03    745s] {RT default_rc_corner 0 6 6 0}
[12/25 13:49:03    745s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274514 ; uaWl: 1.000000 ; uaWlH: 0.330786 ; aWlH: 0.000000 ; Pmax: 0.852200 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/25 13:49:03    746s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2860.754M)
[12/25 13:49:03    746s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/25 13:49:03    746s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/25 13:49:03    746s]     Leaving CCOpt scope - Initializing placement interface...
[12/25 13:49:03    746s] OPERPROF: Starting DPlace-Init at level 1, MEM:2860.8M, EPOCH TIME: 1671997743.968274
[12/25 13:49:03    746s] z: 2, totalTracks: 1
[12/25 13:49:03    746s] z: 4, totalTracks: 1
[12/25 13:49:03    746s] z: 6, totalTracks: 1
[12/25 13:49:03    746s] z: 8, totalTracks: 1
[12/25 13:49:03    746s] #spOpts: VtWidth mergeVia=F 
[12/25 13:49:04    746s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2860.8M, EPOCH TIME: 1671997744.072125
[12/25 13:49:04    746s] 
[12/25 13:49:04    746s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:49:04    746s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.079, REAL:0.079, MEM:2860.8M, EPOCH TIME: 1671997744.151105
[12/25 13:49:04    746s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2860.8MB).
[12/25 13:49:04    746s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.211, REAL:0.213, MEM:2860.8M, EPOCH TIME: 1671997744.180814
[12/25 13:49:04    746s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/25 13:49:04    746s]     Legalizer reserving space for clock trees
[12/25 13:49:04    746s]     Calling post conditioning for eGRPC...
[12/25 13:49:04    746s]       eGRPC...
[12/25 13:49:04    746s]         eGRPC active optimizations:
[12/25 13:49:04    746s]          - Move Down
[12/25 13:49:04    746s]          - Downsizing before DRV sizing
[12/25 13:49:04    746s]          - DRV fixing with sizing
[12/25 13:49:04    746s]          - Move to fanout
[12/25 13:49:04    746s]          - Cloning
[12/25 13:49:04    746s]         
[12/25 13:49:04    746s]         Currently running CTS, using active skew data
[12/25 13:49:04    746s]         Reset bufferability constraints...
[12/25 13:49:04    746s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/25 13:49:04    746s]         Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/25 13:49:04    746s] End AAE Lib Interpolated Model. (MEM=2860.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:49:04    747s]         Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.8 real=0:00:00.2)
[12/25 13:49:04    747s]         Reset bufferability constraints done. (took cpu=0:00:00.8 real=0:00:00.2)
[12/25 13:49:04    747s]         Clock DAG stats eGRPC initial state:
[12/25 13:49:04    747s]           cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:49:04    747s]           misc counts      : r=4, pp=2
[12/25 13:49:04    747s]           cell areas       : b=3579.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3612.000um^2
[12/25 13:49:04    747s]           cell capacitance : b=2.224pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.257pF
[12/25 13:49:04    747s]           sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:49:04    747s]           wire capacitance : top=0.000pF, trunk=1.383pF, leaf=13.107pF, total=14.490pF
[12/25 13:49:04    747s]           wire lengths     : top=0.000um, trunk=12220.690um, leaf=114676.890um, total=126897.580um
[12/25 13:49:04    747s]           hp wire lengths  : top=0.000um, trunk=8557.400um, leaf=29513.300um, total=38070.700um
[12/25 13:49:04    747s]         Clock DAG net violations eGRPC initial state: none
[12/25 13:49:04    747s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/25 13:49:04    747s]           Trunk : target=0.118ns count=42 avg=0.073ns sd=0.032ns min=0.000ns max=0.116ns {17 <= 0.071ns, 12 <= 0.094ns, 7 <= 0.106ns, 4 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:49:04    747s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.020ns max=0.105ns {14 <= 0.071ns, 297 <= 0.094ns, 9 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:49:04    747s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/25 13:49:04    747s]            Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 13 FRICGX11BA10TR: 305 BUFX5BA10TR: 12 
[12/25 13:49:04    747s]            Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:49:04    747s]           NICGs: AND2X8MA10TR: 1 
[12/25 13:49:04    747s]          Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 13:49:04    747s]         Clock DAG hash eGRPC initial state: 2335177708078416350 8762447618267333946
[12/25 13:49:04    747s]         Clock DAG hash eGRPC initial state: 2335177708078416350 8762447618267333946
[12/25 13:49:05    748s]         Primary reporting skew groups eGRPC initial state:
[12/25 13:49:05    748s]           skew_group my_clk/mode: insertion delay [min=0.423, max=0.477, avg=0.457, sd=0.012], skew [0.054 vs 0.058], 100% {0.423, 0.477} (wid=0.127 ws=0.070) (gid=0.387 gs=0.052)
[12/25 13:49:05    748s]               min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_19_/CK
[12/25 13:49:05    748s]               max path sink: vproc_top_genblk3_icache_way1/lines_reg_31__80_/CK
[12/25 13:49:05    748s]         Skew group summary eGRPC initial state:
[12/25 13:49:05    748s]           skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.194, max=0.196, avg=0.195, sd=0.001], skew [0.002 vs 0.058], 100% {0.194, 0.196} (wid=0.068 ws=0.002) (gid=0.131 gs=0.005)
[12/25 13:49:05    748s]           skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.194, max=0.194, avg=0.194, sd=0.000], skew [0.000 vs 0.058], 100% {0.194, 0.194} (wid=0.068 ws=0.000) (gid=0.126 gs=0.000)
[12/25 13:49:05    748s]           skew_group my_clk/mode: insertion delay [min=0.423, max=0.477, avg=0.457, sd=0.012], skew [0.054 vs 0.058], 100% {0.423, 0.477} (wid=0.127 ws=0.070) (gid=0.387 gs=0.052)
[12/25 13:49:05    748s]         eGRPC Moving buffers...
[12/25 13:49:05    748s]           Clock DAG hash before 'eGRPC Moving buffers': 2335177708078416350 8762447618267333946
[12/25 13:49:05    748s]           Violation analysis...
[12/25 13:49:06    749s]           Violation analysis done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/25 13:49:06    749s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/25 13:49:06    749s]             cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:49:06    749s]             misc counts      : r=4, pp=2
[12/25 13:49:06    749s]             cell areas       : b=3579.200um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3612.000um^2
[12/25 13:49:06    749s]             cell capacitance : b=2.224pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.257pF
[12/25 13:49:06    749s]             sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:49:06    749s]             wire capacitance : top=0.000pF, trunk=1.383pF, leaf=13.107pF, total=14.490pF
[12/25 13:49:06    749s]             wire lengths     : top=0.000um, trunk=12220.690um, leaf=114676.890um, total=126897.580um
[12/25 13:49:06    749s]             hp wire lengths  : top=0.000um, trunk=8557.400um, leaf=29513.300um, total=38070.700um
[12/25 13:49:06    749s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[12/25 13:49:06    749s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/25 13:49:06    749s]             Trunk : target=0.118ns count=42 avg=0.073ns sd=0.032ns min=0.000ns max=0.116ns {17 <= 0.071ns, 12 <= 0.094ns, 7 <= 0.106ns, 4 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:49:06    749s]             Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.020ns max=0.105ns {14 <= 0.071ns, 297 <= 0.094ns, 9 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:49:06    749s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/25 13:49:06    749s]              Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 13 FRICGX11BA10TR: 305 BUFX5BA10TR: 12 
[12/25 13:49:06    749s]              Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:49:06    749s]             NICGs: AND2X8MA10TR: 1 
[12/25 13:49:06    749s]            Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 13:49:06    749s]           Clock DAG hash after 'eGRPC Moving buffers': 2335177708078416350 8762447618267333946
[12/25 13:49:06    749s]           Clock DAG hash after 'eGRPC Moving buffers': 2335177708078416350 8762447618267333946
[12/25 13:49:06    749s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/25 13:49:06    749s]             skew_group my_clk/mode: insertion delay [min=0.423, max=0.477], skew [0.054 vs 0.058]
[12/25 13:49:06    749s]                 min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_19_/CK
[12/25 13:49:06    749s]                 max path sink: vproc_top_genblk3_icache_way1/lines_reg_31__80_/CK
[12/25 13:49:06    749s]           Skew group summary after 'eGRPC Moving buffers':
[12/25 13:49:06    749s]             skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.194, max=0.196], skew [0.002 vs 0.058]
[12/25 13:49:06    749s]             skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.194, max=0.194], skew [0.000 vs 0.058]
[12/25 13:49:06    749s]             skew_group my_clk/mode: insertion delay [min=0.423, max=0.477], skew [0.054 vs 0.058]
[12/25 13:49:06    749s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:49:06    749s]         eGRPC Moving buffers done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/25 13:49:06    749s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/25 13:49:06    749s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 2335177708078416350 8762447618267333946
[12/25 13:49:06    749s]           Artificially removing long paths...
[12/25 13:49:06    749s]             Clock DAG hash before 'Artificially removing long paths': 2335177708078416350 8762447618267333946
[12/25 13:49:06    750s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:49:06    750s]           Artificially removing long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/25 13:49:06    750s]           Modifying slew-target multiplier from 1 to 0.9
[12/25 13:49:07    750s]           Downsizing prefiltering...
[12/25 13:49:07    750s]           Downsizing prefiltering done.
[12/25 13:49:07    750s]           Downsizing: Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 0 of 2 cells
[12/25 13:49:07    750s]           Original list had 2 cells:
[12/25 13:49:07    750s]           BUFX16MA10TR BUFX5BA10TR 
[12/25 13:49:07    750s]           Library trimming was not able to trim any cells:
[12/25 13:49:07    750s]           BUFX16MA10TR BUFX5BA10TR 
[12/25 13:49:07    750s]           Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 0 of 2 cells
[12/25 13:49:07    750s]           Original list had 2 cells:
[12/25 13:49:07    750s]           FRICGX13BA10TR FRICGX11BA10TR 
[12/25 13:49:07    750s]           Library trimming was not able to trim any cells:
[12/25 13:49:07    750s]           FRICGX13BA10TR FRICGX11BA10TR 
[12/25 13:49:07    750s]           ...20% ...40% ...60% ...80% ...100% 
[12/25 13:49:08    751s]           DoDownSizing Summary : numSized = 2, numUnchanged = 254, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 19, numSkippedDueToCloseToSkewTarget = 84
[12/25 13:49:08    751s]           CCOpt-eGRPC Downsizing: considered: 256, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 3, attempted: 253, unsuccessful: 0, sized: 2
[12/25 13:49:08    751s]           Downsizing prefiltering...
[12/25 13:49:08    751s]           Downsizing prefiltering done.
[12/25 13:49:08    751s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/25 13:49:08    751s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 1
[12/25 13:49:08    751s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/25 13:49:08    751s]           Reverting slew-target multiplier from 0.9 to 1
[12/25 13:49:08    751s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/25 13:49:08    751s]             cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:49:08    751s]             misc counts      : r=4, pp=2
[12/25 13:49:08    751s]             cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 13:49:08    751s]             cell capacitance : b=2.223pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.255pF
[12/25 13:49:08    751s]             sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:49:08    751s]             wire capacitance : top=0.000pF, trunk=1.383pF, leaf=13.107pF, total=14.490pF
[12/25 13:49:08    751s]             wire lengths     : top=0.000um, trunk=12220.690um, leaf=114676.890um, total=126897.580um
[12/25 13:49:08    751s]             hp wire lengths  : top=0.000um, trunk=8557.400um, leaf=29513.300um, total=38070.700um
[12/25 13:49:08    751s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[12/25 13:49:08    751s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/25 13:49:08    751s]             Trunk : target=0.118ns count=42 avg=0.073ns sd=0.033ns min=0.000ns max=0.116ns {17 <= 0.071ns, 11 <= 0.094ns, 8 <= 0.106ns, 4 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:49:08    751s]             Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.020ns max=0.105ns {14 <= 0.071ns, 297 <= 0.094ns, 9 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:49:08    751s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/25 13:49:08    751s]              Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 13:49:08    751s]              Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:49:08    751s]             NICGs: AND2X8MA10TR: 1 
[12/25 13:49:08    751s]            Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 13:49:08    751s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11857322756015634427 17021382566451545447
[12/25 13:49:09    752s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11857322756015634427 17021382566451545447
[12/25 13:49:09    752s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/25 13:49:09    752s]             skew_group my_clk/mode: insertion delay [min=0.423, max=0.477], skew [0.054 vs 0.058]
[12/25 13:49:09    752s]                 min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_19_/CK
[12/25 13:49:09    752s]                 max path sink: vproc_top_genblk3_icache_way1/lines_reg_31__80_/CK
[12/25 13:49:09    752s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/25 13:49:09    752s]             skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.194, max=0.196], skew [0.002 vs 0.058]
[12/25 13:49:09    752s]             skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.194, max=0.194], skew [0.000 vs 0.058]
[12/25 13:49:09    752s]             skew_group my_clk/mode: insertion delay [min=0.423, max=0.477], skew [0.054 vs 0.058]
[12/25 13:49:09    752s]           Legalizer API calls during this step: 257 succeeded with high effort: 257 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:49:09    752s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/25 13:49:09    752s]         eGRPC Fixing DRVs...
[12/25 13:49:09    752s]           Clock DAG hash before 'eGRPC Fixing DRVs': 11857322756015634427 17021382566451545447
[12/25 13:49:09    752s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/25 13:49:09    752s]           CCOpt-eGRPC: considered: 359, tested: 359, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/25 13:49:09    752s]           
[12/25 13:49:09    752s]           PRO Statistics: Fix DRVs (cell sizing):
[12/25 13:49:09    752s]           =======================================
[12/25 13:49:09    752s]           
[12/25 13:49:09    752s]           Cell changes by Net Type:
[12/25 13:49:09    752s]           
[12/25 13:49:09    752s]           -------------------------------------------------------------------------------------------------
[12/25 13:49:09    752s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/25 13:49:09    752s]           -------------------------------------------------------------------------------------------------
[12/25 13:49:09    752s]           top                0            0           0            0                    0                0
[12/25 13:49:09    752s]           trunk              0            0           0            0                    0                0
[12/25 13:49:09    752s]           leaf               0            0           0            0                    0                0
[12/25 13:49:09    752s]           -------------------------------------------------------------------------------------------------
[12/25 13:49:09    752s]           Total              0            0           0            0                    0                0
[12/25 13:49:09    752s]           -------------------------------------------------------------------------------------------------
[12/25 13:49:09    752s]           
[12/25 13:49:09    752s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/25 13:49:09    752s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/25 13:49:09    752s]           
[12/25 13:49:09    752s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/25 13:49:09    752s]             cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:49:09    752s]             misc counts      : r=4, pp=2
[12/25 13:49:09    752s]             cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 13:49:09    752s]             cell capacitance : b=2.223pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.255pF
[12/25 13:49:09    752s]             sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:49:09    752s]             wire capacitance : top=0.000pF, trunk=1.383pF, leaf=13.107pF, total=14.490pF
[12/25 13:49:09    752s]             wire lengths     : top=0.000um, trunk=12220.690um, leaf=114676.890um, total=126897.580um
[12/25 13:49:09    752s]             hp wire lengths  : top=0.000um, trunk=8557.400um, leaf=29513.300um, total=38070.700um
[12/25 13:49:09    752s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[12/25 13:49:09    752s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/25 13:49:09    752s]             Trunk : target=0.118ns count=42 avg=0.073ns sd=0.033ns min=0.000ns max=0.116ns {17 <= 0.071ns, 11 <= 0.094ns, 8 <= 0.106ns, 4 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:49:09    752s]             Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.020ns max=0.105ns {14 <= 0.071ns, 297 <= 0.094ns, 9 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:49:09    752s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/25 13:49:09    752s]              Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 13:49:09    752s]              Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:49:09    752s]             NICGs: AND2X8MA10TR: 1 
[12/25 13:49:09    752s]            Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 13:49:09    752s]           Clock DAG hash after 'eGRPC Fixing DRVs': 11857322756015634427 17021382566451545447
[12/25 13:49:09    752s]           Clock DAG hash after 'eGRPC Fixing DRVs': 11857322756015634427 17021382566451545447
[12/25 13:49:09    752s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/25 13:49:09    752s]             skew_group my_clk/mode: insertion delay [min=0.423, max=0.477], skew [0.054 vs 0.058]
[12/25 13:49:09    752s]                 min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_19_/CK
[12/25 13:49:09    752s]                 max path sink: vproc_top_genblk3_icache_way1/lines_reg_31__80_/CK
[12/25 13:49:09    752s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/25 13:49:09    752s]             skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.194, max=0.196], skew [0.002 vs 0.058]
[12/25 13:49:09    752s]             skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.194, max=0.194], skew [0.000 vs 0.058]
[12/25 13:49:09    752s]             skew_group my_clk/mode: insertion delay [min=0.423, max=0.477], skew [0.054 vs 0.058]
[12/25 13:49:09    752s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:49:09    752s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/25 13:49:09    752s]         
[12/25 13:49:09    752s]         Slew Diagnostics: After DRV fixing
[12/25 13:49:09    752s]         ==================================
[12/25 13:49:09    752s]         
[12/25 13:49:09    752s]         Global Causes:
[12/25 13:49:09    752s]         
[12/25 13:49:09    752s]         -------------------------------------
[12/25 13:49:09    752s]         Cause
[12/25 13:49:09    752s]         -------------------------------------
[12/25 13:49:09    752s]         DRV fixing with buffering is disabled
[12/25 13:49:09    752s]         -------------------------------------
[12/25 13:49:09    752s]         
[12/25 13:49:09    752s]         Top 5 overslews:
[12/25 13:49:09    752s]         
[12/25 13:49:09    752s]         ---------------------------------
[12/25 13:49:09    752s]         Overslew    Causes    Driving Pin
[12/25 13:49:09    752s]         ---------------------------------
[12/25 13:49:09    752s]           (empty table)
[12/25 13:49:09    752s]         ---------------------------------
[12/25 13:49:09    752s]         
[12/25 13:49:09    752s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/25 13:49:09    752s]         
[12/25 13:49:09    752s]         -------------------
[12/25 13:49:09    752s]         Cause    Occurences
[12/25 13:49:09    752s]         -------------------
[12/25 13:49:09    752s]           (empty table)
[12/25 13:49:09    752s]         -------------------
[12/25 13:49:09    752s]         
[12/25 13:49:09    752s]         Violation diagnostics counts from the 0 nodes that have violations:
[12/25 13:49:09    752s]         
[12/25 13:49:09    752s]         -------------------
[12/25 13:49:09    752s]         Cause    Occurences
[12/25 13:49:09    752s]         -------------------
[12/25 13:49:09    752s]           (empty table)
[12/25 13:49:09    752s]         -------------------
[12/25 13:49:09    752s]         
[12/25 13:49:09    752s]         Reconnecting optimized routes...
[12/25 13:49:09    752s]         Reset timing graph...
[12/25 13:49:09    752s] Ignoring AAE DB Resetting ...
[12/25 13:49:09    752s]         Reset timing graph done.
[12/25 13:49:10    753s]         Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/25 13:49:10    753s]         Violation analysis...
[12/25 13:49:10    753s] End AAE Lib Interpolated Model. (MEM=2919.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:49:10    753s]         Violation analysis done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/25 13:49:10    753s]         Clock instances to consider for cloning: 0
[12/25 13:49:10    753s]         Reset timing graph...
[12/25 13:49:10    753s] Ignoring AAE DB Resetting ...
[12/25 13:49:10    753s]         Reset timing graph done.
[12/25 13:49:10    753s]         Set dirty flag on 2 instances, 4 nets
[12/25 13:49:10    753s]         Clock DAG stats before routing clock trees:
[12/25 13:49:10    753s]           cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:49:10    753s]           misc counts      : r=4, pp=2
[12/25 13:49:10    753s]           cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 13:49:10    753s]           cell capacitance : b=2.223pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.255pF
[12/25 13:49:10    753s]           sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:49:10    753s]           wire capacitance : top=0.000pF, trunk=1.383pF, leaf=13.107pF, total=14.490pF
[12/25 13:49:10    753s]           wire lengths     : top=0.000um, trunk=12220.690um, leaf=114676.890um, total=126897.580um
[12/25 13:49:10    753s]           hp wire lengths  : top=0.000um, trunk=8557.400um, leaf=29513.300um, total=38070.700um
[12/25 13:49:10    753s]         Clock DAG net violations before routing clock trees: none
[12/25 13:49:10    753s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/25 13:49:10    753s]           Trunk : target=0.118ns count=42 avg=0.073ns sd=0.033ns min=0.000ns max=0.116ns {17 <= 0.071ns, 11 <= 0.094ns, 8 <= 0.106ns, 4 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:49:10    753s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.020ns max=0.105ns {14 <= 0.071ns, 297 <= 0.094ns, 9 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:49:10    753s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/25 13:49:10    753s]            Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 13:49:10    753s]            Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:49:10    753s]           NICGs: AND2X8MA10TR: 1 
[12/25 13:49:10    753s]          Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 13:49:10    753s]         Clock DAG hash before routing clock trees: 11857322756015634427 17021382566451545447
[12/25 13:49:10    753s]         Clock DAG hash before routing clock trees: 11857322756015634427 17021382566451545447
[12/25 13:49:10    753s]         Primary reporting skew groups before routing clock trees:
[12/25 13:49:10    753s]           skew_group my_clk/mode: insertion delay [min=0.423, max=0.477, avg=0.458, sd=0.012], skew [0.054 vs 0.058], 100% {0.423, 0.477} (wid=0.127 ws=0.070) (gid=0.387 gs=0.052)
[12/25 13:49:10    753s]               min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_19_/CK
[12/25 13:49:10    753s]               max path sink: vproc_top_genblk3_icache_way1/lines_reg_31__80_/CK
[12/25 13:49:10    753s]         Skew group summary before routing clock trees:
[12/25 13:49:10    753s]           skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.194, max=0.196, avg=0.195, sd=0.001], skew [0.002 vs 0.058], 100% {0.194, 0.196} (wid=0.068 ws=0.002) (gid=0.131 gs=0.005)
[12/25 13:49:10    753s]           skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.194, max=0.194, avg=0.194, sd=0.000], skew [0.000 vs 0.058], 100% {0.194, 0.194} (wid=0.068 ws=0.000) (gid=0.126 gs=0.000)
[12/25 13:49:11    754s]           skew_group my_clk/mode: insertion delay [min=0.423, max=0.477, avg=0.458, sd=0.012], skew [0.054 vs 0.058], 100% {0.423, 0.477} (wid=0.127 ws=0.070) (gid=0.387 gs=0.052)
[12/25 13:49:11    754s]       eGRPC done.
[12/25 13:49:11    754s]     Calling post conditioning for eGRPC done.
[12/25 13:49:11    754s]   eGR Post Conditioning loop iteration 0 done.
[12/25 13:49:11    754s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/25 13:49:11    754s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/25 13:49:11    754s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2919.4M, EPOCH TIME: 1671997751.126923
[12/25 13:49:11    754s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.025, REAL:0.025, MEM:2676.4M, EPOCH TIME: 1671997751.151863
[12/25 13:49:11    754s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:49:11    754s]   Leaving CCOpt scope - ClockRefiner...
[12/25 13:49:11    754s]   Assigned high priority to 0 instances.
[12/25 13:49:11    754s]   Soft fixed 355 clock instances.
[12/25 13:49:11    754s]   Performing Single Pass Refine Place.
[12/25 13:49:11    754s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/25 13:49:11    754s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2676.4M, EPOCH TIME: 1671997751.190122
[12/25 13:49:11    754s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2676.4M, EPOCH TIME: 1671997751.190260
[12/25 13:49:11    754s] z: 2, totalTracks: 1
[12/25 13:49:11    754s] z: 4, totalTracks: 1
[12/25 13:49:11    754s] z: 6, totalTracks: 1
[12/25 13:49:11    754s] z: 8, totalTracks: 1
[12/25 13:49:11    754s] #spOpts: VtWidth mergeVia=F 
[12/25 13:49:11    754s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2676.4M, EPOCH TIME: 1671997751.294673
[12/25 13:49:11    754s] Info: 355 insts are soft-fixed.
[12/25 13:49:11    754s] 
[12/25 13:49:11    754s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:49:11    754s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.088, REAL:0.088, MEM:2676.4M, EPOCH TIME: 1671997751.382739
[12/25 13:49:11    754s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2676.4MB).
[12/25 13:49:11    754s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.222, MEM:2676.4M, EPOCH TIME: 1671997751.411865
[12/25 13:49:11    754s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.221, REAL:0.222, MEM:2676.4M, EPOCH TIME: 1671997751.411903
[12/25 13:49:11    754s] TDRefine: refinePlace mode is spiral
[12/25 13:49:11    754s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2702082.6
[12/25 13:49:11    754s] OPERPROF: Starting RefinePlace at level 1, MEM:2676.4M, EPOCH TIME: 1671997751.411971
[12/25 13:49:11    754s] *** Starting refinePlace (0:12:34 mem=2676.4M) ***
[12/25 13:49:11    754s] Total net bbox length = 2.217e+06 (1.160e+06 1.057e+06) (ext = 1.413e+03)
[12/25 13:49:11    754s] 
[12/25 13:49:11    754s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:49:11    754s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/25 13:49:11    754s] Info: 355 insts are soft-fixed.
[12/25 13:49:11    754s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:49:11    754s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:49:11    754s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:49:11    754s] (I)      Default power domain name = toplevel_498
[12/25 13:49:11    754s] .Default power domain name = toplevel_498
[12/25 13:49:11    754s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2676.4M, EPOCH TIME: 1671997751.654713
[12/25 13:49:11    754s] Starting refinePlace ...
[12/25 13:49:11    754s] Default power domain name = toplevel_498
[12/25 13:49:11    754s] .One DDP V2 for no tweak run.
[12/25 13:49:11    754s] Default power domain name = toplevel_498
[12/25 13:49:11    754s] .** Cut row section cpu time 0:00:00.0.
[12/25 13:49:12    755s]    Spread Effort: high, standalone mode, useDDP on.
[12/25 13:49:12    755s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=2706.1MB) @(0:12:35 - 0:12:36).
[12/25 13:49:12    755s] Move report: preRPlace moves 4460 insts, mean move: 1.42 um, max move: 10.40 um 
[12/25 13:49:12    755s] 	Max move on inst (vproc_top_genblk3_icache_way0/lines_reg_24__23_): (386.00, 548.00) --> (392.40, 552.00)
[12/25 13:49:12    755s] 	Length: 20 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: DFFQX0P5MA10TR
[12/25 13:49:12    755s] wireLenOptFixPriorityInst 30604 inst fixed
[12/25 13:49:13    756s] 
[12/25 13:49:13    756s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/25 13:49:13    757s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/25 13:49:13    757s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/25 13:49:13    757s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/25 13:49:13    757s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=2707.1MB) @(0:12:36 - 0:12:38).
[12/25 13:49:13    757s] Move report: Detail placement moves 4460 insts, mean move: 1.42 um, max move: 10.40 um 
[12/25 13:49:13    757s] 	Max move on inst (vproc_top_genblk3_icache_way0/lines_reg_24__23_): (386.00, 548.00) --> (392.40, 552.00)
[12/25 13:49:13    757s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 2707.1MB
[12/25 13:49:13    757s] Statistics of distance of Instance movement in refine placement:
[12/25 13:49:13    757s]   maximum (X+Y) =        10.40 um
[12/25 13:49:13    757s]   inst (vproc_top_genblk3_icache_way0/lines_reg_24__23_) with max move: (386, 548) -> (392.4, 552)
[12/25 13:49:13    757s]   mean    (X+Y) =         1.42 um
[12/25 13:49:13    757s] Summary Report:
[12/25 13:49:13    757s] Instances move: 4460 (out of 114902 movable)
[12/25 13:49:13    757s] Instances flipped: 0
[12/25 13:49:13    757s] Mean displacement: 1.42 um
[12/25 13:49:13    757s] Max displacement: 10.40 um (Instance: vproc_top_genblk3_icache_way0/lines_reg_24__23_) (386, 548) -> (392.4, 552)
[12/25 13:49:13    757s] 	Length: 20 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: DFFQX0P5MA10TR
[12/25 13:49:13    757s] Total instances moved : 4460
[12/25 13:49:13    757s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.290, REAL:2.234, MEM:2707.1M, EPOCH TIME: 1671997753.888957
[12/25 13:49:13    757s] Total net bbox length = 2.221e+06 (1.162e+06 1.058e+06) (ext = 1.413e+03)
[12/25 13:49:13    757s] Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 2707.1MB
[12/25 13:49:13    757s] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:02.0, mem=2707.1MB) @(0:12:34 - 0:12:38).
[12/25 13:49:13    757s] *** Finished refinePlace (0:12:38 mem=2707.1M) ***
[12/25 13:49:13    757s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2702082.6
[12/25 13:49:13    757s] OPERPROF: Finished RefinePlace at level 1, CPU:3.603, REAL:2.549, MEM:2707.1M, EPOCH TIME: 1671997753.960514
[12/25 13:49:13    757s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2707.1M, EPOCH TIME: 1671997753.960551
[12/25 13:49:13    758s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.020, MEM:2668.1M, EPOCH TIME: 1671997753.980347
[12/25 13:49:13    758s]   ClockRefiner summary
[12/25 13:49:13    758s]   All clock instances: Moved 1288, flipped 350 and cell swapped 0 (out of a total of 30963).
[12/25 13:49:13    758s]   The largest move was 10.4 um for vproc_top_genblk3_icache_way0/lines_reg_24__23_.
[12/25 13:49:13    758s]   Non-sink clock instances: Moved 2, flipped 1 and cell swapped 0 (out of a total of 358).
[12/25 13:49:13    758s]   The largest move was 4.2 um for mmu_storage_controller/qspi_controller/state_reg_1_.
[12/25 13:49:13    758s]   Clock sinks: Moved 1286, flipped 349 and cell swapped 0 (out of a total of 30605).
[12/25 13:49:13    758s]   The largest move was 10.4 um for vproc_top_genblk3_icache_way0/lines_reg_24__23_.
[12/25 13:49:13    758s]   Restoring pStatusCts on 355 clock instances.
[12/25 13:49:13    758s]   Revert refine place priority changes on 0 instances.
[12/25 13:49:13    758s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.9 real=0:00:02.8)
[12/25 13:49:14    758s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:16.4 real=0:00:14.1)
[12/25 13:49:14    758s]   CCOpt::Phase::Routing...
[12/25 13:49:14    758s]   Clock implementation routing...
[12/25 13:49:14    758s]     Leaving CCOpt scope - Routing Tools...
[12/25 13:49:14    758s] Net route status summary:
[12/25 13:49:14    758s]   Clock:       359 (unrouted=0, trialRouted=0, noStatus=0, routed=359, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 13:49:14    758s]   Non-clock: 123709 (unrouted=5970, trialRouted=117739, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5967, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 13:49:14    758s]     Routing using eGR in eGR->NR Step...
[12/25 13:49:14    758s]       Early Global Route - eGR->Nr High Frequency step...
[12/25 13:49:14    758s] (ccopt eGR): There are 359 nets for routing of which 359 have one or more fixed wires.
[12/25 13:49:15    759s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/25 13:49:15    759s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/25 13:49:15    759s] (ccopt eGR): Start to route 359 all nets
[12/25 13:49:15    759s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/25 13:49:15    759s] Started Early Global Route kernel ( Curr Mem: 2670.75 MB )
[12/25 13:49:15    759s] (I)      ==================== Layers =====================
[12/25 13:49:15    759s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:49:15    759s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 13:49:15    759s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:49:15    759s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 13:49:15    759s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 13:49:15    759s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 13:49:15    759s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 13:49:15    759s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 13:49:15    759s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 13:49:15    759s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 13:49:15    759s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 13:49:15    759s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 13:49:15    759s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 13:49:15    759s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 13:49:15    759s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 13:49:15    759s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 13:49:15    759s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 13:49:15    759s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 13:49:15    759s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 13:49:15    759s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 13:49:15    759s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:49:15    759s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 13:49:15    759s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 13:49:15    759s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 13:49:15    759s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 13:49:15    759s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 13:49:15    759s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:49:15    759s] (I)      Started Import and model ( Curr Mem: 2670.75 MB )
[12/25 13:49:15    759s] (I)      Default power domain name = toplevel_498
[12/25 13:49:15    759s] .== Non-default Options ==
[12/25 13:49:15    759s] (I)      Clean congestion better                            : true
[12/25 13:49:15    759s] (I)      Estimate vias on DPT layer                         : true
[12/25 13:49:15    759s] (I)      Clean congestion layer assignment rounds           : 3
[12/25 13:49:15    759s] (I)      Layer constraints as soft constraints              : true
[12/25 13:49:15    759s] (I)      Soft top layer                                     : true
[12/25 13:49:15    759s] (I)      Skip prospective layer relax nets                  : true
[12/25 13:49:15    759s] (I)      Better NDR handling                                : true
[12/25 13:49:15    759s] (I)      Improved NDR modeling in LA                        : true
[12/25 13:49:15    759s] (I)      Routing cost fix for NDR handling                  : true
[12/25 13:49:15    759s] (I)      Update initial WL after Phase 1a                   : true
[12/25 13:49:15    759s] (I)      Block tracks for preroutes                         : true
[12/25 13:49:15    759s] (I)      Assign IRoute by net group key                     : true
[12/25 13:49:15    759s] (I)      Block unroutable channels                          : true
[12/25 13:49:15    759s] (I)      Block unroutable channels 3D                       : true
[12/25 13:49:15    759s] (I)      Bound layer relaxed segment wl                     : true
[12/25 13:49:15    759s] (I)      Blocked pin reach length threshold                 : 2
[12/25 13:49:15    759s] (I)      Check blockage within NDR space in TA              : true
[12/25 13:49:15    759s] (I)      Skip must join for term with via pillar            : true
[12/25 13:49:15    759s] (I)      Model find APA for IO pin                          : true
[12/25 13:49:15    759s] (I)      On pin location for off pin term                   : true
[12/25 13:49:15    759s] (I)      Handle EOL spacing                                 : true
[12/25 13:49:15    759s] (I)      Merge PG vias by gap                               : true
[12/25 13:49:15    759s] (I)      Maximum routing layer                              : 6
[12/25 13:49:15    759s] (I)      Route selected nets only                           : true
[12/25 13:49:15    759s] (I)      Refine MST                                         : true
[12/25 13:49:15    759s] (I)      Honor PRL                                          : true
[12/25 13:49:15    759s] (I)      Strong congestion aware                            : true
[12/25 13:49:15    759s] (I)      Improved initial location for IRoutes              : true
[12/25 13:49:15    759s] (I)      Multi panel TA                                     : true
[12/25 13:49:15    759s] (I)      Penalize wire overlap                              : true
[12/25 13:49:15    759s] (I)      Expand small instance blockage                     : true
[12/25 13:49:15    759s] (I)      Reduce via in TA                                   : true
[12/25 13:49:15    759s] (I)      SS-aware routing                                   : true
[12/25 13:49:15    759s] (I)      Improve tree edge sharing                          : true
[12/25 13:49:15    759s] (I)      Improve 2D via estimation                          : true
[12/25 13:49:15    759s] (I)      Refine Steiner tree                                : true
[12/25 13:49:15    759s] (I)      Build spine tree                                   : true
[12/25 13:49:15    759s] (I)      Model pass through capacity                        : true
[12/25 13:49:15    759s] (I)      Extend blockages by a half GCell                   : true
[12/25 13:49:15    759s] (I)      Consider pin shapes                                : true
[12/25 13:49:15    759s] (I)      Consider pin shapes for all nodes                  : true
[12/25 13:49:15    759s] (I)      Consider NR APA                                    : true
[12/25 13:49:15    759s] (I)      Consider IO pin shape                              : true
[12/25 13:49:15    759s] (I)      Fix pin connection bug                             : true
[12/25 13:49:15    759s] (I)      Consider layer RC for local wires                  : true
[12/25 13:49:15    759s] (I)      LA-aware pin escape length                         : 2
[12/25 13:49:15    759s] (I)      Connect multiple ports                             : true
[12/25 13:49:15    759s] (I)      Split for must join                                : true
[12/25 13:49:15    759s] (I)      Number of threads                                  : 4
[12/25 13:49:15    759s] (I)      Routing effort level                               : 10000
[12/25 13:49:15    759s] (I)      Prefer layer length threshold                      : 8
[12/25 13:49:15    759s] (I)      Overflow penalty cost                              : 10
[12/25 13:49:15    759s] (I)      A-star cost                                        : 0.300000
[12/25 13:49:15    759s] (I)      Misalignment cost                                  : 10.000000
[12/25 13:49:15    759s] (I)      Threshold for short IRoute                         : 6
[12/25 13:49:15    759s] (I)      Via cost during post routing                       : 1.000000
[12/25 13:49:15    759s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/25 13:49:15    759s] (I)      Source-to-sink ratio                               : 0.300000
[12/25 13:49:15    759s] (I)      Scenic ratio bound                                 : 3.000000
[12/25 13:49:15    759s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/25 13:49:15    759s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/25 13:49:15    759s] (I)      PG-aware similar topology routing                  : true
[12/25 13:49:15    759s] (I)      Maze routing via cost fix                          : true
[12/25 13:49:15    759s] (I)      Apply PRL on PG terms                              : true
[12/25 13:49:15    759s] (I)      Apply PRL on obs objects                           : true
[12/25 13:49:15    759s] (I)      Handle range-type spacing rules                    : true
[12/25 13:49:15    759s] (I)      PG gap threshold multiplier                        : 10.000000
[12/25 13:49:15    759s] (I)      Parallel spacing query fix                         : true
[12/25 13:49:15    759s] (I)      Force source to root IR                            : true
[12/25 13:49:15    759s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/25 13:49:15    759s] (I)      Do not relax to DPT layer                          : true
[12/25 13:49:15    759s] (I)      No DPT in post routing                             : true
[12/25 13:49:15    759s] (I)      Modeling PG via merging fix                        : true
[12/25 13:49:15    759s] (I)      Shield aware TA                                    : true
[12/25 13:49:15    759s] (I)      Strong shield aware TA                             : true
[12/25 13:49:15    759s] (I)      Overflow calculation fix in LA                     : true
[12/25 13:49:15    759s] (I)      Post routing fix                                   : true
[12/25 13:49:15    759s] (I)      Strong post routing                                : true
[12/25 13:49:15    759s] (I)      Access via pillar from top                         : true
[12/25 13:49:15    759s] (I)      NDR via pillar fix                                 : true
[12/25 13:49:15    759s] (I)      Violation on path threshold                        : 1
[12/25 13:49:15    759s] (I)      Pass through capacity modeling                     : true
[12/25 13:49:15    759s] (I)      Select the non-relaxed segments in post routing stage : true
[12/25 13:49:15    759s] (I)      Select term pin box for io pin                     : true
[12/25 13:49:15    759s] (I)      Penalize NDR sharing                               : true
[12/25 13:49:15    759s] (I)      Enable special modeling                            : false
[12/25 13:49:15    759s] (I)      Keep fixed segments                                : true
[12/25 13:49:15    759s] (I)      Reorder net groups by key                          : true
[12/25 13:49:15    759s] (I)      Increase net scenic ratio                          : true
[12/25 13:49:15    759s] (I)      Method to set GCell size                           : row
[12/25 13:49:15    759s] (I)      Connect multiple ports and must join fix           : true
[12/25 13:49:15    759s] (I)      Avoid high resistance layers                       : true
[12/25 13:49:15    759s] (I)      Model find APA for IO pin fix                      : true
[12/25 13:49:15    759s] (I)      Avoid connecting non-metal layers                  : true
[12/25 13:49:15    759s] (I)      Use track pitch for NDR                            : true
[12/25 13:49:15    759s] (I)      Enable layer relax to lower layer                  : true
[12/25 13:49:15    759s] (I)      Enable layer relax to upper layer                  : true
[12/25 13:49:15    759s] (I)      Top layer relaxation fix                           : true
[12/25 13:49:15    759s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/25 13:49:15    759s] (I)      Use row-based GCell size
[12/25 13:49:15    759s] (I)      Use row-based GCell align
[12/25 13:49:15    759s] (I)      layer 0 area = 168000
[12/25 13:49:15    759s] (I)      layer 1 area = 208000
[12/25 13:49:15    759s] (I)      layer 2 area = 208000
[12/25 13:49:15    759s] (I)      layer 3 area = 208000
[12/25 13:49:15    759s] (I)      layer 4 area = 208000
[12/25 13:49:15    759s] (I)      layer 5 area = 208000
[12/25 13:49:15    759s] (I)      GCell unit size   : 4000
[12/25 13:49:15    759s] (I)      GCell multiplier  : 1
[12/25 13:49:15    759s] (I)      GCell row height  : 4000
[12/25 13:49:15    759s] (I)      Actual row height : 4000
[12/25 13:49:15    759s] (I)      GCell align ref   : 0 0
[12/25 13:49:15    759s] [NR-eGR] Track table information for default rule: 
[12/25 13:49:15    759s] [NR-eGR] M1 has no routable track
[12/25 13:49:15    759s] [NR-eGR] M2 has single uniform track structure
[12/25 13:49:15    759s] [NR-eGR] M3 has single uniform track structure
[12/25 13:49:15    759s] [NR-eGR] M4 has single uniform track structure
[12/25 13:49:15    759s] [NR-eGR] M5 has single uniform track structure
[12/25 13:49:15    759s] [NR-eGR] M6 has single uniform track structure
[12/25 13:49:15    759s] (I)      =============== Default via ================
[12/25 13:49:15    759s] (I)      +---+------------------+-------------------+
[12/25 13:49:15    759s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/25 13:49:15    759s] (I)      +---+------------------+-------------------+
[12/25 13:49:15    759s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/25 13:49:15    759s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/25 13:49:15    759s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/25 13:49:15    759s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/25 13:49:15    759s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/25 13:49:15    759s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/25 13:49:15    759s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/25 13:49:15    759s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/25 13:49:15    759s] (I)      +---+------------------+-------------------+
[12/25 13:49:15    759s] [NR-eGR] Read 14472 PG shapes
[12/25 13:49:15    759s] [NR-eGR] Read 0 clock shapes
[12/25 13:49:15    759s] [NR-eGR] Read 0 other shapes
[12/25 13:49:15    759s] [NR-eGR] #Routing Blockages  : 0
[12/25 13:49:15    759s] [NR-eGR] #Instance Blockages : 0
[12/25 13:49:15    759s] [NR-eGR] #PG Blockages       : 14472
[12/25 13:49:15    759s] [NR-eGR] #Halo Blockages     : 0
[12/25 13:49:15    759s] [NR-eGR] #Boundary Blockages : 0
[12/25 13:49:15    759s] [NR-eGR] #Clock Blockages    : 0
[12/25 13:49:15    759s] [NR-eGR] #Other Blockages    : 0
[12/25 13:49:15    759s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/25 13:49:15    759s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/25 13:49:15    759s] [NR-eGR] Read 118101 nets ( ignored 117742 )
[12/25 13:49:15    759s] [NR-eGR] Connected 0 must-join pins/ports
[12/25 13:49:15    759s] (I)      early_global_route_priority property id does not exist.
[12/25 13:49:15    759s] (I)      Read Num Blocks=19320  Num Prerouted Wires=0  Num CS=0
[12/25 13:49:15    759s] (I)      Layer 1 (V) : #blockages 18 : #preroutes 0
[12/25 13:49:15    759s] (I)      Layer 2 (H) : #blockages 12006 : #preroutes 0
[12/25 13:49:15    759s] (I)      Layer 3 (V) : #blockages 18 : #preroutes 0
[12/25 13:49:15    759s] (I)      Layer 4 (H) : #blockages 7218 : #preroutes 0
[12/25 13:49:15    759s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/25 13:49:15    759s] (I)      Moved 2 terms for better access 
[12/25 13:49:15    759s] (I)      Number of ignored nets                =      0
[12/25 13:49:15    759s] (I)      Number of connected nets              =      0
[12/25 13:49:15    759s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/25 13:49:15    759s] (I)      Number of clock nets                  =    359.  Ignored: No
[12/25 13:49:15    759s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/25 13:49:15    759s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/25 13:49:15    759s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/25 13:49:15    759s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/25 13:49:15    759s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/25 13:49:15    759s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/25 13:49:15    759s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/25 13:49:15    759s] [NR-eGR] There are 359 clock nets ( 359 with NDR ).
[12/25 13:49:15    759s] (I)      Ndr track 0 does not exist
[12/25 13:49:15    759s] (I)      Ndr track 0 does not exist
[12/25 13:49:15    759s] (I)      ---------------------Grid Graph Info--------------------
[12/25 13:49:15    759s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/25 13:49:15    759s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/25 13:49:15    759s] (I)      Site width          :   400  (dbu)
[12/25 13:49:15    759s] (I)      Row height          :  4000  (dbu)
[12/25 13:49:15    759s] (I)      GCell row height    :  4000  (dbu)
[12/25 13:49:15    759s] (I)      GCell width         :  4000  (dbu)
[12/25 13:49:15    759s] (I)      GCell height        :  4000  (dbu)
[12/25 13:49:15    759s] (I)      Grid                :   400   400     6
[12/25 13:49:15    759s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/25 13:49:15    759s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/25 13:49:15    759s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/25 13:49:15    759s] (I)      Default wire width  :   180   200   200   200   200   200
[12/25 13:49:15    759s] (I)      Default wire space  :   180   200   200   200   200   200
[12/25 13:49:15    759s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/25 13:49:15    759s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/25 13:49:15    759s] (I)      First track coord   :     0   200   200   200   200   200
[12/25 13:49:15    759s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/25 13:49:15    759s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/25 13:49:15    759s] (I)      Num of masks        :     1     1     1     1     1     1
[12/25 13:49:15    759s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/25 13:49:15    759s] (I)      --------------------------------------------------------
[12/25 13:49:15    759s] 
[12/25 13:49:15    759s] [NR-eGR] ============ Routing rule table ============
[12/25 13:49:15    759s] [NR-eGR] Rule id: 0  Nets: 359
[12/25 13:49:15    759s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/25 13:49:15    759s] (I)                    Layer    2    3    4    5    6 
[12/25 13:49:15    759s] (I)                    Pitch  800  800  800  800  800 
[12/25 13:49:15    759s] (I)             #Used tracks    2    2    2    2    2 
[12/25 13:49:15    759s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:49:15    759s] [NR-eGR] Rule id: 1  Nets: 0
[12/25 13:49:15    759s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/25 13:49:15    759s] (I)                    Layer    2    3    4    5    6 
[12/25 13:49:15    759s] (I)                    Pitch  400  400  400  400  400 
[12/25 13:49:15    759s] (I)             #Used tracks    1    1    1    1    1 
[12/25 13:49:15    759s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:49:15    759s] [NR-eGR] ========================================
[12/25 13:49:15    759s] [NR-eGR] 
[12/25 13:49:15    759s] (I)      =============== Blocked Tracks ===============
[12/25 13:49:15    759s] (I)      +-------+---------+----------+---------------+
[12/25 13:49:15    759s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/25 13:49:15    759s] (I)      +-------+---------+----------+---------------+
[12/25 13:49:15    759s] (I)      |     1 |       0 |        0 |         0.00% |
[12/25 13:49:15    759s] (I)      |     2 | 1600000 |    30000 |         1.88% |
[12/25 13:49:15    759s] (I)      |     3 | 1600000 |    13600 |         0.85% |
[12/25 13:49:15    759s] (I)      |     4 | 1600000 |    30000 |         1.88% |
[12/25 13:49:15    759s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/25 13:49:15    759s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/25 13:49:15    759s] (I)      +-------+---------+----------+---------------+
[12/25 13:49:15    759s] (I)      Finished Import and model ( CPU: 0.81 sec, Real: 0.81 sec, Curr Mem: 2731.50 MB )
[12/25 13:49:15    759s] (I)      Reset routing kernel
[12/25 13:49:15    759s] (I)      Started Global Routing ( Curr Mem: 2731.50 MB )
[12/25 13:49:15    759s] (I)      totalPins=31329  totalGlobalPin=31329 (100.00%)
[12/25 13:49:15    760s] (I)      total 2D Cap : 3158846 = (1588800 H, 1570046 V)
[12/25 13:49:15    760s] [NR-eGR] Layer group 1: route 359 net(s) in layer range [3, 4]
[12/25 13:49:15    760s] (I)      
[12/25 13:49:15    760s] (I)      ============  Phase 1a Route ============
[12/25 13:49:15    760s] (I)      Usage: 60398 = (27676 H, 32722 V) = (1.74% H, 2.08% V) = (5.535e+04um H, 6.544e+04um V)
[12/25 13:49:15    760s] (I)      
[12/25 13:49:15    760s] (I)      ============  Phase 1b Route ============
[12/25 13:49:15    760s] (I)      Usage: 60398 = (27676 H, 32722 V) = (1.74% H, 2.08% V) = (5.535e+04um H, 6.544e+04um V)
[12/25 13:49:15    760s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.207960e+05um
[12/25 13:49:15    760s] (I)      
[12/25 13:49:15    760s] (I)      ============  Phase 1c Route ============
[12/25 13:49:15    760s] (I)      Usage: 60398 = (27676 H, 32722 V) = (1.74% H, 2.08% V) = (5.535e+04um H, 6.544e+04um V)
[12/25 13:49:15    760s] (I)      
[12/25 13:49:15    760s] (I)      ============  Phase 1d Route ============
[12/25 13:49:15    760s] (I)      Usage: 60398 = (27676 H, 32722 V) = (1.74% H, 2.08% V) = (5.535e+04um H, 6.544e+04um V)
[12/25 13:49:15    760s] (I)      
[12/25 13:49:15    760s] (I)      ============  Phase 1e Route ============
[12/25 13:49:15    760s] (I)      Usage: 60398 = (27676 H, 32722 V) = (1.74% H, 2.08% V) = (5.535e+04um H, 6.544e+04um V)
[12/25 13:49:15    760s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.207960e+05um
[12/25 13:49:15    760s] (I)      
[12/25 13:49:15    760s] (I)      ============  Phase 1f Route ============
[12/25 13:49:15    760s] (I)      Usage: 60398 = (27676 H, 32722 V) = (1.74% H, 2.08% V) = (5.535e+04um H, 6.544e+04um V)
[12/25 13:49:15    760s] (I)      
[12/25 13:49:15    760s] (I)      ============  Phase 1g Route ============
[12/25 13:49:16    760s] (I)      Usage: 59815 = (27610 H, 32205 V) = (1.74% H, 2.05% V) = (5.522e+04um H, 6.441e+04um V)
[12/25 13:49:16    760s] (I)      #Nets         : 359
[12/25 13:49:16    760s] (I)      #Relaxed nets : 101
[12/25 13:49:16    760s] (I)      Wire length   : 42723
[12/25 13:49:16    760s] [NR-eGR] Create a new net group with 101 nets and layer range [3, 6]
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] (I)      ============  Phase 1h Route ============
[12/25 13:49:16    760s] (I)      Usage: 59637 = (27577 H, 32060 V) = (1.74% H, 2.04% V) = (5.515e+04um H, 6.412e+04um V)
[12/25 13:49:16    760s] (I)      total 2D Cap : 6323256 = (3153210 H, 3170046 V)
[12/25 13:49:16    760s] [NR-eGR] Layer group 2: route 101 net(s) in layer range [3, 6]
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] (I)      ============  Phase 1a Route ============
[12/25 13:49:16    760s] (I)      Usage: 77212 = (35588 H, 41624 V) = (1.13% H, 1.31% V) = (7.118e+04um H, 8.325e+04um V)
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] (I)      ============  Phase 1b Route ============
[12/25 13:49:16    760s] (I)      Usage: 77212 = (35588 H, 41624 V) = (1.13% H, 1.31% V) = (7.118e+04um H, 8.325e+04um V)
[12/25 13:49:16    760s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.544240e+05um
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] (I)      ============  Phase 1c Route ============
[12/25 13:49:16    760s] (I)      Usage: 77212 = (35588 H, 41624 V) = (1.13% H, 1.31% V) = (7.118e+04um H, 8.325e+04um V)
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] (I)      ============  Phase 1d Route ============
[12/25 13:49:16    760s] (I)      Usage: 77212 = (35588 H, 41624 V) = (1.13% H, 1.31% V) = (7.118e+04um H, 8.325e+04um V)
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] (I)      ============  Phase 1e Route ============
[12/25 13:49:16    760s] (I)      Usage: 77212 = (35588 H, 41624 V) = (1.13% H, 1.31% V) = (7.118e+04um H, 8.325e+04um V)
[12/25 13:49:16    760s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.544240e+05um
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] (I)      ============  Phase 1f Route ============
[12/25 13:49:16    760s] (I)      Usage: 77212 = (35588 H, 41624 V) = (1.13% H, 1.31% V) = (7.118e+04um H, 8.325e+04um V)
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] (I)      ============  Phase 1g Route ============
[12/25 13:49:16    760s] (I)      Usage: 76730 = (35393 H, 41337 V) = (1.12% H, 1.30% V) = (7.079e+04um H, 8.267e+04um V)
[12/25 13:49:16    760s] (I)      #Nets         : 101
[12/25 13:49:16    760s] (I)      #Relaxed nets : 100
[12/25 13:49:16    760s] (I)      Wire length   : 172
[12/25 13:49:16    760s] [NR-eGR] Create a new net group with 100 nets and layer range [2, 6]
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] (I)      ============  Phase 1h Route ============
[12/25 13:49:16    760s] (I)      Usage: 76730 = (35394 H, 41336 V) = (1.12% H, 1.30% V) = (7.079e+04um H, 8.267e+04um V)
[12/25 13:49:16    760s] (I)      total 2D Cap : 7893306 = (3153210 H, 4740096 V)
[12/25 13:49:16    760s] [NR-eGR] Layer group 3: route 100 net(s) in layer range [2, 6]
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] (I)      ============  Phase 1a Route ============
[12/25 13:49:16    760s] (I)      Usage: 111211 = (51237 H, 59974 V) = (1.62% H, 1.27% V) = (1.025e+05um H, 1.199e+05um V)
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] (I)      ============  Phase 1b Route ============
[12/25 13:49:16    760s] (I)      Usage: 111211 = (51237 H, 59974 V) = (1.62% H, 1.27% V) = (1.025e+05um H, 1.199e+05um V)
[12/25 13:49:16    760s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.224220e+05um
[12/25 13:49:16    760s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/25 13:49:16    760s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] (I)      ============  Phase 1c Route ============
[12/25 13:49:16    760s] (I)      Usage: 111211 = (51237 H, 59974 V) = (1.62% H, 1.27% V) = (1.025e+05um H, 1.199e+05um V)
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] (I)      ============  Phase 1d Route ============
[12/25 13:49:16    760s] (I)      Usage: 111211 = (51237 H, 59974 V) = (1.62% H, 1.27% V) = (1.025e+05um H, 1.199e+05um V)
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] (I)      ============  Phase 1e Route ============
[12/25 13:49:16    760s] (I)      Usage: 111211 = (51237 H, 59974 V) = (1.62% H, 1.27% V) = (1.025e+05um H, 1.199e+05um V)
[12/25 13:49:16    760s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.224220e+05um
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] (I)      ============  Phase 1f Route ============
[12/25 13:49:16    760s] (I)      Usage: 111211 = (51237 H, 59974 V) = (1.62% H, 1.27% V) = (1.025e+05um H, 1.199e+05um V)
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] (I)      ============  Phase 1g Route ============
[12/25 13:49:16    760s] (I)      Usage: 111179 = (51220 H, 59959 V) = (1.62% H, 1.26% V) = (1.024e+05um H, 1.199e+05um V)
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] (I)      ============  Phase 1h Route ============
[12/25 13:49:16    760s] (I)      Usage: 111182 = (51223 H, 59959 V) = (1.62% H, 1.26% V) = (1.024e+05um H, 1.199e+05um V)
[12/25 13:49:16    760s] (I)      
[12/25 13:49:16    760s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/25 13:49:16    760s] [NR-eGR]                        OverCon            
[12/25 13:49:16    760s] [NR-eGR]                         #Gcell     %Gcell
[12/25 13:49:16    760s] [NR-eGR]        Layer             (1-0)    OverCon
[12/25 13:49:16    760s] [NR-eGR] ----------------------------------------------
[12/25 13:49:16    760s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/25 13:49:16    760s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/25 13:49:16    760s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/25 13:49:16    760s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/25 13:49:16    760s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/25 13:49:16    760s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/25 13:49:16    760s] [NR-eGR] ----------------------------------------------
[12/25 13:49:16    760s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/25 13:49:16    760s] [NR-eGR] 
[12/25 13:49:16    760s] (I)      Finished Global Routing ( CPU: 0.70 sec, Real: 0.45 sec, Curr Mem: 2731.50 MB )
[12/25 13:49:16    760s] (I)      total 2D Cap : 7898104 = (3158002 H, 4740102 V)
[12/25 13:49:16    760s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/25 13:49:16    760s] (I)      ============= Track Assignment ============
[12/25 13:49:16    760s] (I)      Started Track Assignment (4T) ( Curr Mem: 2731.50 MB )
[12/25 13:49:16    760s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/25 13:49:16    760s] (I)      Run Multi-thread track assignment
[12/25 13:49:16    760s] (I)      Finished Track Assignment (4T) ( CPU: 0.35 sec, Real: 0.09 sec, Curr Mem: 2731.50 MB )
[12/25 13:49:16    760s] (I)      Started Export ( Curr Mem: 2731.50 MB )
[12/25 13:49:16    761s] [NR-eGR]             Length (um)     Vias 
[12/25 13:49:16    761s] [NR-eGR] ---------------------------------
[12/25 13:49:16    761s] [NR-eGR]  M1  (1H)             0   458979 
[12/25 13:49:16    761s] [NR-eGR]  M2  (2V)        867955   667144 
[12/25 13:49:16    761s] [NR-eGR]  M3  (3H)       1105147    87370 
[12/25 13:49:16    761s] [NR-eGR]  M4  (4V)        514494    33212 
[12/25 13:49:16    761s] [NR-eGR]  M5  (5H)        383363     3000 
[12/25 13:49:16    761s] [NR-eGR]  M6  (6V)         64929        0 
[12/25 13:49:16    761s] [NR-eGR]  M7  (7H)             0        0 
[12/25 13:49:16    761s] [NR-eGR]  M8  (8V)             0        0 
[12/25 13:49:16    761s] [NR-eGR]  M9  (9H)             0        0 
[12/25 13:49:16    761s] [NR-eGR] ---------------------------------
[12/25 13:49:16    761s] [NR-eGR]      Total      2935888  1249705 
[12/25 13:49:16    761s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:49:16    761s] [NR-eGR] Total half perimeter of net bounding box: 2220650um
[12/25 13:49:16    761s] [NR-eGR] Total length: 2935888um, number of vias: 1249705
[12/25 13:49:16    761s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:49:16    761s] [NR-eGR] Total eGR-routed clock nets wire length: 127082um, number of vias: 79754
[12/25 13:49:16    761s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:49:16    761s] [NR-eGR] Report for selected net(s) only.
[12/25 13:49:16    761s] [NR-eGR]             Length (um)   Vias 
[12/25 13:49:16    761s] [NR-eGR] -------------------------------
[12/25 13:49:16    761s] [NR-eGR]  M1  (1H)             0  31327 
[12/25 13:49:16    761s] [NR-eGR]  M2  (2V)         33453  35280 
[12/25 13:49:16    761s] [NR-eGR]  M3  (3H)         59957  13060 
[12/25 13:49:16    761s] [NR-eGR]  M4  (4V)         33174     87 
[12/25 13:49:16    761s] [NR-eGR]  M5  (5H)           498      0 
[12/25 13:49:16    761s] [NR-eGR]  M6  (6V)             0      0 
[12/25 13:49:16    761s] [NR-eGR]  M7  (7H)             0      0 
[12/25 13:49:16    761s] [NR-eGR]  M8  (8V)             0      0 
[12/25 13:49:16    761s] [NR-eGR]  M9  (9H)             0      0 
[12/25 13:49:16    761s] [NR-eGR] -------------------------------
[12/25 13:49:16    761s] [NR-eGR]      Total       127082  79754 
[12/25 13:49:16    761s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:49:16    761s] [NR-eGR] Total half perimeter of net bounding box: 38917um
[12/25 13:49:16    761s] [NR-eGR] Total length: 127082um, number of vias: 79754
[12/25 13:49:16    761s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:49:16    761s] [NR-eGR] Total routed clock nets wire length: 127082um, number of vias: 79754
[12/25 13:49:16    761s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:49:16    761s] (I)      Finished Export ( CPU: 0.52 sec, Real: 0.33 sec, Curr Mem: 2731.50 MB )
[12/25 13:49:16    761s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.42 sec, Real: 1.72 sec, Curr Mem: 2731.50 MB )
[12/25 13:49:16    761s] (I)      ===================================== Runtime Summary =====================================
[12/25 13:49:16    761s] (I)       Step                                        %       Start      Finish      Real       CPU 
[12/25 13:49:16    761s] (I)      -------------------------------------------------------------------------------------------
[12/25 13:49:16    761s] (I)       Early Global Route kernel             100.00%  249.65 sec  251.38 sec  1.72 sec  2.42 sec 
[12/25 13:49:16    761s] (I)       +-Import and model                     46.78%  249.66 sec  250.46 sec  0.81 sec  0.81 sec 
[12/25 13:49:16    761s] (I)       | +-Create place DB                    32.37%  249.66 sec  250.21 sec  0.56 sec  0.55 sec 
[12/25 13:49:16    761s] (I)       | | +-Import place data                32.36%  249.66 sec  250.21 sec  0.56 sec  0.55 sec 
[12/25 13:49:16    761s] (I)       | | | +-Read instances and placement    9.23%  249.66 sec  249.82 sec  0.16 sec  0.16 sec 
[12/25 13:49:16    761s] (I)       | | | +-Read nets                      23.12%  249.82 sec  250.21 sec  0.40 sec  0.40 sec 
[12/25 13:49:16    761s] (I)       | +-Create route DB                    12.78%  250.21 sec  250.43 sec  0.22 sec  0.23 sec 
[12/25 13:49:16    761s] (I)       | | +-Import route data (4T)           12.73%  250.22 sec  250.43 sec  0.22 sec  0.23 sec 
[12/25 13:49:16    761s] (I)       | | | +-Read blockages ( Layer 2-6 )    1.83%  250.22 sec  250.25 sec  0.03 sec  0.03 sec 
[12/25 13:49:16    761s] (I)       | | | | +-Read routing blockages        0.00%  250.22 sec  250.22 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | | | +-Read instance blockages       1.55%  250.22 sec  250.25 sec  0.03 sec  0.03 sec 
[12/25 13:49:16    761s] (I)       | | | | +-Read PG blockages             0.25%  250.25 sec  250.25 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | | | +-Read clock blockages          0.00%  250.25 sec  250.25 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | | | +-Read other blockages          0.00%  250.25 sec  250.25 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | | | +-Read boundary cut boxes       0.00%  250.25 sec  250.25 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | | +-Read blackboxes                 0.00%  250.25 sec  250.25 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | | +-Read prerouted                  2.32%  250.25 sec  250.29 sec  0.04 sec  0.04 sec 
[12/25 13:49:16    761s] (I)       | | | +-Read unlegalized nets           1.76%  250.29 sec  250.32 sec  0.03 sec  0.03 sec 
[12/25 13:49:16    761s] (I)       | | | +-Read nets                       0.26%  250.32 sec  250.33 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | | +-Set up via pillars              0.00%  250.34 sec  250.34 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | | +-Initialize 3D grid graph        0.36%  250.34 sec  250.34 sec  0.01 sec  0.01 sec 
[12/25 13:49:16    761s] (I)       | | | +-Model blockage capacity         5.13%  250.34 sec  250.43 sec  0.09 sec  0.09 sec 
[12/25 13:49:16    761s] (I)       | | | | +-Initialize 3D capacity        4.90%  250.34 sec  250.43 sec  0.08 sec  0.08 sec 
[12/25 13:49:16    761s] (I)       | | | +-Move terms for access (4T)      0.25%  250.43 sec  250.43 sec  0.00 sec  0.01 sec 
[12/25 13:49:16    761s] (I)       | +-Read aux data                       0.00%  250.43 sec  250.43 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | +-Others data preparation             0.05%  250.43 sec  250.44 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | +-Create route kernel                 0.26%  250.44 sec  250.44 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       +-Global Routing                       26.15%  250.46 sec  250.91 sec  0.45 sec  0.70 sec 
[12/25 13:49:16    761s] (I)       | +-Initialization                      0.11%  250.46 sec  250.46 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | +-Net group 1                        17.36%  250.47 sec  250.76 sec  0.30 sec  0.49 sec 
[12/25 13:49:16    761s] (I)       | | +-Generate topology (4T)            3.65%  250.47 sec  250.53 sec  0.06 sec  0.23 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1a                          1.06%  250.54 sec  250.56 sec  0.02 sec  0.02 sec 
[12/25 13:49:16    761s] (I)       | | | +-Pattern routing (4T)            0.50%  250.55 sec  250.56 sec  0.01 sec  0.01 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1b                          0.70%  250.56 sec  250.57 sec  0.01 sec  0.01 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1c                          0.00%  250.57 sec  250.57 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1d                          0.00%  250.57 sec  250.57 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1e                          0.05%  250.57 sec  250.57 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | | +-Route legalization              0.00%  250.57 sec  250.57 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1f                          0.00%  250.57 sec  250.57 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1g                          4.70%  250.57 sec  250.65 sec  0.08 sec  0.08 sec 
[12/25 13:49:16    761s] (I)       | | | +-Post Routing                    4.69%  250.57 sec  250.65 sec  0.08 sec  0.08 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1h                          4.07%  250.67 sec  250.74 sec  0.07 sec  0.07 sec 
[12/25 13:49:16    761s] (I)       | | | +-Post Routing                    4.05%  250.67 sec  250.73 sec  0.07 sec  0.07 sec 
[12/25 13:49:16    761s] (I)       | | +-Layer assignment (4T)             1.61%  250.74 sec  250.76 sec  0.03 sec  0.05 sec 
[12/25 13:49:16    761s] (I)       | +-Net group 2                         4.21%  250.76 sec  250.84 sec  0.07 sec  0.13 sec 
[12/25 13:49:16    761s] (I)       | | +-Generate topology (4T)            1.40%  250.76 sec  250.79 sec  0.02 sec  0.08 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1a                          0.38%  250.80 sec  250.81 sec  0.01 sec  0.01 sec 
[12/25 13:49:16    761s] (I)       | | | +-Pattern routing (4T)            0.20%  250.81 sec  250.81 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1b                          0.24%  250.81 sec  250.82 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1c                          0.00%  250.82 sec  250.82 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1d                          0.00%  250.82 sec  250.82 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1e                          0.05%  250.82 sec  250.82 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | | +-Route legalization              0.00%  250.82 sec  250.82 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1f                          0.00%  250.82 sec  250.82 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1g                          0.95%  250.82 sec  250.83 sec  0.02 sec  0.02 sec 
[12/25 13:49:16    761s] (I)       | | | +-Post Routing                    0.95%  250.82 sec  250.83 sec  0.02 sec  0.02 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1h                          0.06%  250.83 sec  250.83 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | | +-Post Routing                    0.06%  250.83 sec  250.83 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Layer assignment (4T)             0.11%  250.83 sec  250.84 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | +-Net group 3                         3.69%  250.84 sec  250.90 sec  0.06 sec  0.08 sec 
[12/25 13:49:16    761s] (I)       | | +-Generate topology (4T)            0.03%  250.84 sec  250.84 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1a                          0.24%  250.86 sec  250.86 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | | +-Pattern routing (4T)            0.11%  250.86 sec  250.86 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | | +-Add via demand to 2D            0.09%  250.86 sec  250.86 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1b                          0.24%  250.86 sec  250.87 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1c                          0.00%  250.87 sec  250.87 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1d                          0.00%  250.87 sec  250.87 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1e                          0.05%  250.87 sec  250.87 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | | +-Route legalization              0.00%  250.87 sec  250.87 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1f                          0.00%  250.87 sec  250.87 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1g                          0.08%  250.87 sec  250.87 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | | +-Post Routing                    0.08%  250.87 sec  250.87 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Phase 1h                          0.08%  250.87 sec  250.87 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | | +-Post Routing                    0.07%  250.87 sec  250.87 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | | +-Layer assignment (4T)             1.13%  250.88 sec  250.90 sec  0.02 sec  0.03 sec 
[12/25 13:49:16    761s] (I)       +-Export 3D cong map                    1.71%  250.91 sec  250.94 sec  0.03 sec  0.03 sec 
[12/25 13:49:16    761s] (I)       | +-Export 2D cong map                  0.22%  250.94 sec  250.94 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       +-Extract Global 3D Wires               0.06%  250.94 sec  250.94 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       +-Track Assignment (4T)                 5.48%  250.94 sec  251.04 sec  0.09 sec  0.35 sec 
[12/25 13:49:16    761s] (I)       | +-Initialization                      0.00%  250.94 sec  250.94 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       | +-Track Assignment Kernel             5.46%  250.94 sec  251.04 sec  0.09 sec  0.35 sec 
[12/25 13:49:16    761s] (I)       | +-Free Memory                         0.00%  251.04 sec  251.04 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       +-Export                               19.39%  251.04 sec  251.37 sec  0.33 sec  0.52 sec 
[12/25 13:49:16    761s] (I)       | +-Export DB wires                     1.37%  251.04 sec  251.06 sec  0.02 sec  0.04 sec 
[12/25 13:49:16    761s] (I)       | | +-Export all nets (4T)              1.20%  251.04 sec  251.06 sec  0.02 sec  0.04 sec 
[12/25 13:49:16    761s] (I)       | | +-Set wire vias (4T)                0.11%  251.06 sec  251.06 sec  0.00 sec  0.01 sec 
[12/25 13:49:16    761s] (I)       | +-Report wirelength                  12.56%  251.06 sec  251.28 sec  0.22 sec  0.22 sec 
[12/25 13:49:16    761s] (I)       | +-Update net boxes                    5.44%  251.28 sec  251.37 sec  0.09 sec  0.27 sec 
[12/25 13:49:16    761s] (I)       | +-Update timing                       0.00%  251.37 sec  251.37 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)       +-Postprocess design                    0.01%  251.37 sec  251.37 sec  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)      ==================== Summary by functions =====================
[12/25 13:49:16    761s] (I)       Lv  Step                                %      Real       CPU 
[12/25 13:49:16    761s] (I)      ---------------------------------------------------------------
[12/25 13:49:16    761s] (I)        0  Early Global Route kernel     100.00%  1.72 sec  2.42 sec 
[12/25 13:49:16    761s] (I)        1  Import and model               46.78%  0.81 sec  0.81 sec 
[12/25 13:49:16    761s] (I)        1  Global Routing                 26.15%  0.45 sec  0.70 sec 
[12/25 13:49:16    761s] (I)        1  Export                         19.39%  0.33 sec  0.52 sec 
[12/25 13:49:16    761s] (I)        1  Track Assignment (4T)           5.48%  0.09 sec  0.35 sec 
[12/25 13:49:16    761s] (I)        1  Export 3D cong map              1.71%  0.03 sec  0.03 sec 
[12/25 13:49:16    761s] (I)        1  Extract Global 3D Wires         0.06%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        1  Postprocess design              0.01%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        2  Create place DB                32.37%  0.56 sec  0.55 sec 
[12/25 13:49:16    761s] (I)        2  Net group 1                    17.36%  0.30 sec  0.49 sec 
[12/25 13:49:16    761s] (I)        2  Create route DB                12.78%  0.22 sec  0.23 sec 
[12/25 13:49:16    761s] (I)        2  Report wirelength              12.56%  0.22 sec  0.22 sec 
[12/25 13:49:16    761s] (I)        2  Track Assignment Kernel         5.46%  0.09 sec  0.35 sec 
[12/25 13:49:16    761s] (I)        2  Update net boxes                5.44%  0.09 sec  0.27 sec 
[12/25 13:49:16    761s] (I)        2  Net group 2                     4.21%  0.07 sec  0.13 sec 
[12/25 13:49:16    761s] (I)        2  Net group 3                     3.69%  0.06 sec  0.08 sec 
[12/25 13:49:16    761s] (I)        2  Export DB wires                 1.37%  0.02 sec  0.04 sec 
[12/25 13:49:16    761s] (I)        2  Create route kernel             0.26%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        2  Export 2D cong map              0.22%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        2  Initialization                  0.12%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        2  Others data preparation         0.05%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        3  Import place data              32.36%  0.56 sec  0.55 sec 
[12/25 13:49:16    761s] (I)        3  Import route data (4T)         12.73%  0.22 sec  0.23 sec 
[12/25 13:49:16    761s] (I)        3  Phase 1g                        5.73%  0.10 sec  0.10 sec 
[12/25 13:49:16    761s] (I)        3  Generate topology (4T)          5.08%  0.09 sec  0.31 sec 
[12/25 13:49:16    761s] (I)        3  Phase 1h                        4.21%  0.07 sec  0.07 sec 
[12/25 13:49:16    761s] (I)        3  Layer assignment (4T)           2.85%  0.05 sec  0.08 sec 
[12/25 13:49:16    761s] (I)        3  Phase 1a                        1.67%  0.03 sec  0.03 sec 
[12/25 13:49:16    761s] (I)        3  Export all nets (4T)            1.20%  0.02 sec  0.04 sec 
[12/25 13:49:16    761s] (I)        3  Phase 1b                        1.18%  0.02 sec  0.02 sec 
[12/25 13:49:16    761s] (I)        3  Phase 1e                        0.15%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        3  Set wire vias (4T)              0.11%  0.00 sec  0.01 sec 
[12/25 13:49:16    761s] (I)        3  Phase 1c                        0.00%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        3  Phase 1f                        0.00%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        3  Phase 1d                        0.00%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        4  Read nets                      23.38%  0.40 sec  0.40 sec 
[12/25 13:49:16    761s] (I)        4  Post Routing                    9.88%  0.17 sec  0.17 sec 
[12/25 13:49:16    761s] (I)        4  Read instances and placement    9.23%  0.16 sec  0.16 sec 
[12/25 13:49:16    761s] (I)        4  Model blockage capacity         5.13%  0.09 sec  0.09 sec 
[12/25 13:49:16    761s] (I)        4  Read prerouted                  2.32%  0.04 sec  0.04 sec 
[12/25 13:49:16    761s] (I)        4  Read blockages ( Layer 2-6 )    1.83%  0.03 sec  0.03 sec 
[12/25 13:49:16    761s] (I)        4  Read unlegalized nets           1.76%  0.03 sec  0.03 sec 
[12/25 13:49:16    761s] (I)        4  Pattern routing (4T)            0.81%  0.01 sec  0.02 sec 
[12/25 13:49:16    761s] (I)        4  Initialize 3D grid graph        0.36%  0.01 sec  0.01 sec 
[12/25 13:49:16    761s] (I)        4  Move terms for access (4T)      0.25%  0.00 sec  0.01 sec 
[12/25 13:49:16    761s] (I)        4  Add via demand to 2D            0.09%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        4  Read blackboxes                 0.00%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        5  Initialize 3D capacity          4.90%  0.08 sec  0.08 sec 
[12/25 13:49:16    761s] (I)        5  Read instance blockages         1.55%  0.03 sec  0.03 sec 
[12/25 13:49:16    761s] (I)        5  Read PG blockages               0.25%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        5  Read clock blockages            0.00%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        5  Read other blockages            0.00%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/25 13:49:16    761s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/25 13:49:16    761s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/25 13:49:16    761s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/25 13:49:16    761s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:02.7 real=0:00:02.0)
[12/25 13:49:16    761s]     Routing using eGR in eGR->NR Step done.
[12/25 13:49:16    761s]     Routing using NR in eGR->NR Step...
[12/25 13:49:16    761s] 
[12/25 13:49:16    761s] CCOPT: Preparing to route 359 clock nets with NanoRoute.
[12/25 13:49:16    761s]   All net are default rule.
[12/25 13:49:16    761s]   Preferred NanoRoute mode settings: Current
[12/25 13:49:16    761s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/25 13:49:16    761s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/25 13:49:17    761s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/25 13:49:17    761s]       Clock detailed routing...
[12/25 13:49:17    761s]         NanoRoute...
[12/25 13:49:17    761s] % Begin globalDetailRoute (date=12/25 13:49:17, mem=2345.3M)
[12/25 13:49:17    761s] 
[12/25 13:49:17    761s] globalDetailRoute
[12/25 13:49:17    761s] 
[12/25 13:49:17    761s] #Start globalDetailRoute on Sun Dec 25 13:49:17 2022
[12/25 13:49:17    761s] #
[12/25 13:49:17    761s] ### Time Record (globalDetailRoute) is installed.
[12/25 13:49:17    761s] ### Time Record (Pre Callback) is installed.
[12/25 13:49:17    761s] ### Time Record (Pre Callback) is uninstalled.
[12/25 13:49:17    761s] ### Time Record (DB Import) is installed.
[12/25 13:49:17    761s] ### Time Record (Timing Data Generation) is installed.
[12/25 13:49:17    761s] ### Time Record (Timing Data Generation) is uninstalled.
[12/25 13:49:17    762s] ### Net info: total nets: 124068
[12/25 13:49:17    762s] ### Net info: dirty nets: 0
[12/25 13:49:17    762s] ### Net info: marked as disconnected nets: 0
[12/25 13:49:17    763s] #num needed restored net=0
[12/25 13:49:17    763s] #need_extraction net=0 (total=124068)
[12/25 13:49:18    763s] ### Net info: fully routed nets: 359
[12/25 13:49:18    763s] ### Net info: trivial (< 2 pins) nets: 5967
[12/25 13:49:18    763s] ### Net info: unrouted nets: 117742
[12/25 13:49:18    763s] ### Net info: re-extraction nets: 0
[12/25 13:49:18    763s] ### Net info: selected nets: 359
[12/25 13:49:18    763s] ### Net info: ignored nets: 0
[12/25 13:49:18    763s] ### Net info: skip routing nets: 0
[12/25 13:49:18    763s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/25 13:49:18    763s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/25 13:49:18    764s] ### import design signature (23): route=889466743 fixed_route=118671478 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=900614786 dirty_area=0 del_dirty_area=0 cell=255026679 placement=1878462840 pin_access=1 inst_pattern=1
[12/25 13:49:18    764s] ### Time Record (DB Import) is uninstalled.
[12/25 13:49:18    764s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/25 13:49:18    764s] #Wire/Via statistics before line assignment ...
[12/25 13:49:18    764s] #Total number of nets with non-default rule or having extra spacing = 359
[12/25 13:49:18    764s] #Total wire length = 127082 um.
[12/25 13:49:18    764s] #Total half perimeter of net bounding box = 39255 um.
[12/25 13:49:18    764s] #Total wire length on LAYER M1 = 0 um.
[12/25 13:49:18    764s] #Total wire length on LAYER M2 = 33453 um.
[12/25 13:49:18    764s] #Total wire length on LAYER M3 = 59957 um.
[12/25 13:49:18    764s] #Total wire length on LAYER M4 = 33174 um.
[12/25 13:49:18    764s] #Total wire length on LAYER M5 = 498 um.
[12/25 13:49:18    764s] #Total wire length on LAYER M6 = 0 um.
[12/25 13:49:18    764s] #Total wire length on LAYER M7 = 0 um.
[12/25 13:49:18    764s] #Total wire length on LAYER M8 = 0 um.
[12/25 13:49:18    764s] #Total wire length on LAYER M9 = 0 um.
[12/25 13:49:18    764s] #Total number of vias = 79754
[12/25 13:49:18    764s] #Up-Via Summary (total 79754):
[12/25 13:49:18    764s] #           
[12/25 13:49:18    764s] #-----------------------
[12/25 13:49:18    764s] # M1              31327
[12/25 13:49:18    764s] # M2              35280
[12/25 13:49:18    764s] # M3              13060
[12/25 13:49:18    764s] # M4                 87
[12/25 13:49:18    764s] #-----------------------
[12/25 13:49:18    764s] #                 79754 
[12/25 13:49:18    764s] #
[12/25 13:49:18    764s] ### Time Record (Data Preparation) is installed.
[12/25 13:49:18    764s] #Start routing data preparation on Sun Dec 25 13:49:18 2022
[12/25 13:49:18    764s] #
[12/25 13:49:18    764s] #Minimum voltage of a net in the design = 0.000.
[12/25 13:49:18    764s] #Maximum voltage of a net in the design = 1.100.
[12/25 13:49:18    764s] #Voltage range [0.000 - 1.100] has 124066 nets.
[12/25 13:49:18    764s] #Voltage range [0.000 - 0.000] has 1 net.
[12/25 13:49:18    764s] #Voltage range [0.900 - 1.100] has 1 net.
[12/25 13:49:18    764s] ### Time Record (Cell Pin Access) is installed.
[12/25 13:49:18    764s] #Initial pin access analysis.
[12/25 13:49:20    771s] #Detail pin access analysis.
[12/25 13:49:20    771s] ### Time Record (Cell Pin Access) is uninstalled.
[12/25 13:49:22    772s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/25 13:49:22    772s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 13:49:22    772s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 13:49:22    772s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 13:49:22    772s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 13:49:22    772s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 13:49:22    772s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 13:49:22    772s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/25 13:49:22    772s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/25 13:49:22    772s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2400.75 (MB), peak = 2626.43 (MB)
[12/25 13:49:22    773s] #Regenerating Ggrids automatically.
[12/25 13:49:22    773s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/25 13:49:22    773s] #Using automatically generated G-grids.
[12/25 13:49:22    773s] #Done routing data preparation.
[12/25 13:49:22    773s] #cpu time = 00:00:09, elapsed time = 00:00:04, memory = 2413.57 (MB), peak = 2626.43 (MB)
[12/25 13:49:22    773s] ### Time Record (Data Preparation) is uninstalled.
[12/25 13:49:22    773s] #
[12/25 13:49:22    773s] #Connectivity extraction summary:
[12/25 13:49:22    773s] #359 routed net(s) are imported.
[12/25 13:49:22    773s] #5965 nets are fixed|skipped|trivial (not extracted).
[12/25 13:49:22    773s] #Total number of nets = 6324.
[12/25 13:49:22    773s] ### Total number of dirty nets = 361.
[12/25 13:49:22    773s] #
[12/25 13:49:23    773s] #Data initialization: cpu:00:00:09, real:00:00:04, mem:2.4 GB, peak:2.6 GB --2.14 [4]--
[12/25 13:49:23    773s] LayerId::1 widthSet size::1
[12/25 13:49:23    773s] LayerId::2 widthSet size::1
[12/25 13:49:23    773s] LayerId::3 widthSet size::1
[12/25 13:49:23    773s] LayerId::4 widthSet size::1
[12/25 13:49:23    773s] LayerId::5 widthSet size::1
[12/25 13:49:23    773s] LayerId::6 widthSet size::1
[12/25 13:49:23    773s] LayerId::7 widthSet size::1
[12/25 13:49:23    773s] LayerId::8 widthSet size::1
[12/25 13:49:23    773s] LayerId::9 widthSet size::1
[12/25 13:49:23    773s] Updating RC grid for preRoute extraction ...
[12/25 13:49:23    773s] eee: pegSigSF::1.070000
[12/25 13:49:23    773s] Initializing multi-corner resistance tables ...
[12/25 13:49:23    773s] eee: l::1 avDens::0.107317 usedTrk::17600.000000 availTrk::164000.000000 sigTrk::17600.000000
[12/25 13:49:23    773s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:49:23    773s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:49:23    773s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:49:23    773s] eee: l::5 avDens::0.000600 usedTrk::24.600000 availTrk::41000.000000 sigTrk::24.600000
[12/25 13:49:23    773s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:49:23    773s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:49:23    773s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:49:23    773s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:49:23    773s] {RT default_rc_corner 0 6 6 0}
[12/25 13:49:23    773s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.852200 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/25 13:49:23    773s] #Successfully loaded pre-route RC model
[12/25 13:49:23    773s] #Enabled timing driven Line Assignment.
[12/25 13:49:23    773s] ### Time Record (Line Assignment) is installed.
[12/25 13:49:23    773s] #
[12/25 13:49:23    773s] #Begin Line Assignment ...
[12/25 13:49:23    773s] #
[12/25 13:49:23    773s] #Begin build data ...
[12/25 13:49:23    774s] #
[12/25 13:49:23    774s] #Distribution of nets:
[12/25 13:49:23    774s] #     5965 ( 0         pin),      2 ( 1         pin),  71127 ( 2         pin),
[12/25 13:49:23    774s] #    32401 ( 3         pin),   3800 ( 4         pin),   1438 ( 5         pin),
[12/25 13:49:23    774s] #      868 ( 6         pin),    437 ( 7         pin),    339 ( 8         pin),
[12/25 13:49:23    774s] #     1983 ( 9         pin),   2816 (10-19      pin),    501 (20-29      pin),
[12/25 13:49:23    774s] #     1197 (30-39      pin),    237 (40-49      pin),    239 (50-59      pin),
[12/25 13:49:23    774s] #      201 (60-69      pin),    208 (70-79      pin),      1 (80-89      pin),
[12/25 13:49:23    774s] #       85 (90-99      pin),    223 (100-199    pin),      0 (>=2000     pin).
[12/25 13:49:23    774s] #Total: 124068 nets, 359 fully global routed, 359 clocks, 2 tie-nets,
[12/25 13:49:23    774s] #       359 nets have extra space, 359 nets have layer range,
[12/25 13:49:23    774s] #       359 nets have weight, 359 nets have avoid detour,
[12/25 13:49:23    774s] #       359 nets have priority.
[12/25 13:49:23    774s] #
[12/25 13:49:23    774s] #Nets in 1 layer range:
[12/25 13:49:23    774s] #   (M3, M4) :      359 ( 0.3%)
[12/25 13:49:23    774s] #
[12/25 13:49:23    774s] #Nets in 1 priority group:
[12/25 13:49:23    774s] #  clock:      359 ( 0.3%)
[12/25 13:49:23    774s] #
[12/25 13:49:23    774s] #359 nets selected.
[12/25 13:49:23    774s] #
[12/25 13:49:23    774s] #End build data: cpu:00:00:01, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.88 [4]--
[12/25 13:49:23    774s] #
[12/25 13:49:23    774s] #Net length summary:
[12/25 13:49:23    774s] #Layer   H-Len   V-Len         Total       #Up-Via
[12/25 13:49:23    774s] #-------------------------------------------------
[12/25 13:49:23    774s] #   M1       0       0       0(  0%)   31327( 39%)
[12/25 13:49:23    774s] #   M2       0   33452   33452( 26%)   35280( 44%)
[12/25 13:49:23    774s] #   M3   59956       0   59956( 47%)   13060( 16%)
[12/25 13:49:23    774s] #   M4       0   33174   33174( 26%)      87(  0%)
[12/25 13:49:23    774s] #   M5     498       0     498(  0%)       0(  0%)
[12/25 13:49:23    774s] #   M6       0       0       0(  0%)       0(  0%)
[12/25 13:49:23    774s] #   M7       0       0       0(  0%)       0(  0%)
[12/25 13:49:23    774s] #   M8       0       0       0(  0%)       0(  0%)
[12/25 13:49:23    774s] #   M9       0       0       0(  0%)       0(  0%)
[12/25 13:49:23    774s] #-------------------------------------------------
[12/25 13:49:23    774s] #        60454   66627  127082         79754      
[12/25 13:49:25    779s] ### Top 4 overlap violations ...
[12/25 13:49:25    779s] ###   Net: vproc_top_v_core_vregfile/CTS_11
[12/25 13:49:25    779s] ###     M3: (102.70050, 162.85000, 103.61950, 162.95000), length: 0.91900, total: 0.91900
[12/25 13:49:25    779s] ###       vproc_top_v_core_vregfile/CTS_11
[12/25 13:49:25    779s] ###   Net: external_qspi_ck_o
[12/25 13:49:25    779s] ###     M3: (798.89050, 480.05000, 799.73950, 480.15000), length: 0.84900, total: 0.84900
[12/25 13:49:25    779s] ###       fixed object
[12/25 13:49:25    779s] ###   Net: clk
[12/25 13:49:25    779s] ###     M3: (0.26050, 10.05000, 1.09950, 10.15000), length: 0.83900, total: 0.83900
[12/25 13:49:25    779s] ###       fixed object
[12/25 13:49:25    779s] ###   Net: vproc_top_genblk3_icache_way0/CTS_6
[12/25 13:49:25    779s] ###     M3: (575.30050, 690.85000, 576.09950, 690.95000), length: 0.79900, total: 0.79900
[12/25 13:49:25    779s] ###       CTS_64
[12/25 13:49:25    779s] #
[12/25 13:49:25    779s] #Net length and overlap summary:
[12/25 13:49:25    779s] #Layer   H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[12/25 13:49:25    779s] #---------------------------------------------------------------------------------------------
[12/25 13:49:25    779s] #   M1     416       0     416(  0%)   31327( 42%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/25 13:49:25    779s] #   M2       0   36670   36670( 29%)   31984( 43%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/25 13:49:25    779s] #   M3   58772       0   58772( 46%)   10404( 14%)       0(  0%)      0(  0.0%)      4(  0.0%)
[12/25 13:49:25    779s] #   M4       0   31082   31082( 24%)      65(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/25 13:49:25    779s] #   M5     481       0     481(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/25 13:49:25    779s] #   M6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/25 13:49:25    779s] #   M7       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/25 13:49:25    779s] #   M8       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/25 13:49:25    779s] #   M9       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/25 13:49:25    779s] #---------------------------------------------------------------------------------------------
[12/25 13:49:25    779s] #        59669   67753  127422         73780             0            0              4        
[12/25 13:49:25    779s] #
[12/25 13:49:25    779s] #Line Assignment statistics:
[12/25 13:49:25    779s] #Cpu time = 00:00:05
[12/25 13:49:25    779s] #Elapsed time = 00:00:02
[12/25 13:49:25    779s] #Increased memory = 25.83 (MB)
[12/25 13:49:25    779s] #Total memory = 2507.61 (MB)
[12/25 13:49:25    779s] #Peak memory = 2626.43 (MB)
[12/25 13:49:25    779s] #End Line Assignment: cpu:00:00:06, real:00:00:02, mem:2.4 GB, peak:2.6 GB --2.37 [4]--
[12/25 13:49:25    779s] #
[12/25 13:49:25    779s] #Begin assignment summary ...
[12/25 13:49:25    779s] #
[12/25 13:49:25    779s] #  Total number of segments             = 17467
[12/25 13:49:25    779s] #  Total number of overlap segments     =     2 (  0.0%)
[12/25 13:49:25    779s] #  Total number of assigned segments    = 17465 (100.0%)
[12/25 13:49:25    779s] #  Total number of shifted segments     =   384 (  2.2%)
[12/25 13:49:25    779s] #  Average movement of shifted segments =     6.90 tracks
[12/25 13:49:25    779s] #
[12/25 13:49:25    779s] #  Total number of overlaps             =     0
[12/25 13:49:25    779s] #  Total length of overlaps             =     0 um
[12/25 13:49:25    779s] #
[12/25 13:49:25    779s] #End assignment summary.
[12/25 13:49:25    779s] ### Time Record (Line Assignment) is uninstalled.
[12/25 13:49:25    779s] #Wire/Via statistics after line assignment ...
[12/25 13:49:25    779s] #Total number of nets with non-default rule or having extra spacing = 359
[12/25 13:49:25    779s] #Total wire length = 120845 um.
[12/25 13:49:25    779s] #Total half perimeter of net bounding box = 39255 um.
[12/25 13:49:25    779s] #Total wire length on LAYER M1 = 99 um.
[12/25 13:49:25    779s] #Total wire length on LAYER M2 = 30414 um.
[12/25 13:49:25    779s] #Total wire length on LAYER M3 = 58769 um.
[12/25 13:49:25    779s] #Total wire length on LAYER M4 = 31083 um.
[12/25 13:49:25    779s] #Total wire length on LAYER M5 = 481 um.
[12/25 13:49:25    779s] #Total wire length on LAYER M6 = 0 um.
[12/25 13:49:25    779s] #Total wire length on LAYER M7 = 0 um.
[12/25 13:49:25    779s] #Total wire length on LAYER M8 = 0 um.
[12/25 13:49:25    779s] #Total wire length on LAYER M9 = 0 um.
[12/25 13:49:25    779s] #Total number of vias = 73780
[12/25 13:49:25    779s] #Up-Via Summary (total 73780):
[12/25 13:49:25    779s] #           
[12/25 13:49:25    779s] #-----------------------
[12/25 13:49:25    779s] # M1              31327
[12/25 13:49:25    779s] # M2              31984
[12/25 13:49:25    779s] # M3              10404
[12/25 13:49:25    779s] # M4                 65
[12/25 13:49:25    779s] #-----------------------
[12/25 13:49:25    779s] #                 73780 
[12/25 13:49:25    779s] #
[12/25 13:49:25    779s] #Routing data preparation, pin analysis, line assignment statistics:
[12/25 13:49:25    779s] #Cpu time = 00:00:16
[12/25 13:49:25    779s] #Elapsed time = 00:00:07
[12/25 13:49:25    779s] #Increased memory = 112.61 (MB)
[12/25 13:49:25    779s] #Total memory = 2494.71 (MB)
[12/25 13:49:25    779s] #Peak memory = 2626.43 (MB)
[12/25 13:49:25    779s] #RTESIG:78da8d924f4b033110c53dfb2986b4870a5633f9db3d7811bcaa14f5bac46eba2cee2625
[12/25 13:49:25    779s] #       9b55faed8d4510a54d3c26f965e6bd37339bbfdcad8130bc42badc512a6a84fb35432aa9
[12/25 13:49:25    779s] #       5aa214e29a619d9e9e6fc9f96cfef0f8c4808019c7ae75f5e01b7bb3e9fde60d623774ae
[12/25 13:49:25    779s] #       3ddc10588c31a4d3254ca30d30da18d3e9e2fbbb8618260b8b57effba304720d5bd38f39
[12/25 13:49:25    779s] #       86710a8cc2a273d1b6369ce854fdaed3ec9d19ba0d34766ba63efec1398a9232c993f9e8
[12/25 13:49:25    779s] #       77bef7ed1e7a9f0c7f74a16058e9151033459fb0688333617f94abb82ada46a45f0a92ca
[12/25 13:49:25    779s] #       54ccba69384149550c59725e6ea764d27ea0b2fd945280323f0dd46964e49de7c3429da4
[12/25 13:49:25    779s] #       93311ad798d0649b6aa98138eff2d22a21ca362b4d8b79552bf113456ebf29435085cda4
[12/25 13:49:25    779s] #       ac2aaf384ddb568604fe07ca8670f60981c23dd6
[12/25 13:49:25    779s] #
[12/25 13:49:25    779s] #Skip comparing routing design signature in db-snapshot flow
[12/25 13:49:25    779s] #Using multithreading with 4 threads.
[12/25 13:49:25    779s] ### Time Record (Detail Routing) is installed.
[12/25 13:49:26    780s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/25 13:49:26    780s] #
[12/25 13:49:26    780s] #Start Detail Routing..
[12/25 13:49:26    780s] #start initial detail routing ...
[12/25 13:49:26    780s] ### Design has 124068 dirty nets
[12/25 13:50:07    941s] #   number of violations = 2
[12/25 13:50:07    941s] #
[12/25 13:50:07    941s] #    By Layer and Type :
[12/25 13:50:07    941s] #	         MetSpc    Short   Totals
[12/25 13:50:07    941s] #	M1            0        0        0
[12/25 13:50:07    941s] #	M2            0        0        0
[12/25 13:50:07    941s] #	M3            1        1        2
[12/25 13:50:07    941s] #	Totals        1        1        2
[12/25 13:50:07    941s] #cpu time = 00:02:41, elapsed time = 00:00:41, memory = 2496.84 (MB), peak = 2629.68 (MB)
[12/25 13:50:07    941s] #start 1st optimization iteration ...
[12/25 13:50:07    942s] #   number of violations = 0
[12/25 13:50:07    942s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2497.43 (MB), peak = 2629.68 (MB)
[12/25 13:50:07    942s] #Complete Detail Routing.
[12/25 13:50:07    942s] #Total number of nets with non-default rule or having extra spacing = 359
[12/25 13:50:07    942s] #Total wire length = 135977 um.
[12/25 13:50:07    942s] #Total half perimeter of net bounding box = 39255 um.
[12/25 13:50:07    942s] #Total wire length on LAYER M1 = 2 um.
[12/25 13:50:07    942s] #Total wire length on LAYER M2 = 20827 um.
[12/25 13:50:07    942s] #Total wire length on LAYER M3 = 72632 um.
[12/25 13:50:07    942s] #Total wire length on LAYER M4 = 42034 um.
[12/25 13:50:07    942s] #Total wire length on LAYER M5 = 481 um.
[12/25 13:50:07    942s] #Total wire length on LAYER M6 = 0 um.
[12/25 13:50:07    942s] #Total wire length on LAYER M7 = 0 um.
[12/25 13:50:07    942s] #Total wire length on LAYER M8 = 0 um.
[12/25 13:50:07    942s] #Total wire length on LAYER M9 = 0 um.
[12/25 13:50:07    942s] #Total number of vias = 79017
[12/25 13:50:07    942s] #Up-Via Summary (total 79017):
[12/25 13:50:07    942s] #           
[12/25 13:50:07    942s] #-----------------------
[12/25 13:50:07    942s] # M1              31330
[12/25 13:50:07    942s] # M2              29434
[12/25 13:50:07    942s] # M3              18190
[12/25 13:50:07    942s] # M4                 63
[12/25 13:50:07    942s] #-----------------------
[12/25 13:50:07    942s] #                 79017 
[12/25 13:50:07    942s] #
[12/25 13:50:07    942s] #Total number of DRC violations = 0
[12/25 13:50:07    942s] ### Time Record (Detail Routing) is uninstalled.
[12/25 13:50:07    942s] #Cpu time = 00:02:42
[12/25 13:50:07    942s] #Elapsed time = 00:00:42
[12/25 13:50:07    942s] #Increased memory = 0.22 (MB)
[12/25 13:50:07    942s] #Total memory = 2494.93 (MB)
[12/25 13:50:07    942s] #Peak memory = 2629.68 (MB)
[12/25 13:50:07    942s] #Skip updating routing design signature in db-snapshot flow
[12/25 13:50:07    942s] #detailRoute Statistics:
[12/25 13:50:07    942s] #Cpu time = 00:02:42
[12/25 13:50:07    942s] #Elapsed time = 00:00:42
[12/25 13:50:07    942s] #Increased memory = 0.22 (MB)
[12/25 13:50:07    942s] #Total memory = 2494.93 (MB)
[12/25 13:50:07    942s] #Peak memory = 2629.68 (MB)
[12/25 13:50:07    942s] ### Time Record (DB Export) is installed.
[12/25 13:50:07    942s] ### export design design signature (30): route=860260750 fixed_route=118671478 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1483154074 dirty_area=0 del_dirty_area=0 cell=255026679 placement=1878462840 pin_access=1180877041 inst_pattern=1
[12/25 13:50:08    943s] ### Time Record (DB Export) is uninstalled.
[12/25 13:50:08    943s] ### Time Record (Post Callback) is installed.
[12/25 13:50:08    943s] ### Time Record (Post Callback) is uninstalled.
[12/25 13:50:08    943s] #
[12/25 13:50:08    943s] #globalDetailRoute statistics:
[12/25 13:50:08    943s] #Cpu time = 00:03:02
[12/25 13:50:08    943s] #Elapsed time = 00:00:52
[12/25 13:50:08    943s] #Increased memory = 146.80 (MB)
[12/25 13:50:08    943s] #Total memory = 2492.09 (MB)
[12/25 13:50:08    943s] #Peak memory = 2629.68 (MB)
[12/25 13:50:08    943s] #Number of warnings = 2
[12/25 13:50:08    943s] #Total number of warnings = 6
[12/25 13:50:08    943s] #Number of fails = 0
[12/25 13:50:08    943s] #Total number of fails = 0
[12/25 13:50:08    943s] #Complete globalDetailRoute on Sun Dec 25 13:50:08 2022
[12/25 13:50:08    943s] #
[12/25 13:50:08    943s] ### import design signature (31): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1180877041 inst_pattern=1
[12/25 13:50:08    943s] ### Time Record (globalDetailRoute) is uninstalled.
[12/25 13:50:08    943s] ### 
[12/25 13:50:08    943s] ###   Scalability Statistics
[12/25 13:50:08    943s] ### 
[12/25 13:50:08    943s] ### --------------------------------+----------------+----------------+----------------+
[12/25 13:50:08    943s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/25 13:50:08    943s] ### --------------------------------+----------------+----------------+----------------+
[12/25 13:50:08    943s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/25 13:50:08    943s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/25 13:50:08    943s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/25 13:50:08    943s] ###   DB Import                     |        00:00:02|        00:00:01|             1.7|
[12/25 13:50:08    943s] ###   DB Export                     |        00:00:01|        00:00:01|             1.2|
[12/25 13:50:08    943s] ###   Cell Pin Access               |        00:00:07|        00:00:02|             3.7|
[12/25 13:50:08    943s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[12/25 13:50:08    943s] ###   Detail Routing                |        00:02:42|        00:00:42|             3.9|
[12/25 13:50:08    943s] ###   Line Assignment               |        00:00:06|        00:00:02|             2.4|
[12/25 13:50:08    943s] ###   Entire Command                |        00:03:02|        00:00:52|             3.5|
[12/25 13:50:08    943s] ### --------------------------------+----------------+----------------+----------------+
[12/25 13:50:08    943s] ### 
[12/25 13:50:08    943s] % End globalDetailRoute (date=12/25 13:50:08, total cpu=0:03:02, real=0:00:51.0, peak res=2629.7M, current mem=2484.6M)
[12/25 13:50:08    943s]         NanoRoute done. (took cpu=0:03:02 real=0:00:51.7)
[12/25 13:50:08    943s]       Clock detailed routing done.
[12/25 13:50:08    943s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/25 13:50:08    943s] Skipping check of guided vs. routed net lengths.
[12/25 13:50:08    943s] Set FIXED routing status on 359 net(s)
[12/25 13:50:08    943s] Set FIXED placed status on 358 instance(s)
[12/25 13:50:08    943s]       Route Remaining Unrouted Nets...
[12/25 13:50:08    943s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/25 13:50:08    943s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2795.4M, EPOCH TIME: 1671997808.776320
[12/25 13:50:08    943s] All LLGs are deleted
[12/25 13:50:08    943s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2795.4M, EPOCH TIME: 1671997808.776425
[12/25 13:50:08    943s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.058, REAL:0.058, MEM:2795.4M, EPOCH TIME: 1671997808.834405
[12/25 13:50:08    943s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.058, REAL:0.058, MEM:2795.4M, EPOCH TIME: 1671997808.834759
[12/25 13:50:08    943s] ### Creating LA Mngr. totSessionCpu=0:15:44 mem=2795.4M
[12/25 13:50:08    943s] ### Creating LA Mngr, finished. totSessionCpu=0:15:44 mem=2795.4M
[12/25 13:50:08    943s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2795.45 MB )
[12/25 13:50:08    943s] (I)      ==================== Layers =====================
[12/25 13:50:08    943s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:50:08    943s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 13:50:08    943s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:50:08    943s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 13:50:08    943s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 13:50:08    943s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 13:50:08    943s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 13:50:08    943s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 13:50:08    943s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 13:50:08    943s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 13:50:08    943s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 13:50:08    943s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 13:50:08    943s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 13:50:08    943s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 13:50:08    943s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 13:50:08    943s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 13:50:08    943s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 13:50:08    943s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 13:50:08    943s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 13:50:08    943s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 13:50:08    943s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:50:08    943s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 13:50:08    943s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 13:50:08    943s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 13:50:08    943s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 13:50:08    943s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 13:50:08    943s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:50:08    943s] (I)      Started Import and model ( Curr Mem: 2795.45 MB )
[12/25 13:50:08    943s] (I)      Default power domain name = toplevel_498
[12/25 13:50:08    943s] .== Non-default Options ==
[12/25 13:50:09    944s] (I)      Maximum routing layer                              : 6
[12/25 13:50:09    944s] (I)      Number of threads                                  : 4
[12/25 13:50:09    944s] (I)      Method to set GCell size                           : row
[12/25 13:50:09    944s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/25 13:50:09    944s] (I)      Use row-based GCell size
[12/25 13:50:09    944s] (I)      Use row-based GCell align
[12/25 13:50:09    944s] (I)      layer 0 area = 168000
[12/25 13:50:09    944s] (I)      layer 1 area = 208000
[12/25 13:50:09    944s] (I)      layer 2 area = 208000
[12/25 13:50:09    944s] (I)      layer 3 area = 208000
[12/25 13:50:09    944s] (I)      layer 4 area = 208000
[12/25 13:50:09    944s] (I)      layer 5 area = 208000
[12/25 13:50:09    944s] (I)      GCell unit size   : 4000
[12/25 13:50:09    944s] (I)      GCell multiplier  : 1
[12/25 13:50:09    944s] (I)      GCell row height  : 4000
[12/25 13:50:09    944s] (I)      Actual row height : 4000
[12/25 13:50:09    944s] (I)      GCell align ref   : 0 0
[12/25 13:50:09    944s] [NR-eGR] Track table information for default rule: 
[12/25 13:50:09    944s] [NR-eGR] M1 has no routable track
[12/25 13:50:09    944s] [NR-eGR] M2 has single uniform track structure
[12/25 13:50:09    944s] [NR-eGR] M3 has single uniform track structure
[12/25 13:50:09    944s] [NR-eGR] M4 has single uniform track structure
[12/25 13:50:09    944s] [NR-eGR] M5 has single uniform track structure
[12/25 13:50:09    944s] [NR-eGR] M6 has single uniform track structure
[12/25 13:50:09    944s] (I)      =============== Default via ================
[12/25 13:50:09    944s] (I)      +---+------------------+-------------------+
[12/25 13:50:09    944s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/25 13:50:09    944s] (I)      +---+------------------+-------------------+
[12/25 13:50:09    944s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/25 13:50:09    944s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/25 13:50:09    944s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/25 13:50:09    944s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/25 13:50:09    944s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/25 13:50:09    944s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/25 13:50:09    944s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/25 13:50:09    944s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/25 13:50:09    944s] (I)      +---+------------------+-------------------+
[12/25 13:50:09    944s] [NR-eGR] Read 16854 PG shapes
[12/25 13:50:09    944s] [NR-eGR] Read 0 clock shapes
[12/25 13:50:09    944s] [NR-eGR] Read 0 other shapes
[12/25 13:50:09    944s] [NR-eGR] #Routing Blockages  : 0
[12/25 13:50:09    944s] [NR-eGR] #Instance Blockages : 0
[12/25 13:50:09    944s] [NR-eGR] #PG Blockages       : 16854
[12/25 13:50:09    944s] [NR-eGR] #Halo Blockages     : 0
[12/25 13:50:09    944s] [NR-eGR] #Boundary Blockages : 0
[12/25 13:50:09    944s] [NR-eGR] #Clock Blockages    : 0
[12/25 13:50:09    944s] [NR-eGR] #Other Blockages    : 0
[12/25 13:50:09    944s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/25 13:50:09    944s] [NR-eGR] Num Prerouted Nets = 359  Num Prerouted Wires = 75222
[12/25 13:50:09    944s] [NR-eGR] Read 118101 nets ( ignored 359 )
[12/25 13:50:09    944s] (I)      early_global_route_priority property id does not exist.
[12/25 13:50:09    944s] (I)      Read Num Blocks=16854  Num Prerouted Wires=75222  Num CS=0
[12/25 13:50:09    944s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 38669
[12/25 13:50:09    944s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 32174
[12/25 13:50:09    944s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 4352
[12/25 13:50:09    944s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 27
[12/25 13:50:09    944s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/25 13:50:09    944s] (I)      Number of ignored nets                =    359
[12/25 13:50:09    944s] (I)      Number of connected nets              =      0
[12/25 13:50:09    944s] (I)      Number of fixed nets                  =    359.  Ignored: Yes
[12/25 13:50:09    944s] (I)      Number of clock nets                  =    359.  Ignored: No
[12/25 13:50:09    944s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/25 13:50:09    944s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/25 13:50:09    944s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/25 13:50:09    944s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/25 13:50:09    944s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/25 13:50:09    944s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/25 13:50:09    944s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/25 13:50:09    944s] (I)      Ndr track 0 does not exist
[12/25 13:50:09    944s] (I)      Ndr track 0 does not exist
[12/25 13:50:09    944s] (I)      ---------------------Grid Graph Info--------------------
[12/25 13:50:09    944s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/25 13:50:09    944s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/25 13:50:09    944s] (I)      Site width          :   400  (dbu)
[12/25 13:50:09    944s] (I)      Row height          :  4000  (dbu)
[12/25 13:50:09    944s] (I)      GCell row height    :  4000  (dbu)
[12/25 13:50:09    944s] (I)      GCell width         :  4000  (dbu)
[12/25 13:50:09    944s] (I)      GCell height        :  4000  (dbu)
[12/25 13:50:09    944s] (I)      Grid                :   400   400     6
[12/25 13:50:09    944s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/25 13:50:09    944s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/25 13:50:09    944s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/25 13:50:09    944s] (I)      Default wire width  :   180   200   200   200   200   200
[12/25 13:50:09    944s] (I)      Default wire space  :   180   200   200   200   200   200
[12/25 13:50:09    944s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/25 13:50:09    944s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/25 13:50:09    944s] (I)      First track coord   :     0   200   200   200   200   200
[12/25 13:50:09    944s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/25 13:50:09    944s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/25 13:50:09    944s] (I)      Num of masks        :     1     1     1     1     1     1
[12/25 13:50:09    944s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/25 13:50:09    944s] (I)      --------------------------------------------------------
[12/25 13:50:09    944s] 
[12/25 13:50:09    944s] [NR-eGR] ============ Routing rule table ============
[12/25 13:50:09    944s] [NR-eGR] Rule id: 0  Nets: 0
[12/25 13:50:09    944s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/25 13:50:09    944s] (I)                    Layer    2    3    4    5    6 
[12/25 13:50:09    944s] (I)                    Pitch  800  800  800  800  800 
[12/25 13:50:09    944s] (I)             #Used tracks    2    2    2    2    2 
[12/25 13:50:09    944s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:50:09    944s] [NR-eGR] Rule id: 1  Nets: 117742
[12/25 13:50:09    944s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/25 13:50:09    944s] (I)                    Layer    2    3    4    5    6 
[12/25 13:50:09    944s] (I)                    Pitch  400  400  400  400  400 
[12/25 13:50:09    944s] (I)             #Used tracks    1    1    1    1    1 
[12/25 13:50:09    944s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:50:09    944s] [NR-eGR] ========================================
[12/25 13:50:09    944s] [NR-eGR] 
[12/25 13:50:09    944s] (I)      =============== Blocked Tracks ===============
[12/25 13:50:09    944s] (I)      +-------+---------+----------+---------------+
[12/25 13:50:09    944s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/25 13:50:09    944s] (I)      +-------+---------+----------+---------------+
[12/25 13:50:09    944s] (I)      |     1 |       0 |        0 |         0.00% |
[12/25 13:50:09    944s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/25 13:50:09    944s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/25 13:50:09    944s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/25 13:50:09    944s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/25 13:50:09    944s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/25 13:50:09    944s] (I)      +-------+---------+----------+---------------+
[12/25 13:50:09    944s] (I)      Finished Import and model ( CPU: 0.85 sec, Real: 0.85 sec, Curr Mem: 2889.18 MB )
[12/25 13:50:09    944s] (I)      Reset routing kernel
[12/25 13:50:09    944s] (I)      Started Global Routing ( Curr Mem: 2889.18 MB )
[12/25 13:50:09    944s] (I)      totalPins=427726  totalGlobalPin=415813 (97.21%)
[12/25 13:50:09    945s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/25 13:50:09    945s] [NR-eGR] Layer group 1: route 117742 net(s) in layer range [2, 6]
[12/25 13:50:09    945s] (I)      
[12/25 13:50:09    945s] (I)      ============  Phase 1a Route ============
[12/25 13:50:10    945s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/25 13:50:10    945s] (I)      Usage: 1352722 = (699085 H, 653637 V) = (22.17% H, 13.68% V) = (1.398e+06um H, 1.307e+06um V)
[12/25 13:50:10    945s] (I)      
[12/25 13:50:10    945s] (I)      ============  Phase 1b Route ============
[12/25 13:50:10    946s] (I)      Usage: 1352787 = (699096 H, 653691 V) = (22.17% H, 13.68% V) = (1.398e+06um H, 1.307e+06um V)
[12/25 13:50:10    946s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.705574e+06um
[12/25 13:50:10    946s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/25 13:50:10    946s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/25 13:50:10    946s] (I)      
[12/25 13:50:10    946s] (I)      ============  Phase 1c Route ============
[12/25 13:50:10    946s] (I)      Level2 Grid: 80 x 80
[12/25 13:50:10    946s] (I)      Usage: 1352787 = (699096 H, 653691 V) = (22.17% H, 13.68% V) = (1.398e+06um H, 1.307e+06um V)
[12/25 13:50:10    946s] (I)      
[12/25 13:50:10    946s] (I)      ============  Phase 1d Route ============
[12/25 13:50:10    946s] (I)      Usage: 1352774 = (699058 H, 653716 V) = (22.17% H, 13.68% V) = (1.398e+06um H, 1.307e+06um V)
[12/25 13:50:10    946s] (I)      
[12/25 13:50:10    946s] (I)      ============  Phase 1e Route ============
[12/25 13:50:10    946s] (I)      Usage: 1352774 = (699058 H, 653716 V) = (22.17% H, 13.68% V) = (1.398e+06um H, 1.307e+06um V)
[12/25 13:50:10    946s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.705548e+06um
[12/25 13:50:10    946s] (I)      
[12/25 13:50:10    946s] (I)      ============  Phase 1l Route ============
[12/25 13:50:11    947s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/25 13:50:11    947s] (I)      Layer  2:    1586783    603097        44           0     1596000    ( 0.00%) 
[12/25 13:50:11    947s] (I)      Layer  3:    1586081    641275        48           0     1596000    ( 0.00%) 
[12/25 13:50:11    947s] (I)      Layer  4:    1586783    307041         0           0     1596000    ( 0.00%) 
[12/25 13:50:11    947s] (I)      Layer  5:    1564328    199768       157           0     1596000    ( 0.00%) 
[12/25 13:50:11    947s] (I)      Layer  6:    1596000     34839         0           0     1596000    ( 0.00%) 
[12/25 13:50:11    947s] (I)      Total:       7919975   1786020       249           0     7980000    ( 0.00%) 
[12/25 13:50:11    947s] (I)      
[12/25 13:50:11    947s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/25 13:50:11    947s] [NR-eGR]                        OverCon           OverCon            
[12/25 13:50:11    947s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/25 13:50:11    947s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/25 13:50:11    947s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:50:11    947s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:50:11    947s] [NR-eGR]      M2 ( 2)        43( 0.03%)         0( 0.00%)   ( 0.03%) 
[12/25 13:50:11    947s] [NR-eGR]      M3 ( 3)        42( 0.03%)         0( 0.00%)   ( 0.03%) 
[12/25 13:50:11    947s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:50:11    947s] [NR-eGR]      M5 ( 5)       110( 0.07%)         8( 0.01%)   ( 0.07%) 
[12/25 13:50:11    947s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:50:11    947s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:50:11    947s] [NR-eGR]        Total       195( 0.02%)         8( 0.00%)   ( 0.03%) 
[12/25 13:50:11    947s] [NR-eGR] 
[12/25 13:50:11    947s] (I)      Finished Global Routing ( CPU: 2.51 sec, Real: 1.61 sec, Curr Mem: 2933.18 MB )
[12/25 13:50:11    947s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/25 13:50:11    947s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/25 13:50:11    947s] (I)      ============= Track Assignment ============
[12/25 13:50:11    947s] (I)      Started Track Assignment (4T) ( Curr Mem: 2933.18 MB )
[12/25 13:50:11    947s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/25 13:50:11    947s] (I)      Run Multi-thread track assignment
[12/25 13:50:12    949s] (I)      Finished Track Assignment (4T) ( CPU: 2.25 sec, Real: 0.61 sec, Curr Mem: 2933.18 MB )
[12/25 13:50:12    949s] (I)      Started Export ( Curr Mem: 2933.18 MB )
[12/25 13:50:12    950s] [NR-eGR]             Length (um)     Vias 
[12/25 13:50:12    950s] [NR-eGR] ---------------------------------
[12/25 13:50:12    950s] [NR-eGR]  M1  (1H)             2   459039 
[12/25 13:50:12    950s] [NR-eGR]  M2  (2V)        863435   662899 
[12/25 13:50:12    950s] [NR-eGR]  M3  (3H)       1105493    91661 
[12/25 13:50:12    950s] [NR-eGR]  M4  (4V)        511788    35759 
[12/25 13:50:12    950s] [NR-eGR]  M5  (5H)        399134     3310 
[12/25 13:50:12    950s] [NR-eGR]  M6  (6V)         69852        0 
[12/25 13:50:12    950s] [NR-eGR]  M7  (7H)             0        0 
[12/25 13:50:12    950s] [NR-eGR]  M8  (8V)             0        0 
[12/25 13:50:12    950s] [NR-eGR]  M9  (9H)             0        0 
[12/25 13:50:12    950s] [NR-eGR] ---------------------------------
[12/25 13:50:12    950s] [NR-eGR]      Total      2949704  1252668 
[12/25 13:50:12    950s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:50:12    950s] [NR-eGR] Total half perimeter of net bounding box: 2220650um
[12/25 13:50:12    950s] [NR-eGR] Total length: 2949704um, number of vias: 1252668
[12/25 13:50:12    950s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:50:12    950s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/25 13:50:12    950s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:50:12    950s] (I)      Finished Export ( CPU: 1.31 sec, Real: 0.65 sec, Curr Mem: 2933.18 MB )
[12/25 13:50:12    950s] [NR-eGR] Finished Early Global Route kernel ( CPU: 7.04 sec, Real: 3.83 sec, Curr Mem: 2933.18 MB )
[12/25 13:50:12    950s] (I)      ======================================== Runtime Summary ========================================
[12/25 13:50:12    950s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/25 13:50:12    950s] (I)      -------------------------------------------------------------------------------------------------
[12/25 13:50:12    950s] (I)       Early Global Route kernel                   100.00%  303.48 sec  307.30 sec  3.83 sec  7.04 sec 
[12/25 13:50:12    950s] (I)       +-Import and model                           22.26%  303.48 sec  304.33 sec  0.85 sec  0.85 sec 
[12/25 13:50:12    950s] (I)       | +-Create place DB                          14.58%  303.48 sec  304.04 sec  0.56 sec  0.56 sec 
[12/25 13:50:12    950s] (I)       | | +-Import place data                      14.58%  303.48 sec  304.04 sec  0.56 sec  0.55 sec 
[12/25 13:50:12    950s] (I)       | | | +-Read instances and placement          4.22%  303.48 sec  303.64 sec  0.16 sec  0.16 sec 
[12/25 13:50:12    950s] (I)       | | | +-Read nets                            10.36%  303.64 sec  304.04 sec  0.40 sec  0.39 sec 
[12/25 13:50:12    950s] (I)       | +-Create route DB                           6.70%  304.04 sec  304.29 sec  0.26 sec  0.26 sec 
[12/25 13:50:12    950s] (I)       | | +-Import route data (4T)                  6.69%  304.04 sec  304.29 sec  0.26 sec  0.25 sec 
[12/25 13:50:12    950s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.76%  304.04 sec  304.07 sec  0.03 sec  0.03 sec 
[12/25 13:50:12    950s] (I)       | | | | +-Read routing blockages              0.00%  304.04 sec  304.04 sec  0.00 sec  0.00 sec 
[12/25 13:50:12    950s] (I)       | | | | +-Read instance blockages             0.70%  304.04 sec  304.07 sec  0.03 sec  0.03 sec 
[12/25 13:50:12    950s] (I)       | | | | +-Read PG blockages                   0.06%  304.07 sec  304.07 sec  0.00 sec  0.00 sec 
[12/25 13:50:12    950s] (I)       | | | | +-Read clock blockages                0.00%  304.07 sec  304.07 sec  0.00 sec  0.00 sec 
[12/25 13:50:12    950s] (I)       | | | | +-Read other blockages                0.00%  304.07 sec  304.07 sec  0.00 sec  0.00 sec 
[12/25 13:50:12    950s] (I)       | | | | +-Read boundary cut boxes             0.00%  304.07 sec  304.07 sec  0.00 sec  0.00 sec 
[12/25 13:50:12    950s] (I)       | | | +-Read blackboxes                       0.00%  304.07 sec  304.07 sec  0.00 sec  0.00 sec 
[12/25 13:50:12    950s] (I)       | | | +-Read prerouted                        0.75%  304.07 sec  304.10 sec  0.03 sec  0.03 sec 
[12/25 13:50:12    950s] (I)       | | | +-Read unlegalized nets                 0.73%  304.10 sec  304.13 sec  0.03 sec  0.03 sec 
[12/25 13:50:12    950s] (I)       | | | +-Read nets                             1.05%  304.13 sec  304.17 sec  0.04 sec  0.04 sec 
[12/25 13:50:12    950s] (I)       | | | +-Set up via pillars                    0.04%  304.18 sec  304.18 sec  0.00 sec  0.00 sec 
[12/25 13:50:12    950s] (I)       | | | +-Initialize 3D grid graph              0.05%  304.19 sec  304.19 sec  0.00 sec  0.00 sec 
[12/25 13:50:12    950s] (I)       | | | +-Model blockage capacity               2.28%  304.19 sec  304.28 sec  0.09 sec  0.09 sec 
[12/25 13:50:12    950s] (I)       | | | | +-Initialize 3D capacity              2.21%  304.19 sec  304.28 sec  0.08 sec  0.08 sec 
[12/25 13:50:12    950s] (I)       | +-Read aux data                             0.00%  304.29 sec  304.29 sec  0.00 sec  0.00 sec 
[12/25 13:50:12    950s] (I)       | +-Others data preparation                   0.29%  304.29 sec  304.30 sec  0.01 sec  0.01 sec 
[12/25 13:50:12    950s] (I)       | +-Create route kernel                       0.11%  304.30 sec  304.31 sec  0.00 sec  0.00 sec 
[12/25 13:50:12    950s] (I)       +-Global Routing                             42.12%  304.33 sec  305.94 sec  1.61 sec  2.51 sec 
[12/25 13:50:12    950s] (I)       | +-Initialization                            0.87%  304.33 sec  304.36 sec  0.03 sec  0.03 sec 
[12/25 13:50:12    950s] (I)       | +-Net group 1                              40.34%  304.37 sec  305.91 sec  1.54 sec  2.44 sec 
[12/25 13:50:12    950s] (I)       | | +-Generate topology (4T)                  1.99%  304.37 sec  304.44 sec  0.08 sec  0.15 sec 
[12/25 13:50:12    950s] (I)       | | +-Phase 1a                               13.71%  304.47 sec  305.00 sec  0.52 sec  0.89 sec 
[12/25 13:50:12    950s] (I)       | | | +-Pattern routing (4T)                  9.88%  304.47 sec  304.85 sec  0.38 sec  0.74 sec 
[12/25 13:50:12    950s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.95%  304.85 sec  304.92 sec  0.07 sec  0.07 sec 
[12/25 13:50:12    950s] (I)       | | | +-Add via demand to 2D                  1.88%  304.92 sec  305.00 sec  0.07 sec  0.07 sec 
[12/25 13:50:12    950s] (I)       | | +-Phase 1b                                4.06%  305.00 sec  305.15 sec  0.16 sec  0.20 sec 
[12/25 13:50:12    950s] (I)       | | | +-Monotonic routing (4T)                3.97%  305.00 sec  305.15 sec  0.15 sec  0.19 sec 
[12/25 13:50:12    950s] (I)       | | +-Phase 1c                                0.87%  305.15 sec  305.19 sec  0.03 sec  0.03 sec 
[12/25 13:50:12    950s] (I)       | | | +-Two level Routing                     0.87%  305.15 sec  305.19 sec  0.03 sec  0.03 sec 
[12/25 13:50:12    950s] (I)       | | | | +-Two Level Routing (Regular)         0.61%  305.15 sec  305.18 sec  0.02 sec  0.02 sec 
[12/25 13:50:12    950s] (I)       | | | | +-Two Level Routing (Strong)          0.20%  305.18 sec  305.19 sec  0.01 sec  0.01 sec 
[12/25 13:50:12    950s] (I)       | | +-Phase 1d                                8.92%  305.19 sec  305.53 sec  0.34 sec  0.34 sec 
[12/25 13:50:12    950s] (I)       | | | +-Detoured routing                      8.91%  305.19 sec  305.53 sec  0.34 sec  0.34 sec 
[12/25 13:50:12    950s] (I)       | | +-Phase 1e                                0.02%  305.53 sec  305.53 sec  0.00 sec  0.00 sec 
[12/25 13:50:12    950s] (I)       | | | +-Route legalization                    0.00%  305.53 sec  305.53 sec  0.00 sec  0.00 sec 
[12/25 13:50:12    950s] (I)       | | +-Phase 1l                               10.03%  305.53 sec  305.91 sec  0.38 sec  0.80 sec 
[12/25 13:50:12    950s] (I)       | | | +-Layer assignment (4T)                 9.74%  305.54 sec  305.91 sec  0.37 sec  0.79 sec 
[12/25 13:50:12    950s] (I)       | +-Clean cong LA                             0.00%  305.91 sec  305.91 sec  0.00 sec  0.00 sec 
[12/25 13:50:12    950s] (I)       +-Export 3D cong map                          0.81%  305.94 sec  305.97 sec  0.03 sec  0.03 sec 
[12/25 13:50:12    950s] (I)       | +-Export 2D cong map                        0.12%  305.97 sec  305.97 sec  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)       +-Extract Global 3D Wires                     0.77%  305.98 sec  306.01 sec  0.03 sec  0.03 sec 
[12/25 13:50:12    951s] (I)       +-Track Assignment (4T)                      15.87%  306.01 sec  306.62 sec  0.61 sec  2.25 sec 
[12/25 13:50:12    951s] (I)       | +-Initialization                            0.19%  306.01 sec  306.02 sec  0.01 sec  0.01 sec 
[12/25 13:50:12    951s] (I)       | +-Track Assignment Kernel                  15.66%  306.02 sec  306.62 sec  0.60 sec  2.25 sec 
[12/25 13:50:12    951s] (I)       | +-Free Memory                               0.01%  306.62 sec  306.62 sec  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)       +-Export                                     16.87%  306.62 sec  307.26 sec  0.65 sec  1.31 sec 
[12/25 13:50:12    951s] (I)       | +-Export DB wires                           7.55%  306.62 sec  306.91 sec  0.29 sec  0.77 sec 
[12/25 13:50:12    951s] (I)       | | +-Export all nets (4T)                    5.54%  306.66 sec  306.87 sec  0.21 sec  0.58 sec 
[12/25 13:50:12    951s] (I)       | | +-Set wire vias (4T)                      0.99%  306.87 sec  306.90 sec  0.04 sec  0.15 sec 
[12/25 13:50:12    951s] (I)       | +-Report wirelength                         6.94%  306.91 sec  307.17 sec  0.27 sec  0.26 sec 
[12/25 13:50:12    951s] (I)       | +-Update net boxes                          2.36%  307.17 sec  307.26 sec  0.09 sec  0.28 sec 
[12/25 13:50:12    951s] (I)       | +-Update timing                             0.00%  307.26 sec  307.26 sec  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)       +-Postprocess design                          0.00%  307.26 sec  307.26 sec  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)      ======================= Summary by functions ========================
[12/25 13:50:12    951s] (I)       Lv  Step                                      %      Real       CPU 
[12/25 13:50:12    951s] (I)      ---------------------------------------------------------------------
[12/25 13:50:12    951s] (I)        0  Early Global Route kernel           100.00%  3.83 sec  7.04 sec 
[12/25 13:50:12    951s] (I)        1  Global Routing                       42.12%  1.61 sec  2.51 sec 
[12/25 13:50:12    951s] (I)        1  Import and model                     22.26%  0.85 sec  0.85 sec 
[12/25 13:50:12    951s] (I)        1  Export                               16.87%  0.65 sec  1.31 sec 
[12/25 13:50:12    951s] (I)        1  Track Assignment (4T)                15.87%  0.61 sec  2.25 sec 
[12/25 13:50:12    951s] (I)        1  Export 3D cong map                    0.81%  0.03 sec  0.03 sec 
[12/25 13:50:12    951s] (I)        1  Extract Global 3D Wires               0.77%  0.03 sec  0.03 sec 
[12/25 13:50:12    951s] (I)        1  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)        2  Net group 1                          40.34%  1.54 sec  2.44 sec 
[12/25 13:50:12    951s] (I)        2  Track Assignment Kernel              15.66%  0.60 sec  2.25 sec 
[12/25 13:50:12    951s] (I)        2  Create place DB                      14.58%  0.56 sec  0.56 sec 
[12/25 13:50:12    951s] (I)        2  Export DB wires                       7.55%  0.29 sec  0.77 sec 
[12/25 13:50:12    951s] (I)        2  Report wirelength                     6.94%  0.27 sec  0.26 sec 
[12/25 13:50:12    951s] (I)        2  Create route DB                       6.70%  0.26 sec  0.26 sec 
[12/25 13:50:12    951s] (I)        2  Update net boxes                      2.36%  0.09 sec  0.28 sec 
[12/25 13:50:12    951s] (I)        2  Initialization                        1.06%  0.04 sec  0.04 sec 
[12/25 13:50:12    951s] (I)        2  Others data preparation               0.29%  0.01 sec  0.01 sec 
[12/25 13:50:12    951s] (I)        2  Export 2D cong map                    0.12%  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)        2  Create route kernel                   0.11%  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)        3  Import place data                    14.58%  0.56 sec  0.55 sec 
[12/25 13:50:12    951s] (I)        3  Phase 1a                             13.71%  0.52 sec  0.89 sec 
[12/25 13:50:12    951s] (I)        3  Phase 1l                             10.03%  0.38 sec  0.80 sec 
[12/25 13:50:12    951s] (I)        3  Phase 1d                              8.92%  0.34 sec  0.34 sec 
[12/25 13:50:12    951s] (I)        3  Import route data (4T)                6.69%  0.26 sec  0.25 sec 
[12/25 13:50:12    951s] (I)        3  Export all nets (4T)                  5.54%  0.21 sec  0.58 sec 
[12/25 13:50:12    951s] (I)        3  Phase 1b                              4.06%  0.16 sec  0.20 sec 
[12/25 13:50:12    951s] (I)        3  Generate topology (4T)                1.99%  0.08 sec  0.15 sec 
[12/25 13:50:12    951s] (I)        3  Set wire vias (4T)                    0.99%  0.04 sec  0.15 sec 
[12/25 13:50:12    951s] (I)        3  Phase 1c                              0.87%  0.03 sec  0.03 sec 
[12/25 13:50:12    951s] (I)        3  Phase 1e                              0.02%  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)        4  Read nets                            11.41%  0.44 sec  0.43 sec 
[12/25 13:50:12    951s] (I)        4  Pattern routing (4T)                  9.88%  0.38 sec  0.74 sec 
[12/25 13:50:12    951s] (I)        4  Layer assignment (4T)                 9.74%  0.37 sec  0.79 sec 
[12/25 13:50:12    951s] (I)        4  Detoured routing                      8.91%  0.34 sec  0.34 sec 
[12/25 13:50:12    951s] (I)        4  Read instances and placement          4.22%  0.16 sec  0.16 sec 
[12/25 13:50:12    951s] (I)        4  Monotonic routing (4T)                3.97%  0.15 sec  0.19 sec 
[12/25 13:50:12    951s] (I)        4  Model blockage capacity               2.28%  0.09 sec  0.09 sec 
[12/25 13:50:12    951s] (I)        4  Pattern Routing Avoiding Blockages    1.95%  0.07 sec  0.07 sec 
[12/25 13:50:12    951s] (I)        4  Add via demand to 2D                  1.88%  0.07 sec  0.07 sec 
[12/25 13:50:12    951s] (I)        4  Two level Routing                     0.87%  0.03 sec  0.03 sec 
[12/25 13:50:12    951s] (I)        4  Read blockages ( Layer 2-6 )          0.76%  0.03 sec  0.03 sec 
[12/25 13:50:12    951s] (I)        4  Read prerouted                        0.75%  0.03 sec  0.03 sec 
[12/25 13:50:12    951s] (I)        4  Read unlegalized nets                 0.73%  0.03 sec  0.03 sec 
[12/25 13:50:12    951s] (I)        4  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)        4  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)        5  Initialize 3D capacity                2.21%  0.08 sec  0.08 sec 
[12/25 13:50:12    951s] (I)        5  Read instance blockages               0.70%  0.03 sec  0.03 sec 
[12/25 13:50:12    951s] (I)        5  Two Level Routing (Regular)           0.61%  0.02 sec  0.02 sec 
[12/25 13:50:12    951s] (I)        5  Two Level Routing (Strong)            0.20%  0.01 sec  0.01 sec 
[12/25 13:50:12    951s] (I)        5  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/25 13:50:12    951s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/25 13:50:12    951s]       Route Remaining Unrouted Nets done. (took cpu=0:00:07.2 real=0:00:04.0)
[12/25 13:50:12    951s]     Routing using NR in eGR->NR Step done.
[12/25 13:50:12    951s] Net route status summary:
[12/25 13:50:12    951s]   Clock:       359 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=359, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 13:50:12    951s]   Non-clock: 123709 (unrouted=5967, trialRouted=117742, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5967, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 13:50:12    951s] 
[12/25 13:50:12    951s] CCOPT: Done with clock implementation routing.
[12/25 13:50:12    951s] 
[12/25 13:50:12    951s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:03:13 real=0:00:58.7)
[12/25 13:50:12    951s]   Clock implementation routing done.
[12/25 13:50:12    951s]   Leaving CCOpt scope - extractRC...
[12/25 13:50:12    951s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/25 13:50:12    951s] Extraction called for design 'toplevel_498' of instances=126902 and nets=124068 using extraction engine 'preRoute' .
[12/25 13:50:12    951s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/25 13:50:12    951s] Type 'man IMPEXT-3530' for more detail.
[12/25 13:50:12    951s] PreRoute RC Extraction called for design toplevel_498.
[12/25 13:50:12    951s] RC Extraction called in multi-corner(1) mode.
[12/25 13:50:12    951s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/25 13:50:12    951s] Type 'man IMPEXT-6197' for more detail.
[12/25 13:50:12    951s] RCMode: PreRoute
[12/25 13:50:12    951s]       RC Corner Indexes            0   
[12/25 13:50:12    951s] Capacitance Scaling Factor   : 1.00000 
[12/25 13:50:12    951s] Resistance Scaling Factor    : 1.00000 
[12/25 13:50:12    951s] Clock Cap. Scaling Factor    : 1.00000 
[12/25 13:50:12    951s] Clock Res. Scaling Factor    : 1.00000 
[12/25 13:50:12    951s] Shrink Factor                : 1.00000
[12/25 13:50:12    951s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/25 13:50:13    951s] LayerId::1 widthSet size::1
[12/25 13:50:13    951s] LayerId::2 widthSet size::1
[12/25 13:50:13    951s] LayerId::3 widthSet size::1
[12/25 13:50:13    951s] LayerId::4 widthSet size::1
[12/25 13:50:13    951s] LayerId::5 widthSet size::1
[12/25 13:50:13    951s] LayerId::6 widthSet size::1
[12/25 13:50:13    951s] LayerId::7 widthSet size::1
[12/25 13:50:13    951s] LayerId::8 widthSet size::1
[12/25 13:50:13    951s] LayerId::9 widthSet size::1
[12/25 13:50:13    951s] Updating RC grid for preRoute extraction ...
[12/25 13:50:13    951s] eee: pegSigSF::1.070000
[12/25 13:50:13    951s] Initializing multi-corner resistance tables ...
[12/25 13:50:13    951s] eee: l::1 avDens::0.107318 usedTrk::17600.100000 availTrk::164000.000000 sigTrk::17600.100000
[12/25 13:50:13    951s] eee: l::2 avDens::0.269992 usedTrk::43171.752742 availTrk::159900.000000 sigTrk::43171.752742
[12/25 13:50:13    951s] eee: l::3 avDens::0.345467 usedTrk::55274.664993 availTrk::160000.000000 sigTrk::55274.664993
[12/25 13:50:13    951s] eee: l::4 avDens::0.160435 usedTrk::25589.388984 availTrk::159500.000000 sigTrk::25589.388984
[12/25 13:50:13    951s] eee: l::5 avDens::0.129329 usedTrk::19981.304993 availTrk::154500.000000 sigTrk::19981.304993
[12/25 13:50:13    951s] eee: l::6 avDens::0.043386 usedTrk::3492.596747 availTrk::80500.000000 sigTrk::3492.596747
[12/25 13:50:13    951s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:50:13    951s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:50:13    951s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:50:13    951s] {RT default_rc_corner 0 6 6 0}
[12/25 13:50:13    951s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.273660 ; uaWl: 1.000000 ; uaWlH: 0.333457 ; aWlH: 0.000000 ; Pmax: 0.852800 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/25 13:50:13    952s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2933.176M)
[12/25 13:50:13    952s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/25 13:50:13    952s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/25 13:50:13    952s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/25 13:50:13    952s] End AAE Lib Interpolated Model. (MEM=2933.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:50:14    953s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.3)
[12/25 13:50:14    953s]   Clock DAG stats after routing clock trees:
[12/25 13:50:14    953s]     cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:50:14    953s]     misc counts      : r=4, pp=2
[12/25 13:50:14    953s]     cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 13:50:14    953s]     cell capacitance : b=2.223pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.255pF
[12/25 13:50:14    953s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:50:14    953s]     wire capacitance : top=0.000pF, trunk=1.382pF, leaf=14.122pF, total=15.505pF
[12/25 13:50:14    953s]     wire lengths     : top=0.000um, trunk=12228.200um, leaf=123748.800um, total=135977.000um
[12/25 13:50:14    953s]     hp wire lengths  : top=0.000um, trunk=8559.600um, leaf=29585.300um, total=38144.900um
[12/25 13:50:14    953s]   Clock DAG net violations after routing clock trees: none
[12/25 13:50:14    953s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/25 13:50:14    953s]     Trunk : target=0.118ns count=42 avg=0.073ns sd=0.032ns min=0.000ns max=0.116ns {17 <= 0.071ns, 11 <= 0.094ns, 8 <= 0.106ns, 4 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:50:14    953s]     Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.020ns max=0.105ns {14 <= 0.071ns, 287 <= 0.094ns, 19 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:50:14    953s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/25 13:50:14    953s]      Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 13:50:14    953s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:50:14    953s]     NICGs: AND2X8MA10TR: 1 
[12/25 13:50:14    953s]    Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 13:50:14    953s]   Clock DAG hash after routing clock trees: 4042452480890799709 12029165920791019861
[12/25 13:50:14    953s]   Clock DAG hash after routing clock trees: 4042452480890799709 12029165920791019861
[12/25 13:50:15    954s]   Primary reporting skew groups after routing clock trees:
[12/25 13:50:15    954s]     skew_group my_clk/mode: insertion delay [min=0.422, max=0.478, avg=0.459, sd=0.012], skew [0.055 vs 0.058], 100% {0.422, 0.478} (wid=0.126 ws=0.069) (gid=0.389 gs=0.054)
[12/25 13:50:15    954s]         min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_19_/CK
[12/25 13:50:15    954s]         max path sink: vproc_top_genblk4_vcache/way0/lines_reg_6__392_/CK
[12/25 13:50:15    954s]   Skew group summary after routing clock trees:
[12/25 13:50:15    954s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.194, max=0.195, avg=0.195, sd=0.000], skew [0.001 vs 0.058], 100% {0.194, 0.195} (wid=0.068 ws=0.003) (gid=0.131 gs=0.004)
[12/25 13:50:15    954s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.194, max=0.195, avg=0.194, sd=0.000], skew [0.000 vs 0.058], 100% {0.194, 0.195} (wid=0.068 ws=0.000) (gid=0.127 gs=0.000)
[12/25 13:50:15    954s]     skew_group my_clk/mode: insertion delay [min=0.422, max=0.478, avg=0.459, sd=0.012], skew [0.055 vs 0.058], 100% {0.422, 0.478} (wid=0.126 ws=0.069) (gid=0.389 gs=0.054)
[12/25 13:50:15    954s]   CCOpt::Phase::Routing done. (took cpu=0:03:16 real=0:01:01)
[12/25 13:50:15    954s]   CCOpt::Phase::PostConditioning...
[12/25 13:50:15    954s]   Leaving CCOpt scope - Initializing placement interface...
[12/25 13:50:15    954s] OPERPROF: Starting DPlace-Init at level 1, MEM:3140.6M, EPOCH TIME: 1671997815.499692
[12/25 13:50:15    954s] z: 2, totalTracks: 1
[12/25 13:50:15    954s] z: 4, totalTracks: 1
[12/25 13:50:15    954s] z: 6, totalTracks: 1
[12/25 13:50:15    954s] z: 8, totalTracks: 1
[12/25 13:50:15    954s] #spOpts: VtWidth mergeVia=F 
[12/25 13:50:15    954s] All LLGs are deleted
[12/25 13:50:15    954s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3140.6M, EPOCH TIME: 1671997815.561506
[12/25 13:50:15    954s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3140.6M, EPOCH TIME: 1671997815.562275
[12/25 13:50:15    954s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3140.6M, EPOCH TIME: 1671997815.605690
[12/25 13:50:15    954s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3140.6M, EPOCH TIME: 1671997815.609682
[12/25 13:50:15    954s] Core basic site is TSMC65ADV10TSITE
[12/25 13:50:15    954s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3140.6M, EPOCH TIME: 1671997815.614493
[12/25 13:50:15    954s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.004, MEM:3140.6M, EPOCH TIME: 1671997815.618177
[12/25 13:50:15    954s] Fast DP-INIT is on for default
[12/25 13:50:15    954s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.051, REAL:0.038, MEM:3140.6M, EPOCH TIME: 1671997815.647771
[12/25 13:50:15    954s] 
[12/25 13:50:15    954s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:50:15    954s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.178, REAL:0.165, MEM:3140.6M, EPOCH TIME: 1671997815.771048
[12/25 13:50:15    954s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3140.6MB).
[12/25 13:50:15    954s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.308, REAL:0.297, MEM:3140.6M, EPOCH TIME: 1671997815.796402
[12/25 13:50:15    954s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/25 13:50:15    954s]   Removing CTS place status from clock tree and sinks.
[12/25 13:50:15    954s]   Removed CTS place status from 355 clock cells (out of 365 ) and 0 clock sinks (out of 1 ).
[12/25 13:50:15    954s]   Legalizer reserving space for clock trees
[12/25 13:50:15    954s]   PostConditioning...
[12/25 13:50:15    954s]     PostConditioning active optimizations:
[12/25 13:50:15    954s]      - DRV fixing with initial upsizing, sizing and buffering
[12/25 13:50:15    954s]      - Skew fixing with sizing
[12/25 13:50:15    954s]     
[12/25 13:50:15    954s]     Currently running CTS, using active skew data
[12/25 13:50:15    954s]     Reset bufferability constraints...
[12/25 13:50:15    954s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/25 13:50:15    954s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:50:15    954s]     PostConditioning Upsizing To Fix DRVs...
[12/25 13:50:15    954s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 4042452480890799709 12029165920791019861
[12/25 13:50:16    955s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/25 13:50:16    955s]       CCOpt-PostConditioning: considered: 359, tested: 359, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/25 13:50:16    955s]       
[12/25 13:50:16    955s]       PRO Statistics: Fix DRVs (initial upsizing):
[12/25 13:50:16    955s]       ============================================
[12/25 13:50:16    955s]       
[12/25 13:50:16    955s]       Cell changes by Net Type:
[12/25 13:50:16    955s]       
[12/25 13:50:16    955s]       -------------------------------------------------------------------------------------------------
[12/25 13:50:16    955s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/25 13:50:16    955s]       -------------------------------------------------------------------------------------------------
[12/25 13:50:16    955s]       top                0            0           0            0                    0                0
[12/25 13:50:16    955s]       trunk              0            0           0            0                    0                0
[12/25 13:50:16    955s]       leaf               0            0           0            0                    0                0
[12/25 13:50:16    955s]       -------------------------------------------------------------------------------------------------
[12/25 13:50:16    955s]       Total              0            0           0            0                    0                0
[12/25 13:50:16    955s]       -------------------------------------------------------------------------------------------------
[12/25 13:50:16    955s]       
[12/25 13:50:16    955s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/25 13:50:16    955s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/25 13:50:16    955s]       
[12/25 13:50:16    955s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/25 13:50:16    955s]         cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:50:16    955s]         misc counts      : r=4, pp=2
[12/25 13:50:16    955s]         cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 13:50:16    955s]         cell capacitance : b=2.223pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.255pF
[12/25 13:50:16    955s]         sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:50:16    955s]         wire capacitance : top=0.000pF, trunk=1.382pF, leaf=14.122pF, total=15.505pF
[12/25 13:50:16    955s]         wire lengths     : top=0.000um, trunk=12228.200um, leaf=123748.800um, total=135977.000um
[12/25 13:50:16    955s]         hp wire lengths  : top=0.000um, trunk=8559.600um, leaf=29585.300um, total=38144.900um
[12/25 13:50:16    955s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[12/25 13:50:16    955s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/25 13:50:16    955s]         Trunk : target=0.118ns count=42 avg=0.073ns sd=0.032ns min=0.000ns max=0.116ns {17 <= 0.071ns, 11 <= 0.094ns, 8 <= 0.106ns, 4 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:50:16    955s]         Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.020ns max=0.105ns {14 <= 0.071ns, 287 <= 0.094ns, 19 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:50:16    955s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/25 13:50:16    955s]          Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 13:50:16    955s]          Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:50:16    955s]         NICGs: AND2X8MA10TR: 1 
[12/25 13:50:16    955s]        Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 13:50:16    955s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 4042452480890799709 12029165920791019861
[12/25 13:50:16    955s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 4042452480890799709 12029165920791019861
[12/25 13:50:16    955s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/25 13:50:16    955s]         skew_group my_clk/mode: insertion delay [min=0.422, max=0.478], skew [0.055 vs 0.058]
[12/25 13:50:16    955s]             min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_19_/CK
[12/25 13:50:16    955s]             max path sink: vproc_top_genblk4_vcache/way0/lines_reg_6__392_/CK
[12/25 13:50:16    955s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/25 13:50:16    955s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.194, max=0.195], skew [0.001 vs 0.058]
[12/25 13:50:16    955s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.194, max=0.195], skew [0.000 vs 0.058]
[12/25 13:50:16    955s]         skew_group my_clk/mode: insertion delay [min=0.422, max=0.478], skew [0.055 vs 0.058]
[12/25 13:50:16    955s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:50:16    955s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/25 13:50:16    955s]     Recomputing CTS skew targets...
[12/25 13:50:16    955s]     Resolving skew group constraints...
[12/25 13:50:17    956s]       Solving LP: 3 skew groups; 23 fragments, 36 fraglets and 37 vertices; 113 variables and 339 constraints; tolerance 1
[12/25 13:50:17    956s]     Resolving skew group constraints done.
[12/25 13:50:17    956s]     Recomputing CTS skew targets done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/25 13:50:17    956s]     PostConditioning Fixing DRVs...
[12/25 13:50:17    956s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 4042452480890799709 12029165920791019861
[12/25 13:50:17    956s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/25 13:50:17    956s]       CCOpt-PostConditioning: considered: 359, tested: 359, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/25 13:50:17    956s]       
[12/25 13:50:17    956s]       PRO Statistics: Fix DRVs (cell sizing):
[12/25 13:50:17    956s]       =======================================
[12/25 13:50:17    956s]       
[12/25 13:50:17    956s]       Cell changes by Net Type:
[12/25 13:50:17    956s]       
[12/25 13:50:17    956s]       -------------------------------------------------------------------------------------------------
[12/25 13:50:17    956s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/25 13:50:17    956s]       -------------------------------------------------------------------------------------------------
[12/25 13:50:17    956s]       top                0            0           0            0                    0                0
[12/25 13:50:17    956s]       trunk              0            0           0            0                    0                0
[12/25 13:50:17    956s]       leaf               0            0           0            0                    0                0
[12/25 13:50:17    956s]       -------------------------------------------------------------------------------------------------
[12/25 13:50:17    956s]       Total              0            0           0            0                    0                0
[12/25 13:50:17    956s]       -------------------------------------------------------------------------------------------------
[12/25 13:50:17    956s]       
[12/25 13:50:17    956s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/25 13:50:17    956s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/25 13:50:17    956s]       
[12/25 13:50:18    957s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/25 13:50:18    957s]         cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:50:18    957s]         misc counts      : r=4, pp=2
[12/25 13:50:18    957s]         cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 13:50:18    957s]         cell capacitance : b=2.223pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.255pF
[12/25 13:50:18    957s]         sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:50:18    957s]         wire capacitance : top=0.000pF, trunk=1.382pF, leaf=14.122pF, total=15.505pF
[12/25 13:50:18    957s]         wire lengths     : top=0.000um, trunk=12228.200um, leaf=123748.800um, total=135977.000um
[12/25 13:50:18    957s]         hp wire lengths  : top=0.000um, trunk=8559.600um, leaf=29585.300um, total=38144.900um
[12/25 13:50:18    957s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[12/25 13:50:18    957s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/25 13:50:18    957s]         Trunk : target=0.118ns count=42 avg=0.073ns sd=0.032ns min=0.000ns max=0.116ns {17 <= 0.071ns, 11 <= 0.094ns, 8 <= 0.106ns, 4 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:50:18    957s]         Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.020ns max=0.105ns {14 <= 0.071ns, 287 <= 0.094ns, 19 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:50:18    957s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/25 13:50:18    957s]          Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 13:50:18    957s]          Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:50:18    957s]         NICGs: AND2X8MA10TR: 1 
[12/25 13:50:18    957s]        Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 13:50:18    957s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 4042452480890799709 12029165920791019861
[12/25 13:50:18    957s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 4042452480890799709 12029165920791019861
[12/25 13:50:18    957s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/25 13:50:18    957s]         skew_group my_clk/mode: insertion delay [min=0.422, max=0.478], skew [0.055 vs 0.058]
[12/25 13:50:18    957s]             min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_19_/CK
[12/25 13:50:18    957s]             max path sink: vproc_top_genblk4_vcache/way0/lines_reg_6__392_/CK
[12/25 13:50:18    957s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/25 13:50:18    957s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.194, max=0.195], skew [0.001 vs 0.058]
[12/25 13:50:18    957s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.194, max=0.195], skew [0.000 vs 0.058]
[12/25 13:50:18    957s]         skew_group my_clk/mode: insertion delay [min=0.422, max=0.478], skew [0.055 vs 0.058]
[12/25 13:50:18    957s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:50:18    957s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/25 13:50:18    957s]     Buffering to fix DRVs...
[12/25 13:50:18    957s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/25 13:50:18    957s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/25 13:50:18    957s]     Inserted 0 buffers and inverters.
[12/25 13:50:18    957s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/25 13:50:18    957s]     CCOpt-PostConditioning: nets considered: 359, nets tested: 359, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[12/25 13:50:18    957s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/25 13:50:18    957s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:50:18    957s]       misc counts      : r=4, pp=2
[12/25 13:50:18    957s]       cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 13:50:18    957s]       cell capacitance : b=2.223pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.255pF
[12/25 13:50:18    957s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:50:18    957s]       wire capacitance : top=0.000pF, trunk=1.382pF, leaf=14.122pF, total=15.505pF
[12/25 13:50:18    957s]       wire lengths     : top=0.000um, trunk=12228.200um, leaf=123748.800um, total=135977.000um
[12/25 13:50:18    957s]       hp wire lengths  : top=0.000um, trunk=8559.600um, leaf=29585.300um, total=38144.900um
[12/25 13:50:18    957s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[12/25 13:50:18    957s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/25 13:50:18    957s]       Trunk : target=0.118ns count=42 avg=0.073ns sd=0.032ns min=0.000ns max=0.116ns {17 <= 0.071ns, 11 <= 0.094ns, 8 <= 0.106ns, 4 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:50:18    957s]       Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.020ns max=0.105ns {14 <= 0.071ns, 287 <= 0.094ns, 19 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:50:18    957s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/25 13:50:18    957s]        Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 13:50:18    957s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:50:18    957s]       NICGs: AND2X8MA10TR: 1 
[12/25 13:50:18    957s]      Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 13:50:18    957s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 4042452480890799709 12029165920791019861
[12/25 13:50:18    957s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 4042452480890799709 12029165920791019861
[12/25 13:50:18    957s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/25 13:50:18    957s]       skew_group my_clk/mode: insertion delay [min=0.422, max=0.478, avg=0.459, sd=0.012], skew [0.055 vs 0.058], 100% {0.422, 0.478} (wid=0.126 ws=0.069) (gid=0.389 gs=0.054)
[12/25 13:50:18    957s]           min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_19_/CK
[12/25 13:50:18    957s]           max path sink: vproc_top_genblk4_vcache/way0/lines_reg_6__392_/CK
[12/25 13:50:18    957s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/25 13:50:18    957s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.194, max=0.195, avg=0.195, sd=0.000], skew [0.001 vs 0.058], 100% {0.194, 0.195} (wid=0.068 ws=0.003) (gid=0.131 gs=0.004)
[12/25 13:50:18    957s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.194, max=0.195, avg=0.194, sd=0.000], skew [0.000 vs 0.058], 100% {0.194, 0.195} (wid=0.068 ws=0.000) (gid=0.127 gs=0.000)
[12/25 13:50:19    958s]       skew_group my_clk/mode: insertion delay [min=0.422, max=0.478, avg=0.459, sd=0.012], skew [0.055 vs 0.058], 100% {0.422, 0.478} (wid=0.126 ws=0.069) (gid=0.389 gs=0.054)
[12/25 13:50:19    958s]     Buffering to fix DRVs done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/25 13:50:19    958s]     
[12/25 13:50:19    958s]     Slew Diagnostics: After DRV fixing
[12/25 13:50:19    958s]     ==================================
[12/25 13:50:19    958s]     
[12/25 13:50:19    958s]     Global Causes:
[12/25 13:50:19    958s]     
[12/25 13:50:19    958s]     -----
[12/25 13:50:19    958s]     Cause
[12/25 13:50:19    958s]     -----
[12/25 13:50:19    958s]       (empty table)
[12/25 13:50:19    958s]     -----
[12/25 13:50:19    958s]     
[12/25 13:50:19    958s]     Top 5 overslews:
[12/25 13:50:19    958s]     
[12/25 13:50:19    958s]     ---------------------------------
[12/25 13:50:19    958s]     Overslew    Causes    Driving Pin
[12/25 13:50:19    958s]     ---------------------------------
[12/25 13:50:19    958s]       (empty table)
[12/25 13:50:19    958s]     ---------------------------------
[12/25 13:50:19    958s]     
[12/25 13:50:19    958s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/25 13:50:19    958s]     
[12/25 13:50:19    958s]     -------------------
[12/25 13:50:19    958s]     Cause    Occurences
[12/25 13:50:19    958s]     -------------------
[12/25 13:50:19    958s]       (empty table)
[12/25 13:50:19    958s]     -------------------
[12/25 13:50:19    958s]     
[12/25 13:50:19    958s]     Violation diagnostics counts from the 0 nodes that have violations:
[12/25 13:50:19    958s]     
[12/25 13:50:19    958s]     -------------------
[12/25 13:50:19    958s]     Cause    Occurences
[12/25 13:50:19    958s]     -------------------
[12/25 13:50:19    958s]       (empty table)
[12/25 13:50:19    958s]     -------------------
[12/25 13:50:19    958s]     
[12/25 13:50:19    958s]     PostConditioning Fixing Skew by cell sizing...
[12/25 13:50:19    958s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 4042452480890799709 12029165920791019861
[12/25 13:50:19    958s]       Path optimization required 0 stage delay updates 
[12/25 13:50:19    958s]       Resized 0 clock insts to decrease delay.
[12/25 13:50:19    958s]       Fixing short paths with downsize only
[12/25 13:50:19    958s]       Path optimization required 0 stage delay updates 
[12/25 13:50:19    958s]       Resized 0 clock insts to increase delay.
[12/25 13:50:19    958s]       
[12/25 13:50:19    958s]       PRO Statistics: Fix Skew (cell sizing):
[12/25 13:50:19    958s]       =======================================
[12/25 13:50:19    958s]       
[12/25 13:50:19    958s]       Cell changes by Net Type:
[12/25 13:50:19    958s]       
[12/25 13:50:19    958s]       -------------------------------------------------------------------------------------------------
[12/25 13:50:19    958s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/25 13:50:19    958s]       -------------------------------------------------------------------------------------------------
[12/25 13:50:19    958s]       top                0            0           0            0                    0                0
[12/25 13:50:19    958s]       trunk              0            0           0            0                    0                0
[12/25 13:50:19    958s]       leaf               0            0           0            0                    0                0
[12/25 13:50:19    958s]       -------------------------------------------------------------------------------------------------
[12/25 13:50:19    958s]       Total              0            0           0            0                    0                0
[12/25 13:50:19    958s]       -------------------------------------------------------------------------------------------------
[12/25 13:50:19    958s]       
[12/25 13:50:19    958s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/25 13:50:19    958s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/25 13:50:19    958s]       
[12/25 13:50:19    958s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/25 13:50:19    958s]         cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:50:19    958s]         misc counts      : r=4, pp=2
[12/25 13:50:19    958s]         cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 13:50:19    958s]         cell capacitance : b=2.223pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.255pF
[12/25 13:50:19    958s]         sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:50:19    958s]         wire capacitance : top=0.000pF, trunk=1.382pF, leaf=14.122pF, total=15.505pF
[12/25 13:50:19    958s]         wire lengths     : top=0.000um, trunk=12228.200um, leaf=123748.800um, total=135977.000um
[12/25 13:50:19    958s]         hp wire lengths  : top=0.000um, trunk=8559.600um, leaf=29585.300um, total=38144.900um
[12/25 13:50:19    958s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[12/25 13:50:19    958s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/25 13:50:19    958s]         Trunk : target=0.118ns count=42 avg=0.073ns sd=0.032ns min=0.000ns max=0.116ns {17 <= 0.071ns, 11 <= 0.094ns, 8 <= 0.106ns, 4 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:50:19    958s]         Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.020ns max=0.105ns {14 <= 0.071ns, 287 <= 0.094ns, 19 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:50:19    958s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/25 13:50:19    958s]          Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 13:50:19    958s]          Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:50:19    958s]         NICGs: AND2X8MA10TR: 1 
[12/25 13:50:19    958s]        Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 13:50:19    958s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 4042452480890799709 12029165920791019861
[12/25 13:50:19    958s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 4042452480890799709 12029165920791019861
[12/25 13:50:20    959s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/25 13:50:20    959s]         skew_group my_clk/mode: insertion delay [min=0.422, max=0.478, avg=0.459, sd=0.012], skew [0.055 vs 0.058], 100% {0.422, 0.478} (wid=0.126 ws=0.069) (gid=0.389 gs=0.054)
[12/25 13:50:20    959s]             min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_19_/CK
[12/25 13:50:20    959s]             max path sink: vproc_top_genblk4_vcache/way0/lines_reg_6__392_/CK
[12/25 13:50:20    959s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/25 13:50:20    959s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.194, max=0.195, avg=0.195, sd=0.000], skew [0.001 vs 0.058], 100% {0.194, 0.195} (wid=0.068 ws=0.003) (gid=0.131 gs=0.004)
[12/25 13:50:20    959s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.194, max=0.195, avg=0.194, sd=0.000], skew [0.000 vs 0.058], 100% {0.194, 0.195} (wid=0.068 ws=0.000) (gid=0.127 gs=0.000)
[12/25 13:50:20    959s]         skew_group my_clk/mode: insertion delay [min=0.422, max=0.478, avg=0.459, sd=0.012], skew [0.055 vs 0.058], 100% {0.422, 0.478} (wid=0.126 ws=0.069) (gid=0.389 gs=0.054)
[12/25 13:50:20    959s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 13:50:20    959s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/25 13:50:20    959s]     Reconnecting optimized routes...
[12/25 13:50:20    959s]     Reset timing graph...
[12/25 13:50:20    959s] Ignoring AAE DB Resetting ...
[12/25 13:50:20    959s]     Reset timing graph done.
[12/25 13:50:20    959s]     Reconnecting optimized routes done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/25 13:50:20    959s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[12/25 13:50:20    959s]     Set dirty flag on 0 instances, 0 nets
[12/25 13:50:20    959s]   PostConditioning done.
[12/25 13:50:20    959s] Net route status summary:
[12/25 13:50:20    959s]   Clock:       359 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=359, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 13:50:20    959s]   Non-clock: 123709 (unrouted=5967, trialRouted=117742, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5967, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 13:50:20    959s]   Update timing and DAG stats after post-conditioning...
[12/25 13:50:20    959s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:50:20    959s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/25 13:50:20    959s] End AAE Lib Interpolated Model. (MEM=3008.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:50:20    960s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.3)
[12/25 13:50:21    960s]   Clock DAG stats after post-conditioning:
[12/25 13:50:21    960s]     cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:50:21    960s]     misc counts      : r=4, pp=2
[12/25 13:50:21    960s]     cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 13:50:21    960s]     cell capacitance : b=2.223pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.255pF
[12/25 13:50:21    960s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:50:21    960s]     wire capacitance : top=0.000pF, trunk=1.382pF, leaf=14.122pF, total=15.505pF
[12/25 13:50:21    960s]     wire lengths     : top=0.000um, trunk=12228.200um, leaf=123748.800um, total=135977.000um
[12/25 13:50:21    960s]     hp wire lengths  : top=0.000um, trunk=8559.600um, leaf=29585.300um, total=38144.900um
[12/25 13:50:21    960s]   Clock DAG net violations after post-conditioning: none
[12/25 13:50:21    960s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/25 13:50:21    960s]     Trunk : target=0.118ns count=42 avg=0.073ns sd=0.032ns min=0.000ns max=0.116ns {17 <= 0.071ns, 11 <= 0.094ns, 8 <= 0.106ns, 4 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:50:21    960s]     Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.020ns max=0.105ns {14 <= 0.071ns, 287 <= 0.094ns, 19 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:50:21    960s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/25 13:50:21    960s]      Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 13:50:21    960s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:50:21    960s]     NICGs: AND2X8MA10TR: 1 
[12/25 13:50:21    960s]    Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 13:50:21    960s]   Clock DAG hash after post-conditioning: 4042452480890799709 12029165920791019861
[12/25 13:50:21    961s]   Clock DAG hash after post-conditioning: 4042452480890799709 12029165920791019861
[12/25 13:50:21    961s]   Primary reporting skew groups after post-conditioning:
[12/25 13:50:21    961s]     skew_group my_clk/mode: insertion delay [min=0.422, max=0.478, avg=0.459, sd=0.012], skew [0.055 vs 0.058], 100% {0.422, 0.478} (wid=0.126 ws=0.069) (gid=0.389 gs=0.054)
[12/25 13:50:22    961s]         min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_19_/CK
[12/25 13:50:22    961s]         max path sink: vproc_top_genblk4_vcache/way0/lines_reg_6__392_/CK
[12/25 13:50:22    961s]   Skew group summary after post-conditioning:
[12/25 13:50:22    961s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.194, max=0.195, avg=0.195, sd=0.000], skew [0.001 vs 0.058], 100% {0.194, 0.195} (wid=0.068 ws=0.003) (gid=0.131 gs=0.004)
[12/25 13:50:22    961s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.194, max=0.195, avg=0.194, sd=0.000], skew [0.000 vs 0.058], 100% {0.194, 0.195} (wid=0.068 ws=0.000) (gid=0.127 gs=0.000)
[12/25 13:50:22    961s]     skew_group my_clk/mode: insertion delay [min=0.422, max=0.478, avg=0.459, sd=0.012], skew [0.055 vs 0.058], 100% {0.422, 0.478} (wid=0.126 ws=0.069) (gid=0.389 gs=0.054)
[12/25 13:50:22    961s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:07.4 real=0:00:06.8)
[12/25 13:50:22    961s]   Setting CTS place status to fixed for clock tree and sinks.
[12/25 13:50:22    961s]   numClockCells = 365, numClockCellsFixed = 365, numClockCellsRestored = 0, numClockLatches = 1, numClockLatchesFixed =  1, numClockLatchesRestored = 0
[12/25 13:50:22    961s]   Post-balance tidy up or trial balance steps...
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   Clock DAG stats at end of CTS:
[12/25 13:50:22    962s]   ==============================
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   --------------------------------------------------------------
[12/25 13:50:22    962s]   Cell type                     Count    Area        Capacitance
[12/25 13:50:22    962s]   --------------------------------------------------------------
[12/25 13:50:22    962s]   Buffers                        348     3577.600       2.223
[12/25 13:50:22    962s]   Inverters                        2        3.600       0.006
[12/25 13:50:22    962s]   Integrated Clock Gates           0        0.000       0.000
[12/25 13:50:22    962s]   Non-Integrated Clock Gates       1        9.200       0.006
[12/25 13:50:22    962s]   Clock Logic                      4       20.000       0.020
[12/25 13:50:22    962s]   All                            355     3610.400       2.255
[12/25 13:50:22    962s]   --------------------------------------------------------------
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   Clock DAG wire lengths at end of CTS:
[12/25 13:50:22    962s]   =====================================
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   --------------------
[12/25 13:50:22    962s]   Type     Wire Length
[12/25 13:50:22    962s]   --------------------
[12/25 13:50:22    962s]   Top           0.000
[12/25 13:50:22    962s]   Trunk     12228.200
[12/25 13:50:22    962s]   Leaf     123748.800
[12/25 13:50:22    962s]   Total    135977.000
[12/25 13:50:22    962s]   --------------------
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   Clock DAG hp wire lengths at end of CTS:
[12/25 13:50:22    962s]   ========================================
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   -----------------------
[12/25 13:50:22    962s]   Type     hp Wire Length
[12/25 13:50:22    962s]   -----------------------
[12/25 13:50:22    962s]   Top            0.000
[12/25 13:50:22    962s]   Trunk       8559.600
[12/25 13:50:22    962s]   Leaf       29585.300
[12/25 13:50:22    962s]   Total      38144.900
[12/25 13:50:22    962s]   -----------------------
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   Clock DAG capacitances at end of CTS:
[12/25 13:50:22    962s]   =====================================
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   -----------------------------------
[12/25 13:50:22    962s]   Type     Gate      Wire      Total
[12/25 13:50:22    962s]   -----------------------------------
[12/25 13:50:22    962s]   Top       0.000     0.000     0.000
[12/25 13:50:22    962s]   Trunk     2.244     1.382     3.626
[12/25 13:50:22    962s]   Leaf     26.664    14.122    40.787
[12/25 13:50:22    962s]   Total    28.909    15.505    44.413
[12/25 13:50:22    962s]   -----------------------------------
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   Clock DAG sink capacitances at end of CTS:
[12/25 13:50:22    962s]   ==========================================
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   ---------------------------------------------------------
[12/25 13:50:22    962s]   Count    Total     Average    Std. Dev.    Min      Max
[12/25 13:50:22    962s]   ---------------------------------------------------------
[12/25 13:50:22    962s]   30609    26.642     0.001       0.000      0.001    0.040
[12/25 13:50:22    962s]   ---------------------------------------------------------
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   Clock DAG net violations at end of CTS:
[12/25 13:50:22    962s]   =======================================
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   None
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/25 13:50:22    962s]   ====================================================================
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:50:22    962s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
[12/25 13:50:22    962s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:50:22    962s]   Trunk       0.118       42      0.073       0.032      0.000    0.116    {17 <= 0.071ns, 11 <= 0.094ns, 8 <= 0.106ns, 4 <= 0.112ns, 2 <= 0.118ns}           -
[12/25 13:50:22    962s]   Leaf        0.118      320      0.089       0.009      0.020    0.105    {14 <= 0.071ns, 287 <= 0.094ns, 19 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}         -
[12/25 13:50:22    962s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   Clock DAG library cell distribution at end of CTS:
[12/25 13:50:22    962s]   ==================================================
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   -------------------------------------------------
[12/25 13:50:22    962s]   Name              Type        Inst     Inst Area 
[12/25 13:50:22    962s]                                 Count    (um^2)
[12/25 13:50:22    962s]   -------------------------------------------------
[12/25 13:50:22    962s]   BUFX16MA10TR      buffer        18       208.800
[12/25 13:50:22    962s]   FRICGX13BA10TR    buffer        11       123.200
[12/25 13:50:22    962s]   FRICGX11BA10TR    buffer       307      3192.800
[12/25 13:50:22    962s]   BUFX5BA10TR       buffer        12        52.800
[12/25 13:50:22    962s]   INVX3BA10TR       inverter       1         2.400
[12/25 13:50:22    962s]   INVX1BA10TR       inverter       1         1.200
[12/25 13:50:22    962s]   AND2X8MA10TR      nicg           1         9.200
[12/25 13:50:22    962s]   BUFZX8MA10TR      logic          1        14.000
[12/25 13:50:22    962s]   NOR2X2MA10TR      logic          1         2.800
[12/25 13:50:22    962s]   NAND2X1AA10TR     logic          1         1.600
[12/25 13:50:22    962s]   NOR2X0P7MA10TR    logic          1         1.600
[12/25 13:50:22    962s]   -------------------------------------------------
[12/25 13:50:22    962s]   
[12/25 13:50:22    962s]   Clock DAG hash at end of CTS: 4042452480890799709 12029165920791019861
[12/25 13:50:22    962s]   Clock DAG hash at end of CTS: 4042452480890799709 12029165920791019861
[12/25 13:50:23    962s]   
[12/25 13:50:23    962s]   Primary reporting skew groups summary at end of CTS:
[12/25 13:50:23    962s]   ====================================================
[12/25 13:50:23    962s]   
[12/25 13:50:23    962s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:50:23    962s]   Half-corner          Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/25 13:50:23    962s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:50:23    962s]   slowDC:setup.late    my_clk/mode    0.422     0.478     0.055       0.058         0.069           0.012           0.459        0.012     100% {0.422, 0.478}
[12/25 13:50:23    962s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:50:23    962s]   
[12/25 13:50:23    962s]   
[12/25 13:50:23    962s]   Skew group summary at end of CTS:
[12/25 13:50:23    962s]   =================================
[12/25 13:50:23    962s]   
[12/25 13:50:23    962s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:50:23    962s]   Half-corner          Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/25 13:50:23    962s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:50:23    962s]   slowDC:setup.late    _clock_gen_my_clk_state_reg_0_/mode    0.194     0.195     0.001       0.058         0.003           0.000           0.195        0.000     100% {0.194, 0.195}
[12/25 13:50:23    962s]   slowDC:setup.late    _clock_gen_my_clk_state_reg_1_/mode    0.194     0.195     0.000       0.058         0.000           0.000           0.194        0.000     100% {0.194, 0.195}
[12/25 13:50:23    962s]   slowDC:setup.late    my_clk/mode                            0.422     0.478     0.055       0.058         0.069           0.012           0.459        0.012     100% {0.422, 0.478}
[12/25 13:50:23    962s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 13:50:23    962s]   
[12/25 13:50:23    962s]   
[12/25 13:50:23    962s]   Found a total of 0 clock tree pins with a slew violation.
[12/25 13:50:23    962s]   
[12/25 13:50:23    962s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/25 13:50:23    962s] Synthesizing clock trees done.
[12/25 13:50:23    962s] Tidy Up And Update Timing...
[12/25 13:50:23    963s] External - Set all clocks to propagated mode...
[12/25 13:50:23    963s] Innovus updating I/O latencies
[12/25 13:50:25    969s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/25 13:50:25    969s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/25 13:50:26    970s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/25 13:50:26    970s] #################################################################################
[12/25 13:50:26    970s] # Design Stage: PreRoute
[12/25 13:50:26    970s] # Design Name: toplevel_498
[12/25 13:50:26    970s] # Design Mode: 90nm
[12/25 13:50:26    970s] # Analysis Mode: MMMC Non-OCV 
[12/25 13:50:26    970s] # Parasitics Mode: No SPEF/RCDB 
[12/25 13:50:26    970s] # Signoff Settings: SI Off 
[12/25 13:50:26    970s] #################################################################################
[12/25 13:50:28    976s] Topological Sorting (REAL = 0:00:00.0, MEM = 3150.5M, InitMEM = 3136.5M)
[12/25 13:50:28    977s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/25 13:50:28    977s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/25 13:50:28    977s] Start delay calculation (fullDC) (4 T). (MEM=3150.47)
[12/25 13:50:29    978s] End AAE Lib Interpolated Model. (MEM=3163.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:50:32    986s] Total number of fetched objects 118172
[12/25 13:50:32    987s] Total number of fetched objects 118172
[12/25 13:50:32    988s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:00.0)
[12/25 13:50:33    990s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:01.0)
[12/25 13:50:33    990s] End delay calculation. (MEM=3361.95 CPU=0:00:04.6 REAL=0:00:02.0)
[12/25 13:50:33    990s] End delay calculation (fullDC). (MEM=3361.95 CPU=0:00:12.4 REAL=0:00:05.0)
[12/25 13:50:33    990s] *** CDM Built up (cpu=0:00:19.2  real=0:00:07.0  mem= 3362.0M) ***
[12/25 13:50:34    991s] Setting all clocks to propagated mode.
[12/25 13:50:34    991s] External - Set all clocks to propagated mode done. (took cpu=0:00:28.3 real=0:00:10.8)
[12/25 13:50:34    991s] Clock DAG stats after update timingGraph:
[12/25 13:50:34    991s]   cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 13:50:34    991s]   misc counts      : r=4, pp=2
[12/25 13:50:34    991s]   cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 13:50:34    991s]   cell capacitance : b=2.223pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.255pF
[12/25 13:50:34    991s]   sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 13:50:34    991s]   wire capacitance : top=0.000pF, trunk=1.382pF, leaf=14.122pF, total=15.505pF
[12/25 13:50:34    991s]   wire lengths     : top=0.000um, trunk=12228.200um, leaf=123748.800um, total=135977.000um
[12/25 13:50:34    991s]   hp wire lengths  : top=0.000um, trunk=8559.600um, leaf=29585.300um, total=38144.900um
[12/25 13:50:34    991s] Clock DAG net violations after update timingGraph: none
[12/25 13:50:34    991s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/25 13:50:34    991s]   Trunk : target=0.118ns count=42 avg=0.073ns sd=0.032ns min=0.000ns max=0.116ns {17 <= 0.071ns, 11 <= 0.094ns, 8 <= 0.106ns, 4 <= 0.112ns, 2 <= 0.118ns}
[12/25 13:50:34    991s]   Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.020ns max=0.105ns {14 <= 0.071ns, 287 <= 0.094ns, 19 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 13:50:34    991s] Clock DAG library cell distribution after update timingGraph {count}:
[12/25 13:50:34    991s]    Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 13:50:34    991s]    Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 13:50:34    991s]   NICGs: AND2X8MA10TR: 1 
[12/25 13:50:34    991s]  Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 13:50:34    991s] Clock DAG hash after update timingGraph: 4042452480890799709 12029165920791019861
[12/25 13:50:34    991s] Clock DAG hash after update timingGraph: 4042452480890799709 12029165920791019861
[12/25 13:50:34    992s] Primary reporting skew groups after update timingGraph:
[12/25 13:50:34    992s]   skew_group my_clk/mode: insertion delay [min=0.422, max=0.478, avg=0.459, sd=0.012], skew [0.055 vs 0.058], 100% {0.422, 0.478} (wid=0.126 ws=0.069) (gid=0.389 gs=0.054)
[12/25 13:50:34    992s]       min path sink: mmu_storage_controller/qspi_controller/rdata_q_reg_19_/CK
[12/25 13:50:34    992s]       max path sink: vproc_top_genblk4_vcache/way0/lines_reg_6__392_/CK
[12/25 13:50:34    992s] Skew group summary after update timingGraph:
[12/25 13:50:34    992s]   skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.194, max=0.195, avg=0.195, sd=0.000], skew [0.001 vs 0.058], 100% {0.194, 0.195} (wid=0.068 ws=0.003) (gid=0.131 gs=0.004)
[12/25 13:50:34    992s]   skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.194, max=0.195, avg=0.194, sd=0.000], skew [0.000 vs 0.058], 100% {0.194, 0.195} (wid=0.068 ws=0.000) (gid=0.127 gs=0.000)
[12/25 13:50:35    992s]   skew_group my_clk/mode: insertion delay [min=0.422, max=0.478, avg=0.459, sd=0.012], skew [0.055 vs 0.058], 100% {0.422, 0.478} (wid=0.126 ws=0.069) (gid=0.389 gs=0.054)
[12/25 13:50:35    992s] Logging CTS constraint violations...
[12/25 13:50:35    992s]   No violations found.
[12/25 13:50:35    992s] Logging CTS constraint violations done.
[12/25 13:50:35    992s] Tidy Up And Update Timing done. (took cpu=0:00:29.5 real=0:00:12.0)
[12/25 13:50:35    992s] Copying last skew targets (including wire skew targets) from _clock_gen_my_clk_state_reg_1_/mode to _clock_gen_my_clk_state_reg_2_/mode (the duplicate skew group).
[12/25 13:50:35    992s] Copying last insertion target (including wire insertion delay target) from _clock_gen_my_clk_state_reg_1_/mode to _clock_gen_my_clk_state_reg_2_/mode (the duplicate skew group).
[12/25 13:50:35    992s] Runtime done. (took cpu=0:07:25 real=0:03:41)
[12/25 13:50:35    992s] Runtime Report Coverage % = 95.8
[12/25 13:50:35    992s] Runtime Summary
[12/25 13:50:35    992s] ===============
[12/25 13:50:35    992s] Clock Runtime:  (57%) Core CTS         120.92 (Init 5.59, Construction 20.92, Implementation 72.36, eGRPC 8.26, PostConditioning 6.77, Other 7.03)
[12/25 13:50:35    992s] Clock Runtime:  (31%) CTS services      66.71 (RefinePlace 6.70, EarlyGlobalClock 5.39, NanoRoute 51.66, ExtractRC 2.95, TimingAnalysis 0.00)
[12/25 13:50:35    992s] Clock Runtime:  (11%) Other CTS         23.65 (Init 4.89, CongRepair/EGR-DP 7.92, TimingUpdate 10.84, Other 0.00)
[12/25 13:50:35    992s] Clock Runtime: (100%) Total            211.28
[12/25 13:50:35    992s] 
[12/25 13:50:35    992s] 
[12/25 13:50:35    992s] Runtime Summary:
[12/25 13:50:35    992s] ================
[12/25 13:50:35    992s] 
[12/25 13:50:35    992s] -------------------------------------------------------------------------------------------------------------------
[12/25 13:50:35    992s] wall    % time  children  called  name
[12/25 13:50:35    992s] -------------------------------------------------------------------------------------------------------------------
[12/25 13:50:35    992s] 220.51  100.00   220.51     0       
[12/25 13:50:35    992s] 220.51  100.00   211.28     1     Runtime
[12/25 13:50:35    992s]   0.93    0.42     0.93     1     CCOpt::Phase::Initialization
[12/25 13:50:35    992s]   0.93    0.42     0.92     1       Check Prerequisites
[12/25 13:50:35    992s]   0.92    0.42     0.00     1         Leaving CCOpt scope - CheckPlace
[12/25 13:50:35    992s]   9.13    4.14     8.85     1     CCOpt::Phase::PreparingToBalance
[12/25 13:50:35    992s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[12/25 13:50:35    992s]   3.96    1.80     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/25 13:50:35    992s]   0.76    0.34     0.49     1       Legalization setup
[12/25 13:50:35    992s]   0.47    0.21     0.00     2         Leaving CCOpt scope - Initializing placement interface
[12/25 13:50:35    992s]   0.02    0.01     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[12/25 13:50:35    992s]   4.12    1.87     0.00     1       Validating CTS configuration
[12/25 13:50:35    992s]   0.00    0.00     0.00     1         Checking module port directions
[12/25 13:50:35    992s]   0.00    0.00     0.00     1         Checking for illegal sizes of clock logic instances
[12/25 13:50:35    992s]   0.42    0.19     0.23     1     Preparing To Balance
[12/25 13:50:35    992s]   0.02    0.01     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/25 13:50:35    992s]   0.21    0.09     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/25 13:50:35    992s]  32.36   14.67    32.36     1     CCOpt::Phase::Construction
[12/25 13:50:35    992s]  23.72   10.76    23.56     1       Stage::Clustering
[12/25 13:50:35    992s]  13.39    6.07    12.12     1         Clustering
[12/25 13:50:35    992s]   0.22    0.10     0.00     1           Initialize for clustering
[12/25 13:50:35    992s]   7.38    3.35     0.02     1           Bottom-up phase
[12/25 13:50:35    992s]   0.02    0.01     0.00     1             Clock tree timing engine global stage delay update for slowDC:setup.late
[12/25 13:50:35    992s]   4.53    2.05     3.81     1           Legalizing clock trees
[12/25 13:50:35    992s]   3.19    1.44     0.00     1             Leaving CCOpt scope - ClockRefiner
[12/25 13:50:35    992s]   0.02    0.01     0.00     1             Leaving CCOpt scope - Cleaning up placement interface
[12/25 13:50:35    992s]   0.28    0.13     0.00     1             Leaving CCOpt scope - Initializing placement interface
[12/25 13:50:35    992s]   0.33    0.15     0.00     1             Clock tree timing engine global stage delay update for slowDC:setup.late
[12/25 13:50:35    992s]  10.17    4.61     8.57     1         CongRepair After Initial Clustering
[12/25 13:50:35    992s]   7.28    3.30     5.91     1           Leaving CCOpt scope - Early Global Route
[12/25 13:50:35    992s]   1.95    0.88     0.00     1             Early Global Route - eGR only step
[12/25 13:50:35    992s]   3.96    1.80     0.00     1             Congestion Repair
[12/25 13:50:35    992s]   0.97    0.44     0.00     1           Leaving CCOpt scope - extractRC
[12/25 13:50:35    992s]   0.33    0.15     0.00     1           Clock tree timing engine global stage delay update for slowDC:setup.late
[12/25 13:50:35    992s]   1.82    0.82     1.82     1       Stage::DRV Fixing
[12/25 13:50:35    992s]   0.80    0.36     0.00     1         Fixing clock tree slew time and max cap violations
[12/25 13:50:35    992s]   1.02    0.46     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[12/25 13:50:35    992s]   6.82    3.09     6.71     1       Stage::Insertion Delay Reduction
[12/25 13:50:35    992s]   0.75    0.34     0.00     1         Removing unnecessary root buffering
[12/25 13:50:35    992s]   0.52    0.24     0.00     1         Removing unconstrained drivers
[12/25 13:50:35    992s]   0.54    0.25     0.00     1         Reducing insertion delay 1
[12/25 13:50:35    992s]   1.16    0.53     0.00     1         Removing longest path buffering
[12/25 13:50:35    992s]   3.74    1.70     0.00     1         Reducing insertion delay 2
[12/25 13:50:35    992s]  73.05   33.13    73.00     1     CCOpt::Phase::Implementation
[12/25 13:50:35    992s]   7.37    3.34     7.26     1       Stage::Reducing Power
[12/25 13:50:35    992s]   0.85    0.38     0.00     1         Improving clock tree routing
[12/25 13:50:35    992s]   5.35    2.43     0.04     1         Reducing clock tree power 1
[12/25 13:50:35    992s]   0.04    0.02     0.00     3           Legalizing clock trees
[12/25 13:50:35    992s]   1.06    0.48     0.00     1         Reducing clock tree power 2
[12/25 13:50:35    992s]  14.29    6.48    13.40     1       Stage::Balancing
[12/25 13:50:35    992s]   8.65    3.92     8.11     1         Approximately balancing fragments step
[12/25 13:50:35    992s]   2.43    1.10     0.00     1           Resolve constraints - Approximately balancing fragments
[12/25 13:50:35    992s]   0.84    0.38     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/25 13:50:35    992s]   0.71    0.32     0.00     1           Moving gates to improve sub-tree skew
[12/25 13:50:35    992s]   2.34    1.06     0.00     1           Approximately balancing fragments bottom up
[12/25 13:50:35    992s]   1.79    0.81     0.00     1           Approximately balancing fragments, wire and cell delays
[12/25 13:50:35    992s]   1.14    0.52     0.00     1         Improving fragments clock skew
[12/25 13:50:35    992s]   2.17    0.98     1.62     1         Approximately balancing step
[12/25 13:50:35    992s]   1.05    0.48     0.00     1           Resolve constraints - Approximately balancing
[12/25 13:50:35    992s]   0.57    0.26     0.00     1           Approximately balancing, wire and cell delays
[12/25 13:50:35    992s]   0.55    0.25     0.00     1         Fixing clock tree overload
[12/25 13:50:35    992s]   0.90    0.41     0.00     1         Approximately balancing paths
[12/25 13:50:35    992s]  50.41   22.86    49.46     1       Stage::Polishing
[12/25 13:50:35    992s]   0.30    0.14     0.00     1         Clock tree timing engine global stage delay update for slowDC:setup.late
[12/25 13:50:35    992s]   0.53    0.24     0.00     1         Merging balancing drivers for power
[12/25 13:50:35    992s]   1.02    0.46     0.00     1         Improving clock skew
[12/25 13:50:35    992s]  21.29    9.66    19.57     1         Moving gates to reduce wire capacitance
[12/25 13:50:35    992s]   0.95    0.43     0.00     2           Artificially removing short and long paths
[12/25 13:50:35    992s]   2.67    1.21     0.03     1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/25 13:50:35    992s]   0.03    0.01     0.00     1             Legalizing clock trees
[12/25 13:50:35    992s]   7.72    3.50     0.02     1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/25 13:50:35    992s]   0.02    0.01     0.00     1             Legalizing clock trees
[12/25 13:50:35    992s]   2.48    1.13     0.03     1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/25 13:50:35    992s]   0.03    0.01     0.00     1             Legalizing clock trees
[12/25 13:50:35    992s]   5.74    2.60     0.02     1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/25 13:50:35    992s]   0.02    0.01     0.00     1             Legalizing clock trees
[12/25 13:50:35    992s]   2.92    1.32     0.49     1         Reducing clock tree power 3
[12/25 13:50:35    992s]   0.40    0.18     0.00     1           Artificially removing short and long paths
[12/25 13:50:35    992s]   0.01    0.01     0.00     1           Legalizing clock trees
[12/25 13:50:35    992s]   0.08    0.04     0.00     1           Reverting Artificially removing short and long paths
[12/25 13:50:35    992s]   0.98    0.44     0.00     1         Improving insertion delay
[12/25 13:50:35    992s]  22.43   10.17    20.76     1         Wire Opt OverFix
[12/25 13:50:35    992s]  19.49    8.84    18.31     1           Wire Reduction extra effort
[12/25 13:50:35    992s]   0.40    0.18     0.00     1             Artificially removing short and long paths
[12/25 13:50:35    992s]   0.24    0.11     0.00     1             Global shorten wires A0
[12/25 13:50:35    992s]  13.45    6.10     0.00     2             Move For Wirelength - core
[12/25 13:50:35    992s]   0.14    0.07     0.00     1             Global shorten wires A1
[12/25 13:50:35    992s]   2.42    1.10     0.00     1             Global shorten wires B
[12/25 13:50:35    992s]   1.66    0.75     0.00     1             Move For Wirelength - branch
[12/25 13:50:35    992s]   1.27    0.58     1.27     1           Optimizing orientation
[12/25 13:50:35    992s]   1.27    0.58     0.00     1             FlipOpt
[12/25 13:50:35    992s]   0.92    0.42     0.72     1       Stage::Updating netlist
[12/25 13:50:35    992s]   0.03    0.01     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[12/25 13:50:35    992s]   0.69    0.31     0.00     1         Leaving CCOpt scope - ClockRefiner
[12/25 13:50:35    992s]  14.09    6.39    11.67     1     CCOpt::Phase::eGRPC
[12/25 13:50:35    992s]   2.94    1.33     2.07     1       Leaving CCOpt scope - Routing Tools
[12/25 13:50:35    992s]   2.07    0.94     0.00     1         Early Global Route - eGR only step
[12/25 13:50:35    992s]   0.94    0.43     0.00     1       Leaving CCOpt scope - extractRC
[12/25 13:50:35    992s]   0.21    0.10     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/25 13:50:35    992s]   0.24    0.11     0.24     1       Reset bufferability constraints
[12/25 13:50:35    992s]   0.24    0.11     0.00     1         Clock tree timing engine global stage delay update for slowDC:setup.late
[12/25 13:50:35    992s]   0.78    0.35     0.26     1       eGRPC Moving buffers
[12/25 13:50:35    992s]   0.26    0.12     0.00     1         Violation analysis
[12/25 13:50:35    992s]   2.63    1.19     0.22     1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/25 13:50:35    992s]   0.22    0.10     0.00     1         Artificially removing long paths
[12/25 13:50:35    992s]   0.65    0.30     0.00     1       eGRPC Fixing DRVs
[12/25 13:50:35    992s]   0.22    0.10     0.00     1       Reconnecting optimized routes
[12/25 13:50:35    992s]   0.21    0.10     0.00     1       Violation analysis
[12/25 13:50:35    992s]   0.03    0.01     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/25 13:50:35    992s]   2.83    1.28     0.00     1       Leaving CCOpt scope - ClockRefiner
[12/25 13:50:35    992s]  61.46   27.87    60.01     1     CCOpt::Phase::Routing
[12/25 13:50:35    992s]  58.70   26.62    57.67     1       Leaving CCOpt scope - Routing Tools
[12/25 13:50:35    992s]   2.05    0.93     0.00     1         Early Global Route - eGR->Nr High Frequency step
[12/25 13:50:35    992s]  51.66   23.43     0.00     1         NanoRoute
[12/25 13:50:35    992s]   3.96    1.80     0.00     1         Route Remaining Unrouted Nets
[12/25 13:50:35    992s]   1.05    0.48     0.00     1       Leaving CCOpt scope - extractRC
[12/25 13:50:35    992s]   0.26    0.12     0.00     1       Clock tree timing engine global stage delay update for slowDC:setup.late
[12/25 13:50:35    992s]   6.77    3.07     5.19     1     CCOpt::Phase::PostConditioning
[12/25 13:50:35    992s]   0.30    0.14     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/25 13:50:35    992s]   0.00    0.00     0.00     1       Reset bufferability constraints
[12/25 13:50:35    992s]   0.79    0.36     0.00     1       PostConditioning Upsizing To Fix DRVs
[12/25 13:50:35    992s]   1.17    0.53     0.00     1       Recomputing CTS skew targets
[12/25 13:50:35    992s]   0.55    0.25     0.00     1       PostConditioning Fixing DRVs
[12/25 13:50:35    992s]   0.83    0.38     0.00     1       Buffering to fix DRVs
[12/25 13:50:35    992s]   1.04    0.47     0.00     1       PostConditioning Fixing Skew by cell sizing
[12/25 13:50:35    992s]   0.26    0.12     0.00     1       Reconnecting optimized routes
[12/25 13:50:35    992s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[12/25 13:50:35    992s]   0.26    0.12     0.00     1       Clock tree timing engine global stage delay update for slowDC:setup.late
[12/25 13:50:35    992s]   1.09    0.50     0.00     1     Post-balance tidy up or trial balance steps
[12/25 13:50:35    992s]  11.99    5.44    10.84     1     Tidy Up And Update Timing
[12/25 13:50:35    992s]  10.84    4.92     0.00     1       External - Set all clocks to propagated mode
[12/25 13:50:35    992s] -------------------------------------------------------------------------------------------------------------------
[12/25 13:50:35    992s] 
[12/25 13:50:35    992s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/25 13:50:35    992s] Leaving CCOpt scope - Cleaning up placement interface...
[12/25 13:50:35    992s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3313.2M, EPOCH TIME: 1671997835.370467
[12/25 13:50:35    992s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.028, REAL:0.028, MEM:2877.2M, EPOCH TIME: 1671997835.398659
[12/25 13:50:35    992s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 13:50:35    992s] Synthesizing clock trees with CCOpt done.
[12/25 13:50:35    992s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/25 13:50:35    992s] Type 'man IMPSP-9025' for more detail.
[12/25 13:50:35    992s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2462.0M, totSessionCpu=0:16:33 **
[12/25 13:50:37    998s] info: unfix 1 clock instance placement location
[12/25 13:50:37    998s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/25 13:50:37    998s] Need call spDPlaceInit before registerPrioInstLoc.
[12/25 13:50:37    998s] [EEQ-INFO] #EEQ #Cell
[12/25 13:50:37    998s] [EEQ-INFO] 1    868
[12/25 13:50:37    998s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/25 13:50:37    998s] *** InitOpt #2 [begin] : totSession cpu/real = 0:16:38.1/0:08:02.3 (2.1), mem = 2834.4M
[12/25 13:50:37    998s] GigaOpt running with 4 threads.
[12/25 13:50:37    998s] Info: 4 threads available for lower-level modules during optimization.
[12/25 13:50:37    998s] OPERPROF: Starting DPlace-Init at level 1, MEM:2834.4M, EPOCH TIME: 1671997837.334655
[12/25 13:50:37    998s] z: 2, totalTracks: 1
[12/25 13:50:37    998s] z: 4, totalTracks: 1
[12/25 13:50:37    998s] z: 6, totalTracks: 1
[12/25 13:50:37    998s] z: 8, totalTracks: 1
[12/25 13:50:37    998s] #spOpts: VtWidth mergeVia=F 
[12/25 13:50:37    998s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2834.4M, EPOCH TIME: 1671997837.437774
[12/25 13:50:37    998s] 
[12/25 13:50:37    998s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:50:37    998s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.086, REAL:0.087, MEM:2834.4M, EPOCH TIME: 1671997837.524329
[12/25 13:50:37    998s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2834.4MB).
[12/25 13:50:37    998s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.217, REAL:0.218, MEM:2834.4M, EPOCH TIME: 1671997837.552945
[12/25 13:50:37    998s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2834.4M, EPOCH TIME: 1671997837.553308
[12/25 13:50:37    998s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:2834.4M, EPOCH TIME: 1671997837.570329
[12/25 13:50:37    998s] 
[12/25 13:50:37    998s] Creating Lib Analyzer ...
[12/25 13:50:37    998s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 13:50:37    998s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 13:50:37    998s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/25 13:50:37    998s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 13:50:37    998s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 13:50:37    998s] 
[12/25 13:50:37    998s] {RT default_rc_corner 0 6 6 0}
[12/25 13:50:39   1000s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:41 mem=2841.4M
[12/25 13:50:39   1000s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:41 mem=2841.4M
[12/25 13:50:39   1000s] Creating Lib Analyzer, finished. 
[12/25 13:50:40   1001s] **optDesign ... cpu = 0:00:09, real = 0:00:05, mem = 2546.4M, totSessionCpu=0:16:41 **
[12/25 13:50:40   1001s] *** optDesign -postCTS ***
[12/25 13:50:40   1001s] DRC Margin: user margin 0.0; extra margin 0.2
[12/25 13:50:40   1001s] Hold Target Slack: user slack 0
[12/25 13:50:40   1001s] Setup Target Slack: user slack 0; extra slack 0.0
[12/25 13:50:40   1001s] setUsefulSkewMode -ecoRoute false
[12/25 13:50:40   1001s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2841.4M, EPOCH TIME: 1671997840.373049
[12/25 13:50:40   1001s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.078, REAL:0.078, MEM:2841.4M, EPOCH TIME: 1671997840.451101
[12/25 13:50:40   1001s] 
[12/25 13:50:40   1001s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:50:40   1001s] Deleting Lib Analyzer.
[12/25 13:50:40   1001s] 
[12/25 13:50:40   1001s] TimeStamp Deleting Cell Server End ...
[12/25 13:50:40   1001s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/25 13:50:40   1001s] 
[12/25 13:50:40   1001s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:50:40   1001s] Summary for sequential cells identification: 
[12/25 13:50:40   1001s]   Identified SBFF number: 148
[12/25 13:50:40   1001s]   Identified MBFF number: 0
[12/25 13:50:40   1001s]   Identified SB Latch number: 0
[12/25 13:50:40   1001s]   Identified MB Latch number: 0
[12/25 13:50:40   1001s]   Not identified SBFF number: 0
[12/25 13:50:40   1001s]   Not identified MBFF number: 0
[12/25 13:50:40   1001s]   Not identified SB Latch number: 0
[12/25 13:50:40   1001s]   Not identified MB Latch number: 0
[12/25 13:50:40   1001s]   Number of sequential cells which are not FFs: 106
[12/25 13:50:40   1001s]  Visiting view : slowView
[12/25 13:50:40   1001s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:50:40   1001s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:50:40   1001s]  Visiting view : fastView
[12/25 13:50:40   1001s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:50:40   1001s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:50:40   1001s] TLC MultiMap info (StdDelay):
[12/25 13:50:40   1001s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:50:40   1001s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:50:40   1001s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:50:40   1001s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:50:40   1001s]  Setting StdDelay to: 15.6ps
[12/25 13:50:40   1001s] 
[12/25 13:50:40   1001s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:50:40   1001s] 
[12/25 13:50:40   1001s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:50:40   1001s] 
[12/25 13:50:40   1001s] TimeStamp Deleting Cell Server End ...
[12/25 13:50:40   1001s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2841.4M, EPOCH TIME: 1671997840.840967
[12/25 13:50:40   1001s] All LLGs are deleted
[12/25 13:50:40   1001s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2841.4M, EPOCH TIME: 1671997840.841068
[12/25 13:50:40   1001s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:2841.4M, EPOCH TIME: 1671997840.843520
[12/25 13:50:40   1001s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.004, REAL:0.004, MEM:2833.4M, EPOCH TIME: 1671997840.844590
[12/25 13:50:40   1001s] Start to check current routing status for nets...
[12/25 13:50:41   1002s] All nets are already routed correctly.
[12/25 13:50:41   1002s] End to check current routing status for nets (mem=2833.4M)
[12/25 13:50:41   1002s] #optDebug: Start CG creation (mem=2862.0M)
[12/25 13:50:41   1002s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/25 13:50:41   1002s] (cpu=0:00:00.1, mem=2919.0M)
[12/25 13:50:41   1002s]  ...processing cgPrt (cpu=0:00:00.1, mem=2919.0M)
[12/25 13:50:41   1002s]  ...processing cgEgp (cpu=0:00:00.1, mem=2919.0M)
[12/25 13:50:41   1002s]  ...processing cgPbk (cpu=0:00:00.1, mem=2919.0M)
[12/25 13:50:41   1002s]  ...processing cgNrb(cpu=0:00:00.1, mem=2919.0M)
[12/25 13:50:41   1002s]  ...processing cgObs (cpu=0:00:00.1, mem=2919.0M)
[12/25 13:50:41   1002s]  ...processing cgCon (cpu=0:00:00.1, mem=2919.0M)
[12/25 13:50:41   1002s]  ...processing cgPdm (cpu=0:00:00.1, mem=2919.0M)
[12/25 13:50:41   1002s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2919.0M)
[12/25 13:51:14   1035s] Compute RC Scale Done ...
[12/25 13:51:15   1035s] All LLGs are deleted
[12/25 13:51:15   1035s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2909.5M, EPOCH TIME: 1671997875.066524
[12/25 13:51:15   1035s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2909.5M, EPOCH TIME: 1671997875.067289
[12/25 13:51:15   1035s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2909.5M, EPOCH TIME: 1671997875.111050
[12/25 13:51:15   1035s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2909.5M, EPOCH TIME: 1671997875.114952
[12/25 13:51:15   1035s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2909.5M, EPOCH TIME: 1671997875.119765
[12/25 13:51:15   1035s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.004, MEM:2909.5M, EPOCH TIME: 1671997875.123331
[12/25 13:51:15   1035s] Fast DP-INIT is on for default
[12/25 13:51:15   1035s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.037, MEM:2909.5M, EPOCH TIME: 1671997875.151751
[12/25 13:51:15   1036s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.102, REAL:0.090, MEM:2909.5M, EPOCH TIME: 1671997875.200801
[12/25 13:51:15   1036s] Starting delay calculation for Setup views
[12/25 13:51:15   1036s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/25 13:51:15   1036s] #################################################################################
[12/25 13:51:15   1036s] # Design Stage: PreRoute
[12/25 13:51:15   1036s] # Design Name: toplevel_498
[12/25 13:51:15   1036s] # Design Mode: 90nm
[12/25 13:51:15   1036s] # Analysis Mode: MMMC Non-OCV 
[12/25 13:51:15   1036s] # Parasitics Mode: No SPEF/RCDB 
[12/25 13:51:15   1036s] # Signoff Settings: SI Off 
[12/25 13:51:15   1036s] #################################################################################
[12/25 13:51:16   1038s] Topological Sorting (REAL = 0:00:01.0, MEM = 2907.5M, InitMEM = 2907.5M)
[12/25 13:51:16   1039s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/25 13:51:16   1039s] Calculate delays in BcWc mode...
[12/25 13:51:16   1039s] Start delay calculation (fullDC) (4 T). (MEM=2907.5)
[12/25 13:51:17   1040s] End AAE Lib Interpolated Model. (MEM=2920.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:51:23   1062s] Total number of fetched objects 118172
[12/25 13:51:23   1063s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/25 13:51:23   1063s] End delay calculation. (MEM=3054.21 CPU=0:00:19.6 REAL=0:00:05.0)
[12/25 13:51:23   1063s] End delay calculation (fullDC). (MEM=3054.21 CPU=0:00:23.8 REAL=0:00:07.0)
[12/25 13:51:23   1063s] *** CDM Built up (cpu=0:00:27.1  real=0:00:08.0  mem= 3054.2M) ***
[12/25 13:51:24   1066s] *** Done Building Timing Graph (cpu=0:00:30.5 real=0:00:09.0 totSessionCpu=0:17:47 mem=3085.2M)
[12/25 13:51:26   1069s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -11.859 |
|           TNS (ns):|-383.874 |
|    Violating Paths:|   36    |
|          All Paths:|  31992  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.498%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:17, real = 0:00:51, mem = 2637.1M, totSessionCpu=0:17:49 **
[12/25 13:51:26   1069s] *** InitOpt #2 [finish] : cpu/real = 0:01:10.9/0:00:48.7 (1.5), totSession cpu/real = 0:17:49.1/0:08:51.0 (2.0), mem = 2917.7M
[12/25 13:51:26   1069s] 
[12/25 13:51:26   1069s] =============================================================================================
[12/25 13:51:26   1069s]  Step TAT Report for InitOpt #2                                                 21.10-p004_1
[12/25 13:51:26   1069s] =============================================================================================
[12/25 13:51:26   1069s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:51:26   1069s] ---------------------------------------------------------------------------------------------
[12/25 13:51:26   1069s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:51:26   1069s] [ OptSummaryReport       ]      1   0:00:00.3  (   0.5 % )     0:00:11.0 /  0:00:33.3    3.0
[12/25 13:51:26   1069s] [ DrvReport              ]      1   0:00:01.2  (   2.4 % )     0:00:01.2 /  0:00:02.1    1.7
[12/25 13:51:26   1069s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/25 13:51:26   1069s] [ LibAnalyzerInit        ]      1   0:00:02.4  (   4.8 % )     0:00:02.4 /  0:00:02.4    1.0
[12/25 13:51:26   1069s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:51:26   1069s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/25 13:51:26   1069s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:51:26   1069s] [ TimingUpdate           ]      1   0:00:00.9  (   1.9 % )     0:00:09.4 /  0:00:30.6    3.3
[12/25 13:51:26   1069s] [ FullDelayCalc          ]      1   0:00:08.5  (  17.4 % )     0:00:08.5 /  0:00:27.4    3.2
[12/25 13:51:26   1069s] [ TimingReport           ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.4    2.3
[12/25 13:51:26   1069s] [ MISC                   ]          0:00:35.2  (  72.1 % )     0:00:35.2 /  0:00:35.1    1.0
[12/25 13:51:26   1069s] ---------------------------------------------------------------------------------------------
[12/25 13:51:26   1069s]  InitOpt #2 TOTAL                   0:00:48.7  ( 100.0 % )     0:00:48.7 /  0:01:10.9    1.5
[12/25 13:51:26   1069s] ---------------------------------------------------------------------------------------------
[12/25 13:51:26   1069s] 
[12/25 13:51:26   1069s] ** INFO : this run is activating low effort ccoptDesign flow
[12/25 13:51:26   1069s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:51:26   1069s] ### Creating PhyDesignMc. totSessionCpu=0:17:49 mem=2917.7M
[12/25 13:51:26   1069s] OPERPROF: Starting DPlace-Init at level 1, MEM:2917.7M, EPOCH TIME: 1671997886.013976
[12/25 13:51:26   1069s] z: 2, totalTracks: 1
[12/25 13:51:26   1069s] z: 4, totalTracks: 1
[12/25 13:51:26   1069s] z: 6, totalTracks: 1
[12/25 13:51:26   1069s] z: 8, totalTracks: 1
[12/25 13:51:26   1069s] #spOpts: VtWidth mergeVia=F 
[12/25 13:51:26   1069s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2917.7M, EPOCH TIME: 1671997886.119623
[12/25 13:51:26   1069s] 
[12/25 13:51:26   1069s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:51:26   1069s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.078, REAL:0.079, MEM:2917.7M, EPOCH TIME: 1671997886.198231
[12/25 13:51:26   1069s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2917.7MB).
[12/25 13:51:26   1069s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.211, REAL:0.213, MEM:2917.7M, EPOCH TIME: 1671997886.227383
[12/25 13:51:26   1069s] InstCnt mismatch: prevInstCnt = 114554, ttlInstCnt = 114902
[12/25 13:51:26   1069s] TotalInstCnt at PhyDesignMc Initialization: 114,902
[12/25 13:51:26   1069s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:50 mem=2917.7M
[12/25 13:51:26   1069s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2917.7M, EPOCH TIME: 1671997886.559940
[12/25 13:51:26   1069s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.021, REAL:0.021, MEM:2917.7M, EPOCH TIME: 1671997886.580736
[12/25 13:51:26   1069s] TotalInstCnt at PhyDesignMc Destruction: 114,902
[12/25 13:51:27   1071s] #optDebug: fT-E <X 2 0 0 1>
[12/25 13:51:27   1071s] -congRepairInPostCTS false                 # bool, default=false, private
[12/25 13:51:28   1072s] 
[12/25 13:51:28   1072s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:51:28   1072s] Summary for sequential cells identification: 
[12/25 13:51:28   1072s]   Identified SBFF number: 148
[12/25 13:51:28   1072s]   Identified MBFF number: 0
[12/25 13:51:28   1072s]   Identified SB Latch number: 0
[12/25 13:51:28   1072s]   Identified MB Latch number: 0
[12/25 13:51:28   1072s]   Not identified SBFF number: 0
[12/25 13:51:28   1072s]   Not identified MBFF number: 0
[12/25 13:51:28   1072s]   Not identified SB Latch number: 0
[12/25 13:51:28   1072s]   Not identified MB Latch number: 0
[12/25 13:51:28   1072s]   Number of sequential cells which are not FFs: 106
[12/25 13:51:28   1072s]  Visiting view : slowView
[12/25 13:51:28   1072s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:51:28   1072s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:51:28   1072s]  Visiting view : fastView
[12/25 13:51:28   1072s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:51:28   1072s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:51:28   1072s] TLC MultiMap info (StdDelay):
[12/25 13:51:28   1072s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:51:28   1072s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:51:28   1072s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:51:28   1072s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:51:28   1072s]  Setting StdDelay to: 15.6ps
[12/25 13:51:28   1072s] 
[12/25 13:51:28   1072s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:51:28   1072s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 31.2
[12/25 13:51:28   1072s] Begin: GigaOpt Route Type Constraints Refinement
[12/25 13:51:28   1072s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:17:52.7/0:08:53.3 (2.0), mem = 2921.7M
[12/25 13:51:28   1072s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.4
[12/25 13:51:28   1072s] ### Creating RouteCongInterface, started
[12/25 13:51:28   1072s] 
[12/25 13:51:28   1072s] Creating Lib Analyzer ...
[12/25 13:51:28   1072s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 13:51:28   1072s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 13:51:28   1072s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/25 13:51:28   1072s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 13:51:28   1072s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 13:51:28   1072s] 
[12/25 13:51:28   1072s] {RT default_rc_corner 0 6 6 0}
[12/25 13:51:29   1074s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:54 mem=2927.2M
[12/25 13:51:29   1074s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:54 mem=2927.2M
[12/25 13:51:29   1074s] Creating Lib Analyzer, finished. 
[12/25 13:51:29   1074s] ### Creating LA Mngr. totSessionCpu=0:17:54 mem=2927.2M
[12/25 13:51:29   1074s] ### Creating LA Mngr, finished. totSessionCpu=0:17:54 mem=2927.2M
[12/25 13:51:30   1074s] 
[12/25 13:51:30   1074s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/25 13:51:30   1074s] 
[12/25 13:51:30   1074s] #optDebug: {0, 1.000}
[12/25 13:51:30   1074s] ### Creating RouteCongInterface, finished
[12/25 13:51:30   1074s] Updated routing constraints on 0 nets.
[12/25 13:51:30   1074s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.4
[12/25 13:51:30   1074s] Bottom Preferred Layer:
[12/25 13:51:30   1074s] +-----------+------------+----------+
[12/25 13:51:30   1074s] |   Layer   |    CLK     |   Rule   |
[12/25 13:51:30   1074s] +-----------+------------+----------+
[12/25 13:51:30   1074s] | M3 (z=3)  |        359 | default  |
[12/25 13:51:30   1074s] +-----------+------------+----------+
[12/25 13:51:30   1074s] Via Pillar Rule:
[12/25 13:51:30   1074s]     None
[12/25 13:51:30   1074s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:02.2/0:00:02.1 (1.1), totSession cpu/real = 0:17:54.9/0:08:55.3 (2.0), mem = 2927.2M
[12/25 13:51:30   1074s] 
[12/25 13:51:30   1074s] =============================================================================================
[12/25 13:51:30   1074s]  Step TAT Report for CongRefineRouteType #1                                     21.10-p004_1
[12/25 13:51:30   1074s] =============================================================================================
[12/25 13:51:30   1074s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:51:30   1074s] ---------------------------------------------------------------------------------------------
[12/25 13:51:30   1074s] [ LibAnalyzerInit        ]      1   0:00:01.5  (  73.1 % )     0:00:01.5 /  0:00:01.6    1.0
[12/25 13:51:30   1074s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  23.2 % )     0:00:02.0 /  0:00:02.0    1.0
[12/25 13:51:30   1074s] [ MISC                   ]          0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.2    2.3
[12/25 13:51:30   1074s] ---------------------------------------------------------------------------------------------
[12/25 13:51:30   1074s]  CongRefineRouteType #1 TOTAL       0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.2    1.1
[12/25 13:51:30   1074s] ---------------------------------------------------------------------------------------------
[12/25 13:51:30   1074s] 
[12/25 13:51:30   1074s] End: GigaOpt Route Type Constraints Refinement
[12/25 13:51:30   1074s] *** Starting optimizing excluded clock nets MEM= 2927.2M) ***
[12/25 13:51:30   1074s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2927.2M) ***
[12/25 13:51:30   1074s] *** Starting optimizing excluded clock nets MEM= 2927.2M) ***
[12/25 13:51:30   1074s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2927.2M) ***
[12/25 13:51:30   1075s] Info: Done creating the CCOpt slew target map.
[12/25 13:51:30   1075s] Begin: GigaOpt high fanout net optimization
[12/25 13:51:30   1075s] GigaOpt HFN: use maxLocalDensity 1.2
[12/25 13:51:30   1075s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/25 13:51:30   1075s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:17:55.3/0:08:55.7 (2.0), mem = 2927.2M
[12/25 13:51:30   1075s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:51:30   1075s] Info: 359 nets with fixed/cover wires excluded.
[12/25 13:51:30   1075s] Info: 359 clock nets excluded from IPO operation.
[12/25 13:51:31   1075s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.5
[12/25 13:51:31   1075s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:51:31   1075s] ### Creating PhyDesignMc. totSessionCpu=0:17:56 mem=2927.2M
[12/25 13:51:31   1075s] OPERPROF: Starting DPlace-Init at level 1, MEM:2927.2M, EPOCH TIME: 1671997891.038890
[12/25 13:51:31   1075s] z: 2, totalTracks: 1
[12/25 13:51:31   1075s] z: 4, totalTracks: 1
[12/25 13:51:31   1075s] z: 6, totalTracks: 1
[12/25 13:51:31   1075s] z: 8, totalTracks: 1
[12/25 13:51:31   1075s] #spOpts: VtWidth mergeVia=F 
[12/25 13:51:31   1075s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2927.2M, EPOCH TIME: 1671997891.144019
[12/25 13:51:31   1075s] 
[12/25 13:51:31   1075s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:51:31   1075s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.083, REAL:0.083, MEM:2927.2M, EPOCH TIME: 1671997891.227208
[12/25 13:51:31   1075s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2927.2MB).
[12/25 13:51:31   1075s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.216, REAL:0.217, MEM:2927.2M, EPOCH TIME: 1671997891.255485
[12/25 13:51:31   1077s] TotalInstCnt at PhyDesignMc Initialization: 114,902
[12/25 13:51:31   1077s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:57 mem=2927.2M
[12/25 13:51:31   1077s] ### Creating RouteCongInterface, started
[12/25 13:51:32   1077s] 
[12/25 13:51:32   1077s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/25 13:51:32   1077s] 
[12/25 13:51:32   1077s] #optDebug: {0, 1.000}
[12/25 13:51:32   1077s] ### Creating RouteCongInterface, finished
[12/25 13:51:32   1077s] ### Creating LA Mngr. totSessionCpu=0:17:58 mem=2927.2M
[12/25 13:51:32   1077s] ### Creating LA Mngr, finished. totSessionCpu=0:17:58 mem=2927.2M
[12/25 13:51:34   1081s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 13:51:34   1081s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 13:51:34   1081s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/25 13:51:34   1081s] Total-nets :: 118101, Stn-nets :: 0, ratio :: 0 %
[12/25 13:51:34   1081s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3022.1M, EPOCH TIME: 1671997894.631730
[12/25 13:51:34   1081s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.019, MEM:2927.1M, EPOCH TIME: 1671997894.650321
[12/25 13:51:34   1081s] TotalInstCnt at PhyDesignMc Destruction: 114,902
[12/25 13:51:34   1081s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.5
[12/25 13:51:34   1081s] *** DrvOpt #4 [finish] : cpu/real = 0:00:06.4/0:00:04.0 (1.6), totSession cpu/real = 0:18:01.6/0:08:59.7 (2.0), mem = 2927.1M
[12/25 13:51:34   1081s] 
[12/25 13:51:34   1081s] =============================================================================================
[12/25 13:51:34   1081s]  Step TAT Report for DrvOpt #4                                                  21.10-p004_1
[12/25 13:51:34   1081s] =============================================================================================
[12/25 13:51:34   1081s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:51:34   1081s] ---------------------------------------------------------------------------------------------
[12/25 13:51:34   1081s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:51:34   1081s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (  20.9 % )     0:00:00.8 /  0:00:01.4    1.6
[12/25 13:51:34   1081s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (  10.9 % )     0:00:00.4 /  0:00:00.5    1.0
[12/25 13:51:34   1081s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:51:34   1081s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[12/25 13:51:34   1081s] [ MISC                   ]          0:00:02.7  (  67.9 % )     0:00:02.7 /  0:00:04.5    1.7
[12/25 13:51:34   1081s] ---------------------------------------------------------------------------------------------
[12/25 13:51:34   1081s]  DrvOpt #4 TOTAL                    0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:06.4    1.6
[12/25 13:51:34   1081s] ---------------------------------------------------------------------------------------------
[12/25 13:51:34   1081s] 
[12/25 13:51:34   1081s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/25 13:51:34   1081s] End: GigaOpt high fanout net optimization
[12/25 13:51:37   1084s] Deleting Lib Analyzer.
[12/25 13:51:37   1084s] Begin: GigaOpt Global Optimization
[12/25 13:51:37   1084s] *info: use new DP (enabled)
[12/25 13:51:37   1084s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/25 13:51:37   1084s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:51:37   1084s] Info: 359 nets with fixed/cover wires excluded.
[12/25 13:51:37   1084s] Info: 359 clock nets excluded from IPO operation.
[12/25 13:51:37   1084s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:18:04.8/0:09:02.6 (2.0), mem = 2931.6M
[12/25 13:51:37   1084s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.6
[12/25 13:51:37   1084s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:51:37   1084s] ### Creating PhyDesignMc. totSessionCpu=0:18:05 mem=2931.6M
[12/25 13:51:37   1084s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/25 13:51:37   1084s] OPERPROF: Starting DPlace-Init at level 1, MEM:2931.6M, EPOCH TIME: 1671997897.589469
[12/25 13:51:37   1084s] z: 2, totalTracks: 1
[12/25 13:51:37   1084s] z: 4, totalTracks: 1
[12/25 13:51:37   1084s] z: 6, totalTracks: 1
[12/25 13:51:37   1084s] z: 8, totalTracks: 1
[12/25 13:51:37   1084s] #spOpts: VtWidth mergeVia=F 
[12/25 13:51:37   1084s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2931.6M, EPOCH TIME: 1671997897.695531
[12/25 13:51:37   1084s] 
[12/25 13:51:37   1084s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:51:37   1085s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.084, REAL:0.084, MEM:2931.6M, EPOCH TIME: 1671997897.779791
[12/25 13:51:37   1085s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2931.6MB).
[12/25 13:51:37   1085s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.218, REAL:0.219, MEM:2931.6M, EPOCH TIME: 1671997897.808559
[12/25 13:51:38   1086s] TotalInstCnt at PhyDesignMc Initialization: 114,902
[12/25 13:51:38   1086s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:06 mem=2931.6M
[12/25 13:51:38   1086s] ### Creating RouteCongInterface, started
[12/25 13:51:38   1086s] 
[12/25 13:51:38   1086s] Creating Lib Analyzer ...
[12/25 13:51:38   1086s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 13:51:38   1086s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 13:51:38   1086s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/25 13:51:38   1086s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 13:51:38   1086s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 13:51:38   1086s] 
[12/25 13:51:38   1086s] {RT default_rc_corner 0 6 6 0}
[12/25 13:51:39   1087s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:08 mem=2931.6M
[12/25 13:51:39   1087s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:08 mem=2931.6M
[12/25 13:51:39   1087s] Creating Lib Analyzer, finished. 
[12/25 13:51:40   1088s] 
[12/25 13:51:40   1088s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/25 13:51:40   1088s] 
[12/25 13:51:40   1088s] #optDebug: {0, 1.000}
[12/25 13:51:40   1088s] ### Creating RouteCongInterface, finished
[12/25 13:51:40   1088s] ### Creating LA Mngr. totSessionCpu=0:18:08 mem=2931.6M
[12/25 13:51:40   1088s] ### Creating LA Mngr, finished. totSessionCpu=0:18:08 mem=2931.6M
[12/25 13:51:42   1090s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:51:42   1090s] *info: 359 clock nets excluded
[12/25 13:51:42   1090s] *info: 2 special nets excluded.
[12/25 13:51:42   1090s] *info: 2 external nets with a tri-state driver excluded.
[12/25 13:51:42   1090s] *info: 14 multi-driver nets excluded.
[12/25 13:51:42   1090s] *info: 3632 no-driver nets excluded.
[12/25 13:51:42   1090s] *info: 359 nets with fixed/cover wires excluded.
[12/25 13:51:43   1091s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3120.4M, EPOCH TIME: 1671997903.673870
[12/25 13:51:43   1091s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3120.4M, EPOCH TIME: 1671997903.676572
[12/25 13:51:44   1091s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[12/25 13:51:44   1092s] Info: End MT loop @oiCellDelayCachingJob.
[12/25 13:51:45   1093s] ** GigaOpt Global Opt WNS Slack -11.859  TNS Slack -383.873 
[12/25 13:51:45   1093s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/25 13:51:45   1093s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/25 13:51:45   1093s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/25 13:51:45   1093s] | -11.859|-383.873|   83.50%|   0:00:00.0| 3136.4M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/25 13:51:45   1093s] |        |        |         |            |        |          |         | R_90/D                                             |
[12/25 13:51:48   1103s] |  -4.429|-121.818|   83.53%|   0:00:03.0| 3300.1M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/25 13:51:48   1103s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/25 13:51:49   1105s] |  -3.619| -90.274|   83.55%|   0:00:01.0| 3300.1M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/25 13:51:49   1105s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/25 13:51:49   1105s] |  -3.619| -90.274|   83.55%|   0:00:00.0| 3300.1M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/25 13:51:49   1105s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/25 13:51:50   1106s] |  -0.949|  -7.561|   83.56%|   0:00:01.0| 3303.9M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/25 13:51:50   1106s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/25 13:51:52   1111s] |  -0.221|  -0.619|   83.57%|   0:00:02.0| 3305.4M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/25 13:51:52   1111s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/25 13:51:52   1111s] |  -0.083|  -0.116|   83.57%|   0:00:00.0| 3305.4M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/25 13:51:52   1111s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/25 13:51:52   1111s] |  -0.083|  -0.116|   83.57%|   0:00:00.0| 3305.4M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/25 13:51:52   1111s] |        |        |         |            |        |          |         | R_25/D                                             |
[12/25 13:51:52   1112s] |   0.000|   0.000|   83.57%|   0:00:00.0| 3305.4M|        NA|       NA| NA                                                 |
[12/25 13:51:52   1112s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/25 13:51:52   1112s] 
[12/25 13:51:52   1112s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:19.0 real=0:00:07.0 mem=3305.4M) ***
[12/25 13:51:52   1112s] 
[12/25 13:51:52   1112s] *** Finish post-CTS Setup Fixing (cpu=0:00:19.0 real=0:00:07.0 mem=3305.4M) ***
[12/25 13:51:53   1112s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/25 13:51:53   1112s] Total-nets :: 118302, Stn-nets :: 508, ratio :: 0.429409 %
[12/25 13:51:53   1112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3194.4M, EPOCH TIME: 1671997913.097062
[12/25 13:51:53   1112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.023, MEM:2987.4M, EPOCH TIME: 1671997913.120547
[12/25 13:51:53   1112s] TotalInstCnt at PhyDesignMc Destruction: 115,103
[12/25 13:51:53   1112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.6
[12/25 13:51:53   1112s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:27.5/0:00:15.5 (1.8), totSession cpu/real = 0:18:32.3/0:09:18.2 (2.0), mem = 2987.4M
[12/25 13:51:53   1112s] 
[12/25 13:51:53   1112s] =============================================================================================
[12/25 13:51:53   1112s]  Step TAT Report for GlobalOpt #1                                               21.10-p004_1
[12/25 13:51:53   1112s] =============================================================================================
[12/25 13:51:53   1112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:51:53   1112s] ---------------------------------------------------------------------------------------------
[12/25 13:51:53   1112s] [ SlackTraversorInit     ]      1   0:00:00.8  (   5.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/25 13:51:53   1112s] [ LibAnalyzerInit        ]      1   0:00:01.5  (   9.9 % )     0:00:01.5 /  0:00:01.6    1.0
[12/25 13:51:53   1112s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:51:53   1112s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   5.5 % )     0:00:00.8 /  0:00:01.4    1.6
[12/25 13:51:53   1112s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   2.8 % )     0:00:02.0 /  0:00:02.0    1.0
[12/25 13:51:53   1112s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:51:53   1112s] [ BottleneckAnalyzerInit ]      2   0:00:02.4  (  15.7 % )     0:00:02.4 /  0:00:05.5    2.3
[12/25 13:51:53   1112s] [ TransformInit          ]      1   0:00:03.2  (  20.6 % )     0:00:03.2 /  0:00:03.2    1.0
[12/25 13:51:53   1112s] [ OptSingleIteration     ]      8   0:00:00.1  (   0.6 % )     0:00:04.9 /  0:00:12.9    2.6
[12/25 13:51:53   1112s] [ OptGetWeight           ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[12/25 13:51:53   1112s] [ OptEval                ]      8   0:00:01.3  (   8.3 % )     0:00:01.3 /  0:00:04.9    3.8
[12/25 13:51:53   1112s] [ OptCommit              ]      8   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/25 13:51:53   1112s] [ PostCommitDelayUpdate  ]      8   0:00:00.2  (   1.0 % )     0:00:01.1 /  0:00:03.5    3.1
[12/25 13:51:53   1112s] [ IncrDelayCalc          ]    523   0:00:01.0  (   6.2 % )     0:00:01.0 /  0:00:03.3    3.4
[12/25 13:51:53   1112s] [ SetupOptGetWorkingSet  ]      8   0:00:00.6  (   3.9 % )     0:00:00.6 /  0:00:01.1    1.8
[12/25 13:51:53   1112s] [ SetupOptGetActiveNode  ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.2
[12/25 13:51:53   1112s] [ SetupOptSlackGraph     ]      8   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.9    3.0
[12/25 13:51:53   1112s] [ IncrTimingUpdate       ]      6   0:00:01.2  (   7.7 % )     0:00:01.2 /  0:00:02.1    1.8
[12/25 13:51:53   1112s] [ MISC                   ]          0:00:01.4  (   9.1 % )     0:00:01.4 /  0:00:01.7    1.2
[12/25 13:51:53   1112s] ---------------------------------------------------------------------------------------------
[12/25 13:51:53   1112s]  GlobalOpt #1 TOTAL                 0:00:15.5  ( 100.0 % )     0:00:15.5 /  0:00:27.5    1.8
[12/25 13:51:53   1112s] ---------------------------------------------------------------------------------------------
[12/25 13:51:53   1112s] 
[12/25 13:51:53   1112s] End: GigaOpt Global Optimization
[12/25 13:51:53   1112s] *** Timing Is met
[12/25 13:51:53   1112s] *** Check timing (0:00:00.2)
[12/25 13:51:53   1112s] Deleting Lib Analyzer.
[12/25 13:51:53   1112s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/25 13:51:53   1112s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:51:53   1112s] Info: 359 nets with fixed/cover wires excluded.
[12/25 13:51:53   1112s] Info: 359 clock nets excluded from IPO operation.
[12/25 13:51:53   1112s] ### Creating LA Mngr. totSessionCpu=0:18:33 mem=2987.4M
[12/25 13:51:53   1112s] ### Creating LA Mngr, finished. totSessionCpu=0:18:33 mem=2987.4M
[12/25 13:51:53   1112s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/25 13:51:53   1112s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2987.4M, EPOCH TIME: 1671997913.751060
[12/25 13:51:53   1113s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.115, REAL:0.116, MEM:2987.4M, EPOCH TIME: 1671997913.867013
[12/25 13:51:57   1117s] 
[12/25 13:51:57   1117s] Active setup views:
[12/25 13:51:57   1117s]  slowView
[12/25 13:51:57   1117s]   Dominating endpoints: 0
[12/25 13:51:57   1117s]   Dominating TNS: -0.000
[12/25 13:51:57   1117s] 
[12/25 13:51:57   1117s] **INFO: Flow update: Design timing is met.
[12/25 13:51:57   1117s] **INFO: Flow update: Design timing is met.
[12/25 13:51:58   1118s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/25 13:51:58   1118s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:51:58   1118s] Info: 359 nets with fixed/cover wires excluded.
[12/25 13:51:59   1118s] Info: 359 clock nets excluded from IPO operation.
[12/25 13:51:59   1118s] ### Creating LA Mngr. totSessionCpu=0:18:39 mem=2989.7M
[12/25 13:51:59   1118s] ### Creating LA Mngr, finished. totSessionCpu=0:18:39 mem=2989.7M
[12/25 13:51:59   1118s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:51:59   1118s] ### Creating PhyDesignMc. totSessionCpu=0:18:39 mem=3163.3M
[12/25 13:51:59   1118s] OPERPROF: Starting DPlace-Init at level 1, MEM:3163.3M, EPOCH TIME: 1671997919.063905
[12/25 13:51:59   1118s] z: 2, totalTracks: 1
[12/25 13:51:59   1118s] z: 4, totalTracks: 1
[12/25 13:51:59   1118s] z: 6, totalTracks: 1
[12/25 13:51:59   1118s] z: 8, totalTracks: 1
[12/25 13:51:59   1118s] #spOpts: VtWidth mergeVia=F 
[12/25 13:51:59   1118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3163.3M, EPOCH TIME: 1671997919.167423
[12/25 13:51:59   1118s] 
[12/25 13:51:59   1118s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:51:59   1118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.079, REAL:0.079, MEM:3163.3M, EPOCH TIME: 1671997919.246304
[12/25 13:51:59   1118s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3163.3MB).
[12/25 13:51:59   1118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.211, MEM:3163.3M, EPOCH TIME: 1671997919.274988
[12/25 13:51:59   1119s] TotalInstCnt at PhyDesignMc Initialization: 115,103
[12/25 13:51:59   1119s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:40 mem=3195.3M
[12/25 13:51:59   1119s] Begin: Area Reclaim Optimization
[12/25 13:51:59   1119s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:18:39.9/0:09:24.9 (2.0), mem = 3195.3M
[12/25 13:51:59   1119s] 
[12/25 13:51:59   1119s] Creating Lib Analyzer ...
[12/25 13:52:00   1120s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 13:52:00   1120s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 13:52:00   1120s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/25 13:52:00   1120s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 13:52:00   1120s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 13:52:00   1120s] 
[12/25 13:52:00   1120s] {RT default_rc_corner 0 6 6 0}
[12/25 13:52:01   1121s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:41 mem=3197.3M
[12/25 13:52:01   1121s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:41 mem=3197.3M
[12/25 13:52:01   1121s] Creating Lib Analyzer, finished. 
[12/25 13:52:01   1121s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.7
[12/25 13:52:01   1121s] ### Creating RouteCongInterface, started
[12/25 13:52:01   1121s] 
[12/25 13:52:01   1121s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/25 13:52:01   1121s] 
[12/25 13:52:01   1121s] #optDebug: {0, 1.000}
[12/25 13:52:01   1121s] ### Creating RouteCongInterface, finished
[12/25 13:52:01   1121s] ### Creating LA Mngr. totSessionCpu=0:18:42 mem=3197.3M
[12/25 13:52:01   1121s] ### Creating LA Mngr, finished. totSessionCpu=0:18:42 mem=3197.3M
[12/25 13:52:02   1122s] Usable buffer cells for single buffer setup transform:
[12/25 13:52:02   1122s] BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR 
[12/25 13:52:02   1122s] Number of usable buffer cells above: 28
[12/25 13:52:03   1123s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3197.3M, EPOCH TIME: 1671997923.064727
[12/25 13:52:03   1123s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3197.3M, EPOCH TIME: 1671997923.067474
[12/25 13:52:04   1124s] Reclaim Optimization WNS Slack 0.031  TNS Slack 0.000 Density 83.57
[12/25 13:52:04   1124s] +---------+---------+--------+--------+------------+--------+
[12/25 13:52:04   1124s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/25 13:52:04   1124s] +---------+---------+--------+--------+------------+--------+
[12/25 13:52:04   1124s] |   83.57%|        -|   0.031|   0.000|   0:00:00.0| 3200.3M|
[12/25 13:52:06   1129s] |   83.57%|        4|   0.031|   0.000|   0:00:02.0| 3300.2M|
[12/25 13:52:06   1130s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/25 13:52:06   1130s] |   83.57%|        0|   0.031|   0.000|   0:00:00.0| 3300.2M|
[12/25 13:52:08   1133s] |   83.57%|        8|   0.031|   0.000|   0:00:02.0| 3300.2M|
[12/25 13:52:15   1156s] |   83.49%|      539|   0.031|   0.000|   0:00:07.0| 3307.2M|
[12/25 13:52:17   1161s] |   83.48%|       31|   0.031|   0.000|   0:00:02.0| 3307.2M|
[12/25 13:52:17   1161s] |   83.48%|        0|   0.031|   0.000|   0:00:00.0| 3307.2M|
[12/25 13:52:17   1161s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/25 13:52:17   1161s] #optDebug: RTR_SNLTF <10.0000 2.0000> <20.0000> 
[12/25 13:52:18   1162s] |   83.48%|        0|   0.031|   0.000|   0:00:01.0| 3307.2M|
[12/25 13:52:18   1162s] +---------+---------+--------+--------+------------+--------+
[12/25 13:52:18   1162s] Reclaim Optimization End WNS Slack 0.031  TNS Slack 0.000 Density 83.48
[12/25 13:52:18   1162s] 
[12/25 13:52:18   1162s] ** Summary: Restruct = 4 Buffer Deletion = 7 Declone = 1 Resize = 570 **
[12/25 13:52:18   1162s] --------------------------------------------------------------
[12/25 13:52:18   1162s] |                                   | Total     | Sequential |
[12/25 13:52:18   1162s] --------------------------------------------------------------
[12/25 13:52:18   1162s] | Num insts resized                 |     556  |       0    |
[12/25 13:52:18   1162s] | Num insts undone                  |       0  |       0    |
[12/25 13:52:18   1162s] | Num insts Downsized               |     556  |       0    |
[12/25 13:52:18   1162s] | Num insts Samesized               |       0  |       0    |
[12/25 13:52:18   1162s] | Num insts Upsized                 |       0  |       0    |
[12/25 13:52:18   1162s] | Num multiple commits+uncommits    |      14  |       -    |
[12/25 13:52:18   1162s] --------------------------------------------------------------
[12/25 13:52:18   1162s] End: Core Area Reclaim Optimization (cpu = 0:00:42.6) (real = 0:00:19.0) **
[12/25 13:52:18   1162s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3307.2M, EPOCH TIME: 1671997938.358125
[12/25 13:52:18   1162s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:3303.2M, EPOCH TIME: 1671997938.378617
[12/25 13:52:18   1162s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3303.2M, EPOCH TIME: 1671997938.407095
[12/25 13:52:18   1162s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3303.2M, EPOCH TIME: 1671997938.407227
[12/25 13:52:18   1162s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3303.2M, EPOCH TIME: 1671997938.507421
[12/25 13:52:18   1162s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.121, REAL:0.122, MEM:3303.2M, EPOCH TIME: 1671997938.629239
[12/25 13:52:18   1162s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3303.2M, EPOCH TIME: 1671997938.658022
[12/25 13:52:18   1162s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.002, REAL:0.002, MEM:3303.2M, EPOCH TIME: 1671997938.660361
[12/25 13:52:18   1162s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.252, REAL:0.253, MEM:3303.2M, EPOCH TIME: 1671997938.660470
[12/25 13:52:18   1162s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.252, REAL:0.253, MEM:3303.2M, EPOCH TIME: 1671997938.660498
[12/25 13:52:18   1162s] TDRefine: refinePlace mode is spiral
[12/25 13:52:18   1162s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2702082.7
[12/25 13:52:18   1162s] OPERPROF: Starting RefinePlace at level 1, MEM:3303.2M, EPOCH TIME: 1671997938.660559
[12/25 13:52:18   1162s] *** Starting refinePlace (0:19:23 mem=3303.2M) ***
[12/25 13:52:18   1162s] Total net bbox length = 2.222e+06 (1.163e+06 1.059e+06) (ext = 1.413e+03)
[12/25 13:52:18   1162s] 
[12/25 13:52:18   1162s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:52:18   1162s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/25 13:52:18   1163s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:52:18   1163s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/25 13:52:18   1163s] Type 'man IMPSP-5140' for more detail.
[12/25 13:52:18   1163s] **WARN: (IMPSP-315):	Found 127090 instances insts with no PG Term connections.
[12/25 13:52:18   1163s] Type 'man IMPSP-315' for more detail.
[12/25 13:52:18   1163s] (I)      Default power domain name = toplevel_498
[12/25 13:52:18   1163s] .Default power domain name = toplevel_498
[12/25 13:52:18   1163s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3303.2M, EPOCH TIME: 1671997938.869755
[12/25 13:52:18   1163s] Starting refinePlace ...
[12/25 13:52:18   1163s] Default power domain name = toplevel_498
[12/25 13:52:18   1163s] .One DDP V2 for no tweak run.
[12/25 13:52:19   1163s] 
[12/25 13:52:19   1163s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/25 13:52:20   1165s] Move report: legalization moves 526 insts, mean move: 2.21 um, max move: 9.20 um spiral
[12/25 13:52:20   1165s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U1561): (584.40, 64.00) --> (579.20, 60.00)
[12/25 13:52:20   1165s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/25 13:52:20   1165s] [CPU] RefinePlace/Commit (cpu=0:00:01.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/25 13:52:20   1165s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:02.0, mem=3326.5MB) @(0:19:23 - 0:19:25).
[12/25 13:52:20   1165s] Move report: Detail placement moves 526 insts, mean move: 2.21 um, max move: 9.20 um 
[12/25 13:52:20   1165s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U1561): (584.40, 64.00) --> (579.20, 60.00)
[12/25 13:52:20   1165s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 3326.5MB
[12/25 13:52:20   1165s] Statistics of distance of Instance movement in refine placement:
[12/25 13:52:20   1165s]   maximum (X+Y) =         9.20 um
[12/25 13:52:20   1165s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U1561) with max move: (584.4, 64) -> (579.2, 60)
[12/25 13:52:20   1165s]   mean    (X+Y) =         2.21 um
[12/25 13:52:20   1165s] Summary Report:
[12/25 13:52:20   1165s] Instances move: 526 (out of 114732 movable)
[12/25 13:52:20   1165s] Instances flipped: 0
[12/25 13:52:20   1165s] Mean displacement: 2.21 um
[12/25 13:52:20   1165s] Max displacement: 9.20 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U1561) (584.4, 64) -> (579.2, 60)
[12/25 13:52:20   1165s] 	Length: 3 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX0P5MA10TR
[12/25 13:52:20   1165s] Total instances moved : 526
[12/25 13:52:20   1165s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.274, REAL:1.294, MEM:3326.5M, EPOCH TIME: 1671997940.163539
[12/25 13:52:20   1165s] Total net bbox length = 2.223e+06 (1.163e+06 1.060e+06) (ext = 1.413e+03)
[12/25 13:52:20   1165s] Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 3326.5MB
[12/25 13:52:20   1165s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=3326.5MB) @(0:19:23 - 0:19:25).
[12/25 13:52:20   1165s] *** Finished refinePlace (0:19:25 mem=3326.5M) ***
[12/25 13:52:20   1165s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2702082.7
[12/25 13:52:20   1165s] OPERPROF: Finished RefinePlace at level 1, CPU:2.553, REAL:1.574, MEM:3326.5M, EPOCH TIME: 1671997940.234538
[12/25 13:52:20   1165s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3326.5M, EPOCH TIME: 1671997940.711701
[12/25 13:52:20   1165s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.020, MEM:3301.5M, EPOCH TIME: 1671997940.731290
[12/25 13:52:20   1165s] *** maximum move = 9.20 um ***
[12/25 13:52:20   1165s] *** Finished re-routing un-routed nets (3301.5M) ***
[12/25 13:52:20   1166s] OPERPROF: Starting DPlace-Init at level 1, MEM:3301.5M, EPOCH TIME: 1671997940.938488
[12/25 13:52:21   1166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3301.5M, EPOCH TIME: 1671997941.044533
[12/25 13:52:21   1166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.137, REAL:0.138, MEM:3301.5M, EPOCH TIME: 1671997941.182297
[12/25 13:52:21   1166s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3301.5M, EPOCH TIME: 1671997941.211336
[12/25 13:52:21   1166s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.002, REAL:0.002, MEM:3301.5M, EPOCH TIME: 1671997941.213507
[12/25 13:52:21   1166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.274, REAL:0.275, MEM:3301.5M, EPOCH TIME: 1671997941.213605
[12/25 13:52:21   1167s] 
[12/25 13:52:21   1167s] *** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=3301.5M) ***
[12/25 13:52:21   1167s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.7
[12/25 13:52:21   1167s] *** AreaOpt #1 [finish] : cpu/real = 0:00:47.7/0:00:22.0 (2.2), totSession cpu/real = 0:19:27.6/0:09:46.9 (2.0), mem = 3301.5M
[12/25 13:52:21   1167s] 
[12/25 13:52:21   1167s] =============================================================================================
[12/25 13:52:21   1167s]  Step TAT Report for AreaOpt #1                                                 21.10-p004_1
[12/25 13:52:21   1167s] =============================================================================================
[12/25 13:52:21   1167s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:52:21   1167s] ---------------------------------------------------------------------------------------------
[12/25 13:52:21   1167s] [ SlackTraversorInit     ]      1   0:00:00.8  (   3.6 % )     0:00:00.8 /  0:00:00.8    1.0
[12/25 13:52:21   1167s] [ LibAnalyzerInit        ]      1   0:00:01.4  (   6.4 % )     0:00:01.4 /  0:00:01.4    1.0
[12/25 13:52:21   1167s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:52:21   1167s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/25 13:52:21   1167s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:52:21   1167s] [ OptSingleIteration     ]      7   0:00:00.5  (   2.3 % )     0:00:11.2 /  0:00:35.3    3.2
[12/25 13:52:21   1167s] [ OptGetWeight           ]    470   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/25 13:52:21   1167s] [ OptEval                ]    470   0:00:02.6  (  11.9 % )     0:00:02.6 /  0:00:10.0    3.8
[12/25 13:52:21   1167s] [ OptCommit              ]    470   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/25 13:52:21   1167s] [ PostCommitDelayUpdate  ]    470   0:00:00.9  (   4.0 % )     0:00:04.1 /  0:00:13.0    3.2
[12/25 13:52:21   1167s] [ IncrDelayCalc          ]    368   0:00:03.2  (  14.5 % )     0:00:03.2 /  0:00:12.1    3.8
[12/25 13:52:21   1167s] [ RefinePlace            ]      1   0:00:03.5  (  16.0 % )     0:00:03.5 /  0:00:05.0    1.4
[12/25 13:52:21   1167s] [ IncrTimingUpdate       ]     50   0:00:03.9  (  17.8 % )     0:00:03.9 /  0:00:11.7    3.0
[12/25 13:52:21   1167s] [ MISC                   ]          0:00:04.6  (  21.1 % )     0:00:04.6 /  0:00:04.6    1.0
[12/25 13:52:21   1167s] ---------------------------------------------------------------------------------------------
[12/25 13:52:21   1167s]  AreaOpt #1 TOTAL                   0:00:22.0  ( 100.0 % )     0:00:22.0 /  0:00:47.7    2.2
[12/25 13:52:21   1167s] ---------------------------------------------------------------------------------------------
[12/25 13:52:21   1167s] 
[12/25 13:52:21   1167s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3191.3M, EPOCH TIME: 1671997941.874114
[12/25 13:52:21   1167s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.022, REAL:0.022, MEM:3000.3M, EPOCH TIME: 1671997941.896328
[12/25 13:52:21   1167s] TotalInstCnt at PhyDesignMc Destruction: 115,090
[12/25 13:52:21   1167s] End: Area Reclaim Optimization (cpu=0:00:48, real=0:00:22, mem=3000.29M, totSessionCpu=0:19:28).
[12/25 13:52:21   1167s] Starting local wire reclaim
[12/25 13:52:21   1167s] Enhanced MH flow has been turned off for floorplan mode.
[12/25 13:52:21   1167s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3000.3M, EPOCH TIME: 1671997941.934609
[12/25 13:52:21   1167s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3000.3M, EPOCH TIME: 1671997941.934664
[12/25 13:52:21   1167s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3000.3M, EPOCH TIME: 1671997941.934711
[12/25 13:52:21   1167s] z: 2, totalTracks: 1
[12/25 13:52:21   1167s] z: 4, totalTracks: 1
[12/25 13:52:21   1167s] z: 6, totalTracks: 1
[12/25 13:52:21   1167s] z: 8, totalTracks: 1
[12/25 13:52:22   1167s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3000.3M, EPOCH TIME: 1671997942.040500
[12/25 13:52:22   1167s] 
[12/25 13:52:22   1167s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:52:22   1167s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.092, REAL:0.093, MEM:3000.3M, EPOCH TIME: 1671997942.133159
[12/25 13:52:22   1167s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3000.3MB).
[12/25 13:52:22   1167s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.227, REAL:0.228, MEM:3000.3M, EPOCH TIME: 1671997942.162822
[12/25 13:52:22   1167s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.227, REAL:0.228, MEM:3000.3M, EPOCH TIME: 1671997942.162855
[12/25 13:52:22   1167s] TDRefine: refinePlace mode is spiral
[12/25 13:52:22   1167s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2702082.8
[12/25 13:52:22   1167s] OPERPROF:   Starting RefinePlace at level 2, MEM:3000.3M, EPOCH TIME: 1671997942.162916
[12/25 13:52:22   1167s] *** Starting refinePlace (0:19:28 mem=3000.3M) ***
[12/25 13:52:22   1167s] Total net bbox length = 2.223e+06 (1.163e+06 1.060e+06) (ext = 1.413e+03)
[12/25 13:52:22   1167s] 
[12/25 13:52:22   1167s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:52:22   1167s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/25 13:52:22   1168s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/25 13:52:22   1168s] Type 'man IMPSP-5140' for more detail.
[12/25 13:52:22   1168s] **WARN: (IMPSP-315):	Found 127090 instances insts with no PG Term connections.
[12/25 13:52:22   1168s] Type 'man IMPSP-315' for more detail.
[12/25 13:52:22   1168s] Default power domain name = toplevel_498
[12/25 13:52:22   1168s] .Default power domain name = toplevel_498
[12/25 13:52:22   1168s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:3000.3M, EPOCH TIME: 1671997942.389058
[12/25 13:52:22   1168s] Starting refinePlace ...
[12/25 13:52:22   1168s] Default power domain name = toplevel_498
[12/25 13:52:22   1168s] .One DDP V2 for no tweak run.
[12/25 13:52:22   1168s] 
[12/25 13:52:22   1168s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/25 13:52:23   1170s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/25 13:52:23   1170s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/25 13:52:23   1170s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/25 13:52:23   1170s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:01.0, mem=3001.8MB) @(0:19:28 - 0:19:30).
[12/25 13:52:23   1170s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:52:23   1170s] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 3001.8MB
[12/25 13:52:23   1170s] Statistics of distance of Instance movement in refine placement:
[12/25 13:52:23   1170s]   maximum (X+Y) =         0.00 um
[12/25 13:52:23   1170s]   mean    (X+Y) =         0.00 um
[12/25 13:52:23   1170s] Summary Report:
[12/25 13:52:23   1170s] Instances move: 0 (out of 114732 movable)
[12/25 13:52:23   1170s] Instances flipped: 0
[12/25 13:52:23   1170s] Mean displacement: 0.00 um
[12/25 13:52:23   1170s] Max displacement: 0.00 um 
[12/25 13:52:23   1170s] Total instances moved : 0
[12/25 13:52:23   1170s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.304, REAL:1.332, MEM:3001.8M, EPOCH TIME: 1671997943.720887
[12/25 13:52:23   1170s] Total net bbox length = 2.223e+06 (1.163e+06 1.060e+06) (ext = 1.413e+03)
[12/25 13:52:23   1170s] Runtime: CPU: 0:00:02.5 REAL: 0:00:01.0 MEM: 3001.8MB
[12/25 13:52:23   1170s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:01.0, mem=3001.8MB) @(0:19:28 - 0:19:30).
[12/25 13:52:23   1170s] *** Finished refinePlace (0:19:30 mem=3001.8M) ***
[12/25 13:52:23   1170s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2702082.8
[12/25 13:52:23   1170s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.600, REAL:1.629, MEM:3001.8M, EPOCH TIME: 1671997943.791975
[12/25 13:52:23   1170s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3001.8M, EPOCH TIME: 1671997943.792009
[12/25 13:52:23   1170s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.017, REAL:0.018, MEM:3001.8M, EPOCH TIME: 1671997943.809581
[12/25 13:52:23   1170s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.844, REAL:1.875, MEM:3001.8M, EPOCH TIME: 1671997943.809694
[12/25 13:52:24   1171s] eGR doReRoute: optGuide
[12/25 13:52:24   1171s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3004.7M, EPOCH TIME: 1671997944.619473
[12/25 13:52:24   1171s] All LLGs are deleted
[12/25 13:52:24   1171s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3004.7M, EPOCH TIME: 1671997944.619549
[12/25 13:52:24   1171s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.059, REAL:0.060, MEM:3004.7M, EPOCH TIME: 1671997944.679170
[12/25 13:52:24   1171s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.060, REAL:0.060, MEM:3001.7M, EPOCH TIME: 1671997944.679937
[12/25 13:52:24   1171s] ### Creating LA Mngr. totSessionCpu=0:19:31 mem=3001.7M
[12/25 13:52:24   1171s] ### Creating LA Mngr, finished. totSessionCpu=0:19:31 mem=3001.7M
[12/25 13:52:24   1171s] Started Early Global Route kernel ( Curr Mem: 3001.73 MB )
[12/25 13:52:24   1171s] (I)      ==================== Layers =====================
[12/25 13:52:24   1171s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:52:24   1171s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 13:52:24   1171s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:52:24   1171s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 13:52:24   1171s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 13:52:24   1171s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 13:52:24   1171s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 13:52:24   1171s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 13:52:24   1171s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 13:52:24   1171s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 13:52:24   1171s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 13:52:24   1171s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 13:52:24   1171s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 13:52:24   1171s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 13:52:24   1171s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 13:52:24   1171s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 13:52:24   1171s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 13:52:24   1171s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 13:52:24   1171s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 13:52:24   1171s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 13:52:24   1171s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:52:24   1171s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 13:52:24   1171s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 13:52:24   1171s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 13:52:24   1171s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 13:52:24   1171s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 13:52:24   1171s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:52:24   1171s] (I)      Started Import and model ( Curr Mem: 3001.73 MB )
[12/25 13:52:24   1171s] (I)      Default power domain name = toplevel_498
[12/25 13:52:24   1171s] .== Non-default Options ==
[12/25 13:52:25   1171s] (I)      Maximum routing layer                              : 6
[12/25 13:52:25   1171s] (I)      Number of threads                                  : 4
[12/25 13:52:25   1171s] (I)      Method to set GCell size                           : row
[12/25 13:52:25   1171s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/25 13:52:25   1171s] (I)      Use row-based GCell size
[12/25 13:52:25   1171s] (I)      Use row-based GCell align
[12/25 13:52:25   1171s] (I)      layer 0 area = 168000
[12/25 13:52:25   1171s] (I)      layer 1 area = 208000
[12/25 13:52:25   1171s] (I)      layer 2 area = 208000
[12/25 13:52:25   1171s] (I)      layer 3 area = 208000
[12/25 13:52:25   1171s] (I)      layer 4 area = 208000
[12/25 13:52:25   1171s] (I)      layer 5 area = 208000
[12/25 13:52:25   1171s] (I)      GCell unit size   : 4000
[12/25 13:52:25   1171s] (I)      GCell multiplier  : 1
[12/25 13:52:25   1171s] (I)      GCell row height  : 4000
[12/25 13:52:25   1171s] (I)      Actual row height : 4000
[12/25 13:52:25   1171s] (I)      GCell align ref   : 0 0
[12/25 13:52:25   1171s] [NR-eGR] Track table information for default rule: 
[12/25 13:52:25   1171s] [NR-eGR] M1 has no routable track
[12/25 13:52:25   1171s] [NR-eGR] M2 has single uniform track structure
[12/25 13:52:25   1171s] [NR-eGR] M3 has single uniform track structure
[12/25 13:52:25   1171s] [NR-eGR] M4 has single uniform track structure
[12/25 13:52:25   1171s] [NR-eGR] M5 has single uniform track structure
[12/25 13:52:25   1171s] [NR-eGR] M6 has single uniform track structure
[12/25 13:52:25   1171s] (I)      =============== Default via ================
[12/25 13:52:25   1171s] (I)      +---+------------------+-------------------+
[12/25 13:52:25   1171s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/25 13:52:25   1171s] (I)      +---+------------------+-------------------+
[12/25 13:52:25   1171s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/25 13:52:25   1171s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/25 13:52:25   1171s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/25 13:52:25   1171s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/25 13:52:25   1171s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/25 13:52:25   1171s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/25 13:52:25   1171s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/25 13:52:25   1171s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/25 13:52:25   1171s] (I)      +---+------------------+-------------------+
[12/25 13:52:25   1171s] [NR-eGR] Read 16854 PG shapes
[12/25 13:52:25   1171s] [NR-eGR] Read 0 clock shapes
[12/25 13:52:25   1171s] [NR-eGR] Read 0 other shapes
[12/25 13:52:25   1171s] [NR-eGR] #Routing Blockages  : 0
[12/25 13:52:25   1171s] [NR-eGR] #Instance Blockages : 0
[12/25 13:52:25   1171s] [NR-eGR] #PG Blockages       : 16854
[12/25 13:52:25   1171s] [NR-eGR] #Halo Blockages     : 0
[12/25 13:52:25   1171s] [NR-eGR] #Boundary Blockages : 0
[12/25 13:52:25   1171s] [NR-eGR] #Clock Blockages    : 0
[12/25 13:52:25   1171s] [NR-eGR] #Other Blockages    : 0
[12/25 13:52:25   1171s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/25 13:52:25   1172s] [NR-eGR] Num Prerouted Nets = 359  Num Prerouted Wires = 75222
[12/25 13:52:25   1172s] [NR-eGR] Read 118289 nets ( ignored 359 )
[12/25 13:52:25   1172s] (I)      early_global_route_priority property id does not exist.
[12/25 13:52:25   1172s] (I)      Read Num Blocks=16854  Num Prerouted Wires=75222  Num CS=0
[12/25 13:52:25   1172s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 38669
[12/25 13:52:25   1172s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 32174
[12/25 13:52:25   1172s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 4352
[12/25 13:52:25   1172s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 27
[12/25 13:52:25   1172s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/25 13:52:25   1172s] (I)      Number of ignored nets                =    359
[12/25 13:52:25   1172s] (I)      Number of connected nets              =      0
[12/25 13:52:25   1172s] (I)      Number of fixed nets                  =    359.  Ignored: Yes
[12/25 13:52:25   1172s] (I)      Number of clock nets                  =    359.  Ignored: No
[12/25 13:52:25   1172s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/25 13:52:25   1172s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/25 13:52:25   1172s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/25 13:52:25   1172s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/25 13:52:25   1172s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/25 13:52:25   1172s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/25 13:52:25   1172s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/25 13:52:25   1172s] (I)      Ndr track 0 does not exist
[12/25 13:52:25   1172s] (I)      Ndr track 0 does not exist
[12/25 13:52:25   1172s] (I)      ---------------------Grid Graph Info--------------------
[12/25 13:52:25   1172s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/25 13:52:25   1172s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/25 13:52:25   1172s] (I)      Site width          :   400  (dbu)
[12/25 13:52:25   1172s] (I)      Row height          :  4000  (dbu)
[12/25 13:52:25   1172s] (I)      GCell row height    :  4000  (dbu)
[12/25 13:52:25   1172s] (I)      GCell width         :  4000  (dbu)
[12/25 13:52:25   1172s] (I)      GCell height        :  4000  (dbu)
[12/25 13:52:25   1172s] (I)      Grid                :   400   400     6
[12/25 13:52:25   1172s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/25 13:52:25   1172s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/25 13:52:25   1172s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/25 13:52:25   1172s] (I)      Default wire width  :   180   200   200   200   200   200
[12/25 13:52:25   1172s] (I)      Default wire space  :   180   200   200   200   200   200
[12/25 13:52:25   1172s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/25 13:52:25   1172s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/25 13:52:25   1172s] (I)      First track coord   :     0   200   200   200   200   200
[12/25 13:52:25   1172s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/25 13:52:25   1172s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/25 13:52:25   1172s] (I)      Num of masks        :     1     1     1     1     1     1
[12/25 13:52:25   1172s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/25 13:52:25   1172s] (I)      --------------------------------------------------------
[12/25 13:52:25   1172s] 
[12/25 13:52:25   1172s] [NR-eGR] ============ Routing rule table ============
[12/25 13:52:25   1172s] [NR-eGR] Rule id: 0  Nets: 117930
[12/25 13:52:25   1172s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/25 13:52:25   1172s] (I)                    Layer    2    3    4    5    6 
[12/25 13:52:25   1172s] (I)                    Pitch  400  400  400  400  400 
[12/25 13:52:25   1172s] (I)             #Used tracks    1    1    1    1    1 
[12/25 13:52:25   1172s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:52:25   1172s] [NR-eGR] Rule id: 1  Nets: 0
[12/25 13:52:25   1172s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/25 13:52:25   1172s] (I)                    Layer    2    3    4    5    6 
[12/25 13:52:25   1172s] (I)                    Pitch  800  800  800  800  800 
[12/25 13:52:25   1172s] (I)             #Used tracks    2    2    2    2    2 
[12/25 13:52:25   1172s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:52:25   1172s] [NR-eGR] ========================================
[12/25 13:52:25   1172s] [NR-eGR] 
[12/25 13:52:25   1172s] (I)      =============== Blocked Tracks ===============
[12/25 13:52:25   1172s] (I)      +-------+---------+----------+---------------+
[12/25 13:52:25   1172s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/25 13:52:25   1172s] (I)      +-------+---------+----------+---------------+
[12/25 13:52:25   1172s] (I)      |     1 |       0 |        0 |         0.00% |
[12/25 13:52:25   1172s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/25 13:52:25   1172s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/25 13:52:25   1172s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/25 13:52:25   1172s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/25 13:52:25   1172s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/25 13:52:25   1172s] (I)      +-------+---------+----------+---------------+
[12/25 13:52:25   1172s] (I)      Finished Import and model ( CPU: 0.90 sec, Real: 0.90 sec, Curr Mem: 3095.50 MB )
[12/25 13:52:25   1172s] (I)      Reset routing kernel
[12/25 13:52:25   1172s] (I)      Started Global Routing ( Curr Mem: 3095.50 MB )
[12/25 13:52:25   1172s] (I)      totalPins=428096  totalGlobalPin=416169 (97.21%)
[12/25 13:52:25   1172s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/25 13:52:25   1172s] [NR-eGR] Layer group 1: route 117930 net(s) in layer range [2, 6]
[12/25 13:52:25   1172s] (I)      
[12/25 13:52:25   1172s] (I)      ============  Phase 1a Route ============
[12/25 13:52:26   1173s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/25 13:52:26   1173s] (I)      Usage: 1353294 = (699314 H, 653980 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:52:26   1173s] (I)      
[12/25 13:52:26   1173s] (I)      ============  Phase 1b Route ============
[12/25 13:52:26   1173s] (I)      Usage: 1353334 = (699324 H, 654010 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:52:26   1173s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.706668e+06um
[12/25 13:52:26   1173s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/25 13:52:26   1173s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/25 13:52:26   1173s] (I)      
[12/25 13:52:26   1173s] (I)      ============  Phase 1c Route ============
[12/25 13:52:26   1173s] (I)      Level2 Grid: 80 x 80
[12/25 13:52:26   1173s] (I)      Usage: 1353334 = (699324 H, 654010 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:52:26   1173s] (I)      
[12/25 13:52:26   1173s] (I)      ============  Phase 1d Route ============
[12/25 13:52:26   1173s] (I)      Usage: 1353324 = (699289 H, 654035 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:52:26   1173s] (I)      
[12/25 13:52:26   1173s] (I)      ============  Phase 1e Route ============
[12/25 13:52:26   1173s] (I)      Usage: 1353324 = (699289 H, 654035 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:52:26   1173s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.706648e+06um
[12/25 13:52:26   1173s] (I)      
[12/25 13:52:26   1173s] (I)      ============  Phase 1l Route ============
[12/25 13:52:27   1174s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/25 13:52:27   1174s] (I)      Layer  2:    1586783    603672        41           0     1596000    ( 0.00%) 
[12/25 13:52:27   1174s] (I)      Layer  3:    1586081    641530        45           0     1596000    ( 0.00%) 
[12/25 13:52:27   1174s] (I)      Layer  4:    1586783    306743         0           0     1596000    ( 0.00%) 
[12/25 13:52:27   1174s] (I)      Layer  5:    1564328    199722       158           0     1596000    ( 0.00%) 
[12/25 13:52:27   1174s] (I)      Layer  6:    1596000     34916         0           0     1596000    ( 0.00%) 
[12/25 13:52:27   1174s] (I)      Total:       7919975   1786583       244           0     7980000    ( 0.00%) 
[12/25 13:52:27   1174s] (I)      
[12/25 13:52:27   1174s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/25 13:52:27   1174s] [NR-eGR]                        OverCon           OverCon            
[12/25 13:52:27   1174s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/25 13:52:27   1174s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/25 13:52:27   1174s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:52:27   1174s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:52:27   1174s] [NR-eGR]      M2 ( 2)        37( 0.02%)         1( 0.00%)   ( 0.02%) 
[12/25 13:52:27   1174s] [NR-eGR]      M3 ( 3)        41( 0.03%)         0( 0.00%)   ( 0.03%) 
[12/25 13:52:27   1174s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:52:27   1174s] [NR-eGR]      M5 ( 5)       110( 0.07%)         7( 0.00%)   ( 0.07%) 
[12/25 13:52:27   1174s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:52:27   1174s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:52:27   1174s] [NR-eGR]        Total       188( 0.02%)         8( 0.00%)   ( 0.02%) 
[12/25 13:52:27   1174s] [NR-eGR] 
[12/25 13:52:27   1174s] (I)      Finished Global Routing ( CPU: 2.50 sec, Real: 1.61 sec, Curr Mem: 3161.50 MB )
[12/25 13:52:27   1174s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/25 13:52:27   1174s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/25 13:52:27   1175s] (I)      ============= Track Assignment ============
[12/25 13:52:27   1175s] (I)      Started Track Assignment (4T) ( Curr Mem: 3161.50 MB )
[12/25 13:52:27   1175s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/25 13:52:27   1175s] (I)      Run Multi-thread track assignment
[12/25 13:52:28   1177s] (I)      Finished Track Assignment (4T) ( CPU: 2.22 sec, Real: 0.64 sec, Curr Mem: 3161.50 MB )
[12/25 13:52:28   1177s] (I)      Started Export ( Curr Mem: 3161.50 MB )
[12/25 13:52:28   1178s] [NR-eGR]             Length (um)     Vias 
[12/25 13:52:28   1178s] [NR-eGR] ---------------------------------
[12/25 13:52:28   1178s] [NR-eGR]  M1  (1H)             2   459409 
[12/25 13:52:28   1178s] [NR-eGR]  M2  (2V)        864673   663830 
[12/25 13:52:28   1178s] [NR-eGR]  M3  (3H)       1106005    91533 
[12/25 13:52:28   1178s] [NR-eGR]  M4  (4V)        511234    35702 
[12/25 13:52:28   1178s] [NR-eGR]  M5  (5H)        399045     3294 
[12/25 13:52:28   1178s] [NR-eGR]  M6  (6V)         69996        0 
[12/25 13:52:28   1178s] [NR-eGR]  M7  (7H)             0        0 
[12/25 13:52:28   1178s] [NR-eGR]  M8  (8V)             0        0 
[12/25 13:52:28   1178s] [NR-eGR]  M9  (9H)             0        0 
[12/25 13:52:28   1178s] [NR-eGR] ---------------------------------
[12/25 13:52:28   1178s] [NR-eGR]      Total      2950954  1253768 
[12/25 13:52:28   1178s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:52:28   1178s] [NR-eGR] Total half perimeter of net bounding box: 2222787um
[12/25 13:52:28   1178s] [NR-eGR] Total length: 2950954um, number of vias: 1253768
[12/25 13:52:28   1178s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:52:28   1178s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/25 13:52:28   1178s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:52:29   1179s] (I)      Finished Export ( CPU: 2.22 sec, Real: 1.53 sec, Curr Mem: 3150.98 MB )
[12/25 13:52:29   1179s] [NR-eGR] Finished Early Global Route kernel ( CPU: 8.18 sec, Real: 5.03 sec, Curr Mem: 3150.98 MB )
[12/25 13:52:29   1179s] (I)      ======================================== Runtime Summary ========================================
[12/25 13:52:29   1179s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/25 13:52:29   1179s] (I)      -------------------------------------------------------------------------------------------------
[12/25 13:52:29   1179s] (I)       Early Global Route kernel                   100.00%  439.30 sec  444.33 sec  5.03 sec  8.18 sec 
[12/25 13:52:29   1179s] (I)       +-Import and model                           17.98%  439.30 sec  440.21 sec  0.90 sec  0.90 sec 
[12/25 13:52:29   1179s] (I)       | +-Create place DB                          11.04%  439.30 sec  439.86 sec  0.56 sec  0.55 sec 
[12/25 13:52:29   1179s] (I)       | | +-Import place data                      11.04%  439.30 sec  439.86 sec  0.56 sec  0.55 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Read instances and placement          3.24%  439.30 sec  439.47 sec  0.16 sec  0.16 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Read nets                             7.79%  439.47 sec  439.86 sec  0.39 sec  0.39 sec 
[12/25 13:52:29   1179s] (I)       | +-Create route DB                           6.20%  439.86 sec  440.17 sec  0.31 sec  0.31 sec 
[12/25 13:52:29   1179s] (I)       | | +-Import route data (4T)                  6.20%  439.86 sec  440.17 sec  0.31 sec  0.31 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.55%  439.87 sec  439.89 sec  0.03 sec  0.03 sec 
[12/25 13:52:29   1179s] (I)       | | | | +-Read routing blockages              0.00%  439.87 sec  439.87 sec  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)       | | | | +-Read instance blockages             0.50%  439.87 sec  439.89 sec  0.03 sec  0.03 sec 
[12/25 13:52:29   1179s] (I)       | | | | +-Read PG blockages                   0.04%  439.89 sec  439.89 sec  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)       | | | | +-Read clock blockages                0.00%  439.89 sec  439.89 sec  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)       | | | | +-Read other blockages                0.00%  439.89 sec  439.89 sec  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)       | | | | +-Read boundary cut boxes             0.00%  439.89 sec  439.89 sec  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Read blackboxes                       0.00%  439.89 sec  439.89 sec  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Read prerouted                        1.74%  439.89 sec  439.98 sec  0.09 sec  0.09 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Read unlegalized nets                 0.55%  439.98 sec  440.01 sec  0.03 sec  0.03 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Read nets                             0.84%  440.01 sec  440.05 sec  0.04 sec  0.04 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Set up via pillars                    0.03%  440.06 sec  440.07 sec  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Initialize 3D grid graph              0.02%  440.07 sec  440.08 sec  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Model blockage capacity               1.68%  440.08 sec  440.16 sec  0.08 sec  0.08 sec 
[12/25 13:52:29   1179s] (I)       | | | | +-Initialize 3D capacity              1.63%  440.08 sec  440.16 sec  0.08 sec  0.08 sec 
[12/25 13:52:29   1179s] (I)       | +-Read aux data                             0.00%  440.17 sec  440.17 sec  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)       | +-Others data preparation                   0.22%  440.17 sec  440.18 sec  0.01 sec  0.01 sec 
[12/25 13:52:29   1179s] (I)       | +-Create route kernel                       0.08%  440.18 sec  440.19 sec  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)       +-Global Routing                             32.10%  440.21 sec  441.82 sec  1.61 sec  2.50 sec 
[12/25 13:52:29   1179s] (I)       | +-Initialization                            0.66%  440.21 sec  440.24 sec  0.03 sec  0.03 sec 
[12/25 13:52:29   1179s] (I)       | +-Net group 1                              30.76%  440.25 sec  441.79 sec  1.55 sec  2.43 sec 
[12/25 13:52:29   1179s] (I)       | | +-Generate topology (4T)                  1.46%  440.25 sec  440.32 sec  0.07 sec  0.15 sec 
[12/25 13:52:29   1179s] (I)       | | +-Phase 1a                               10.60%  440.35 sec  440.88 sec  0.53 sec  0.90 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Pattern routing (4T)                  7.71%  440.35 sec  440.74 sec  0.39 sec  0.76 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.46%  440.74 sec  440.81 sec  0.07 sec  0.07 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Add via demand to 2D                  1.42%  440.81 sec  440.88 sec  0.07 sec  0.07 sec 
[12/25 13:52:29   1179s] (I)       | | +-Phase 1b                                3.02%  440.88 sec  441.03 sec  0.15 sec  0.19 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Monotonic routing (4T)                2.97%  440.88 sec  441.03 sec  0.15 sec  0.19 sec 
[12/25 13:52:29   1179s] (I)       | | +-Phase 1c                                0.67%  441.03 sec  441.07 sec  0.03 sec  0.03 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Two level Routing                     0.67%  441.03 sec  441.07 sec  0.03 sec  0.03 sec 
[12/25 13:52:29   1179s] (I)       | | | | +-Two Level Routing (Regular)         0.46%  441.03 sec  441.06 sec  0.02 sec  0.02 sec 
[12/25 13:52:29   1179s] (I)       | | | | +-Two Level Routing (Strong)          0.16%  441.06 sec  441.07 sec  0.01 sec  0.01 sec 
[12/25 13:52:29   1179s] (I)       | | +-Phase 1d                                6.99%  441.07 sec  441.42 sec  0.35 sec  0.35 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Detoured routing                      6.99%  441.07 sec  441.42 sec  0.35 sec  0.35 sec 
[12/25 13:52:29   1179s] (I)       | | +-Phase 1e                                0.02%  441.42 sec  441.42 sec  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Route legalization                    0.00%  441.42 sec  441.42 sec  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)       | | +-Phase 1l                                7.45%  441.42 sec  441.79 sec  0.37 sec  0.77 sec 
[12/25 13:52:29   1179s] (I)       | | | +-Layer assignment (4T)                 7.23%  441.43 sec  441.79 sec  0.36 sec  0.76 sec 
[12/25 13:52:29   1179s] (I)       | +-Clean cong LA                             0.00%  441.79 sec  441.79 sec  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)       +-Export 3D cong map                          0.59%  441.82 sec  441.85 sec  0.03 sec  0.03 sec 
[12/25 13:52:29   1179s] (I)       | +-Export 2D cong map                        0.08%  441.85 sec  441.85 sec  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)       +-Extract Global 3D Wires                     0.62%  442.09 sec  442.12 sec  0.03 sec  0.03 sec 
[12/25 13:52:29   1179s] (I)       +-Track Assignment (4T)                      12.71%  442.12 sec  442.76 sec  0.64 sec  2.22 sec 
[12/25 13:52:29   1179s] (I)       | +-Initialization                            0.14%  442.12 sec  442.13 sec  0.01 sec  0.01 sec 
[12/25 13:52:29   1179s] (I)       | +-Track Assignment Kernel                  12.55%  442.13 sec  442.76 sec  0.63 sec  2.22 sec 
[12/25 13:52:29   1179s] (I)       | +-Free Memory                               0.01%  442.76 sec  442.76 sec  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)       +-Export                                     30.47%  442.76 sec  444.29 sec  1.53 sec  2.22 sec 
[12/25 13:52:29   1179s] (I)       | +-Export DB wires                           6.78%  442.76 sec  443.10 sec  0.34 sec  0.83 sec 
[12/25 13:52:29   1179s] (I)       | | +-Export all nets (4T)                    5.03%  442.80 sec  443.05 sec  0.25 sec  0.63 sec 
[12/25 13:52:29   1179s] (I)       | | +-Set wire vias (4T)                      0.99%  443.05 sec  443.10 sec  0.05 sec  0.17 sec 
[12/25 13:52:29   1179s] (I)       | +-Report wirelength                         6.16%  443.10 sec  443.41 sec  0.31 sec  0.31 sec 
[12/25 13:52:29   1179s] (I)       | +-Update net boxes                          2.02%  443.41 sec  443.51 sec  0.10 sec  0.30 sec 
[12/25 13:52:29   1179s] (I)       | +-Update timing                            15.49%  443.51 sec  444.29 sec  0.78 sec  0.78 sec 
[12/25 13:52:29   1179s] (I)       +-Postprocess design                          0.01%  444.29 sec  444.29 sec  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)      ======================= Summary by functions ========================
[12/25 13:52:29   1179s] (I)       Lv  Step                                      %      Real       CPU 
[12/25 13:52:29   1179s] (I)      ---------------------------------------------------------------------
[12/25 13:52:29   1179s] (I)        0  Early Global Route kernel           100.00%  5.03 sec  8.18 sec 
[12/25 13:52:29   1179s] (I)        1  Global Routing                       32.10%  1.61 sec  2.50 sec 
[12/25 13:52:29   1179s] (I)        1  Export                               30.47%  1.53 sec  2.22 sec 
[12/25 13:52:29   1179s] (I)        1  Import and model                     17.98%  0.90 sec  0.90 sec 
[12/25 13:52:29   1179s] (I)        1  Track Assignment (4T)                12.71%  0.64 sec  2.22 sec 
[12/25 13:52:29   1179s] (I)        1  Extract Global 3D Wires               0.62%  0.03 sec  0.03 sec 
[12/25 13:52:29   1179s] (I)        1  Export 3D cong map                    0.59%  0.03 sec  0.03 sec 
[12/25 13:52:29   1179s] (I)        1  Postprocess design                    0.01%  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)        2  Net group 1                          30.76%  1.55 sec  2.43 sec 
[12/25 13:52:29   1179s] (I)        2  Update timing                        15.49%  0.78 sec  0.78 sec 
[12/25 13:52:29   1179s] (I)        2  Track Assignment Kernel              12.55%  0.63 sec  2.22 sec 
[12/25 13:52:29   1179s] (I)        2  Create place DB                      11.04%  0.56 sec  0.55 sec 
[12/25 13:52:29   1179s] (I)        2  Export DB wires                       6.78%  0.34 sec  0.83 sec 
[12/25 13:52:29   1179s] (I)        2  Create route DB                       6.20%  0.31 sec  0.31 sec 
[12/25 13:52:29   1179s] (I)        2  Report wirelength                     6.16%  0.31 sec  0.31 sec 
[12/25 13:52:29   1179s] (I)        2  Update net boxes                      2.02%  0.10 sec  0.30 sec 
[12/25 13:52:29   1179s] (I)        2  Initialization                        0.80%  0.04 sec  0.04 sec 
[12/25 13:52:29   1179s] (I)        2  Others data preparation               0.22%  0.01 sec  0.01 sec 
[12/25 13:52:29   1179s] (I)        2  Create route kernel                   0.08%  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)        2  Export 2D cong map                    0.08%  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)        3  Import place data                    11.04%  0.56 sec  0.55 sec 
[12/25 13:52:29   1179s] (I)        3  Phase 1a                             10.60%  0.53 sec  0.90 sec 
[12/25 13:52:29   1179s] (I)        3  Phase 1l                              7.45%  0.37 sec  0.77 sec 
[12/25 13:52:29   1179s] (I)        3  Phase 1d                              6.99%  0.35 sec  0.35 sec 
[12/25 13:52:29   1179s] (I)        3  Import route data (4T)                6.20%  0.31 sec  0.31 sec 
[12/25 13:52:29   1179s] (I)        3  Export all nets (4T)                  5.03%  0.25 sec  0.63 sec 
[12/25 13:52:29   1179s] (I)        3  Phase 1b                              3.02%  0.15 sec  0.19 sec 
[12/25 13:52:29   1179s] (I)        3  Generate topology (4T)                1.46%  0.07 sec  0.15 sec 
[12/25 13:52:29   1179s] (I)        3  Set wire vias (4T)                    0.99%  0.05 sec  0.17 sec 
[12/25 13:52:29   1179s] (I)        3  Phase 1c                              0.67%  0.03 sec  0.03 sec 
[12/25 13:52:29   1179s] (I)        3  Phase 1e                              0.02%  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)        4  Read nets                             8.63%  0.43 sec  0.43 sec 
[12/25 13:52:29   1179s] (I)        4  Pattern routing (4T)                  7.71%  0.39 sec  0.76 sec 
[12/25 13:52:29   1179s] (I)        4  Layer assignment (4T)                 7.23%  0.36 sec  0.76 sec 
[12/25 13:52:29   1179s] (I)        4  Detoured routing                      6.99%  0.35 sec  0.35 sec 
[12/25 13:52:29   1179s] (I)        4  Read instances and placement          3.24%  0.16 sec  0.16 sec 
[12/25 13:52:29   1179s] (I)        4  Monotonic routing (4T)                2.97%  0.15 sec  0.19 sec 
[12/25 13:52:29   1179s] (I)        4  Read prerouted                        1.74%  0.09 sec  0.09 sec 
[12/25 13:52:29   1179s] (I)        4  Model blockage capacity               1.68%  0.08 sec  0.08 sec 
[12/25 13:52:29   1179s] (I)        4  Pattern Routing Avoiding Blockages    1.46%  0.07 sec  0.07 sec 
[12/25 13:52:29   1179s] (I)        4  Add via demand to 2D                  1.42%  0.07 sec  0.07 sec 
[12/25 13:52:29   1179s] (I)        4  Two level Routing                     0.67%  0.03 sec  0.03 sec 
[12/25 13:52:29   1179s] (I)        4  Read blockages ( Layer 2-6 )          0.55%  0.03 sec  0.03 sec 
[12/25 13:52:29   1179s] (I)        4  Read unlegalized nets                 0.55%  0.03 sec  0.03 sec 
[12/25 13:52:29   1179s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)        5  Initialize 3D capacity                1.63%  0.08 sec  0.08 sec 
[12/25 13:52:29   1179s] (I)        5  Read instance blockages               0.50%  0.03 sec  0.03 sec 
[12/25 13:52:29   1179s] (I)        5  Two Level Routing (Regular)           0.46%  0.02 sec  0.02 sec 
[12/25 13:52:29   1179s] (I)        5  Two Level Routing (Strong)            0.16%  0.01 sec  0.01 sec 
[12/25 13:52:29   1179s] (I)        5  Read PG blockages                     0.04%  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/25 13:52:29   1179s] Extraction called for design 'toplevel_498' of instances=127090 and nets=121923 using extraction engine 'preRoute' .
[12/25 13:52:29   1179s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/25 13:52:29   1179s] Type 'man IMPEXT-3530' for more detail.
[12/25 13:52:29   1179s] PreRoute RC Extraction called for design toplevel_498.
[12/25 13:52:29   1179s] RC Extraction called in multi-corner(1) mode.
[12/25 13:52:29   1179s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/25 13:52:29   1179s] Type 'man IMPEXT-6197' for more detail.
[12/25 13:52:29   1179s] RCMode: PreRoute
[12/25 13:52:29   1179s]       RC Corner Indexes            0   
[12/25 13:52:29   1179s] Capacitance Scaling Factor   : 1.00000 
[12/25 13:52:29   1179s] Resistance Scaling Factor    : 1.00000 
[12/25 13:52:29   1179s] Clock Cap. Scaling Factor    : 1.00000 
[12/25 13:52:29   1179s] Clock Res. Scaling Factor    : 1.00000 
[12/25 13:52:29   1179s] Shrink Factor                : 1.00000
[12/25 13:52:29   1179s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/25 13:52:30   1179s] LayerId::1 widthSet size::1
[12/25 13:52:30   1179s] LayerId::2 widthSet size::1
[12/25 13:52:30   1179s] LayerId::3 widthSet size::1
[12/25 13:52:30   1179s] LayerId::4 widthSet size::1
[12/25 13:52:30   1179s] LayerId::5 widthSet size::1
[12/25 13:52:30   1179s] LayerId::6 widthSet size::1
[12/25 13:52:30   1179s] LayerId::7 widthSet size::1
[12/25 13:52:30   1179s] LayerId::8 widthSet size::1
[12/25 13:52:30   1179s] LayerId::9 widthSet size::1
[12/25 13:52:30   1179s] Updating RC grid for preRoute extraction ...
[12/25 13:52:30   1179s] eee: pegSigSF::1.070000
[12/25 13:52:30   1179s] Initializing multi-corner resistance tables ...
[12/25 13:52:30   1179s] eee: l::1 avDens::0.107318 usedTrk::17600.100000 availTrk::164000.000000 sigTrk::17600.100000
[12/25 13:52:30   1179s] eee: l::2 avDens::0.270379 usedTrk::43233.627552 availTrk::159900.000000 sigTrk::43233.627552
[12/25 13:52:30   1179s] eee: l::3 avDens::0.345626 usedTrk::55300.225046 availTrk::160000.000000 sigTrk::55300.225046
[12/25 13:52:30   1179s] eee: l::4 avDens::0.160161 usedTrk::25561.683243 availTrk::159600.000000 sigTrk::25561.683243
[12/25 13:52:30   1179s] eee: l::5 avDens::0.129300 usedTrk::19976.865000 availTrk::154500.000000 sigTrk::19976.865000
[12/25 13:52:30   1179s] eee: l::6 avDens::0.042577 usedTrk::3499.791001 availTrk::82200.000000 sigTrk::3499.791001
[12/25 13:52:30   1179s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:52:30   1179s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:52:30   1179s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:52:30   1179s] {RT default_rc_corner 0 6 6 0}
[12/25 13:52:30   1180s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.273327 ; uaWl: 1.000000 ; uaWlH: 0.333132 ; aWlH: 0.000000 ; Pmax: 0.852800 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/25 13:52:30   1180s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 3150.980M)
[12/25 13:52:35   1185s] Compute RC Scale Done ...
[12/25 13:52:35   1185s] OPERPROF: Starting HotSpotCal at level 1, MEM:3151.0M, EPOCH TIME: 1671997955.280902
[12/25 13:52:35   1185s] [hotspot] +------------+---------------+---------------+
[12/25 13:52:35   1185s] [hotspot] |            |   max hotspot | total hotspot |
[12/25 13:52:35   1185s] [hotspot] +------------+---------------+---------------+
[12/25 13:52:35   1185s] [hotspot] | normalized |          0.00 |          0.00 |
[12/25 13:52:35   1185s] [hotspot] +------------+---------------+---------------+
[12/25 13:52:35   1185s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/25 13:52:35   1185s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/25 13:52:35   1185s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.020, MEM:3151.0M, EPOCH TIME: 1671997955.300761
[12/25 13:52:35   1185s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 4 -resetVeryShortNets -rescheduleForAdherence  
[12/25 13:52:35   1185s] Begin: GigaOpt Route Type Constraints Refinement
[12/25 13:52:35   1185s] *** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:19:45.1/0:10:00.3 (2.0), mem = 3151.0M
[12/25 13:52:35   1185s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.8
[12/25 13:52:35   1185s] ### Creating RouteCongInterface, started
[12/25 13:52:35   1185s] 
[12/25 13:52:35   1185s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/25 13:52:35   1185s] 
[12/25 13:52:35   1185s] #optDebug: {0, 1.000}
[12/25 13:52:35   1185s] ### Creating RouteCongInterface, finished
[12/25 13:52:35   1185s] Updated routing constraints on 0 nets.
[12/25 13:52:35   1185s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.8
[12/25 13:52:35   1185s] Bottom Preferred Layer:
[12/25 13:52:35   1185s] +-----------+------------+----------+
[12/25 13:52:35   1185s] |   Layer   |    CLK     |   Rule   |
[12/25 13:52:35   1185s] +-----------+------------+----------+
[12/25 13:52:35   1185s] | M3 (z=3)  |        359 | default  |
[12/25 13:52:35   1185s] +-----------+------------+----------+
[12/25 13:52:35   1185s] Via Pillar Rule:
[12/25 13:52:35   1185s]     None
[12/25 13:52:35   1185s] *** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.1), totSession cpu/real = 0:19:45.8/0:10:00.9 (2.0), mem = 3151.0M
[12/25 13:52:35   1185s] 
[12/25 13:52:35   1185s] =============================================================================================
[12/25 13:52:35   1185s]  Step TAT Report for CongRefineRouteType #2                                     21.10-p004_1
[12/25 13:52:35   1185s] =============================================================================================
[12/25 13:52:35   1185s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:52:35   1185s] ---------------------------------------------------------------------------------------------
[12/25 13:52:35   1185s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  88.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/25 13:52:35   1185s] [ MISC                   ]          0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.1    2.1
[12/25 13:52:35   1185s] ---------------------------------------------------------------------------------------------
[12/25 13:52:35   1185s]  CongRefineRouteType #2 TOTAL       0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.1
[12/25 13:52:35   1185s] ---------------------------------------------------------------------------------------------
[12/25 13:52:35   1185s] 
[12/25 13:52:35   1185s] End: GigaOpt Route Type Constraints Refinement
[12/25 13:52:36   1185s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/25 13:52:36   1186s] #################################################################################
[12/25 13:52:36   1186s] # Design Stage: PreRoute
[12/25 13:52:36   1186s] # Design Name: toplevel_498
[12/25 13:52:36   1186s] # Design Mode: 90nm
[12/25 13:52:36   1186s] # Analysis Mode: MMMC Non-OCV 
[12/25 13:52:36   1186s] # Parasitics Mode: No SPEF/RCDB 
[12/25 13:52:36   1186s] # Signoff Settings: SI Off 
[12/25 13:52:36   1186s] #################################################################################
[12/25 13:52:37   1190s] Topological Sorting (REAL = 0:00:00.0, MEM = 3117.0M, InitMEM = 3117.0M)
[12/25 13:52:37   1191s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/25 13:52:38   1192s] Calculate delays in BcWc mode...
[12/25 13:52:38   1192s] Start delay calculation (fullDC) (4 T). (MEM=3116.98)
[12/25 13:52:38   1192s] End AAE Lib Interpolated Model. (MEM=3129.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:52:44   1215s] Total number of fetched objects 118360
[12/25 13:52:45   1216s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:01.0)
[12/25 13:52:45   1216s] End delay calculation. (MEM=3192.89 CPU=0:00:19.7 REAL=0:00:06.0)
[12/25 13:52:45   1216s] End delay calculation (fullDC). (MEM=3192.89 CPU=0:00:24.0 REAL=0:00:07.0)
[12/25 13:52:45   1216s] *** CDM Built up (cpu=0:00:30.1  real=0:00:09.0  mem= 3192.9M) ***
[12/25 13:52:46   1219s] Begin: GigaOpt postEco DRV Optimization
[12/25 13:52:46   1219s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[12/25 13:52:46   1219s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:20:19.3/0:10:11.1 (2.0), mem = 3223.9M
[12/25 13:52:46   1219s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:52:46   1219s] Info: 359 nets with fixed/cover wires excluded.
[12/25 13:52:46   1219s] Info: 359 clock nets excluded from IPO operation.
[12/25 13:52:46   1219s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.9
[12/25 13:52:46   1219s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:52:46   1219s] ### Creating PhyDesignMc. totSessionCpu=0:20:20 mem=3223.9M
[12/25 13:52:46   1219s] OPERPROF: Starting DPlace-Init at level 1, MEM:3223.9M, EPOCH TIME: 1671997966.450222
[12/25 13:52:46   1219s] z: 2, totalTracks: 1
[12/25 13:52:46   1219s] z: 4, totalTracks: 1
[12/25 13:52:46   1219s] z: 6, totalTracks: 1
[12/25 13:52:46   1219s] z: 8, totalTracks: 1
[12/25 13:52:46   1219s] All LLGs are deleted
[12/25 13:52:46   1219s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3223.9M, EPOCH TIME: 1671997966.512952
[12/25 13:52:46   1219s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3223.9M, EPOCH TIME: 1671997966.513733
[12/25 13:52:46   1219s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3223.9M, EPOCH TIME: 1671997966.557160
[12/25 13:52:46   1219s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3223.9M, EPOCH TIME: 1671997966.561265
[12/25 13:52:46   1219s] Core basic site is TSMC65ADV10TSITE
[12/25 13:52:46   1219s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3223.9M, EPOCH TIME: 1671997966.567071
[12/25 13:52:46   1219s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.005, MEM:3224.9M, EPOCH TIME: 1671997966.571590
[12/25 13:52:46   1219s] Fast DP-INIT is on for default
[12/25 13:52:46   1219s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.052, REAL:0.040, MEM:3224.9M, EPOCH TIME: 1671997966.600779
[12/25 13:52:46   1219s] 
[12/25 13:52:46   1219s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:52:46   1219s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.104, REAL:0.092, MEM:3224.9M, EPOCH TIME: 1671997966.648801
[12/25 13:52:46   1219s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3224.9MB).
[12/25 13:52:46   1219s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.239, REAL:0.227, MEM:3224.9M, EPOCH TIME: 1671997966.677033
[12/25 13:52:47   1221s] TotalInstCnt at PhyDesignMc Initialization: 115,090
[12/25 13:52:47   1221s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:21 mem=3224.9M
[12/25 13:52:47   1221s] ### Creating RouteCongInterface, started
[12/25 13:52:47   1221s] 
[12/25 13:52:47   1221s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/25 13:52:47   1221s] 
[12/25 13:52:47   1221s] #optDebug: {0, 1.000}
[12/25 13:52:47   1221s] ### Creating RouteCongInterface, finished
[12/25 13:52:47   1221s] ### Creating LA Mngr. totSessionCpu=0:20:22 mem=3224.9M
[12/25 13:52:47   1221s] ### Creating LA Mngr, finished. totSessionCpu=0:20:22 mem=3224.9M
[12/25 13:52:50   1226s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3318.4M, EPOCH TIME: 1671997970.391283
[12/25 13:52:50   1226s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3318.4M, EPOCH TIME: 1671997970.393969
[12/25 13:52:52   1229s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 13:52:52   1229s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/25 13:52:52   1229s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 13:52:52   1229s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/25 13:52:52   1229s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 13:52:52   1229s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 13:52:52   1230s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 13:52:52   1230s] Info: violation cost 0.067949 (cap = 0.017949, tran = 0.050000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/25 13:52:52   1230s] |     1|     8|    -0.00|     2|     2|    -0.00|     0|     0|     0|     0|    -0.16|    -0.37|       0|       0|       0| 83.48%|          |         |
[12/25 13:52:52   1230s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 13:52:52   1230s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 13:52:52   1230s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/25 13:52:52   1230s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.16|    -0.37|       2|       0|       1| 83.48%| 0:00:00.0|  3353.4M|
[12/25 13:52:52   1230s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 13:52:52   1230s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 13:52:52   1230s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/25 13:52:52   1230s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.16|    -0.37|       0|       0|       0| 83.48%| 0:00:00.0|  3353.4M|
[12/25 13:52:52   1230s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 13:52:52   1230s] 
[12/25 13:52:52   1230s] *** Finish DRV Fixing (cpu=0:00:04.2 real=0:00:02.0 mem=3353.4M) ***
[12/25 13:52:52   1230s] 
[12/25 13:52:52   1230s] Total-nets :: 118291, Stn-nets :: 0, ratio :: 0 %
[12/25 13:52:52   1230s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3242.5M, EPOCH TIME: 1671997972.854807
[12/25 13:52:52   1230s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:2987.5M, EPOCH TIME: 1671997972.883302
[12/25 13:52:52   1230s] TotalInstCnt at PhyDesignMc Destruction: 115,092
[12/25 13:52:52   1230s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.9
[12/25 13:52:52   1230s] *** DrvOpt #5 [finish] : cpu/real = 0:00:11.5/0:00:06.8 (1.7), totSession cpu/real = 0:20:30.8/0:10:17.9 (2.0), mem = 2987.5M
[12/25 13:52:52   1230s] 
[12/25 13:52:52   1230s] =============================================================================================
[12/25 13:52:52   1230s]  Step TAT Report for DrvOpt #5                                                  21.10-p004_1
[12/25 13:52:52   1230s] =============================================================================================
[12/25 13:52:52   1230s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:52:52   1230s] ---------------------------------------------------------------------------------------------
[12/25 13:52:52   1230s] [ SlackTraversorInit     ]      1   0:00:01.6  (  22.9 % )     0:00:01.6 /  0:00:02.4    1.5
[12/25 13:52:52   1230s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:52:52   1230s] [ PlacerInterfaceInit    ]      1   0:00:00.9  (  12.5 % )     0:00:00.9 /  0:00:01.4    1.7
[12/25 13:52:52   1230s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   7.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/25 13:52:52   1230s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:52:52   1230s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.3    2.8
[12/25 13:52:52   1230s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:52:52   1230s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.3
[12/25 13:52:52   1230s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:52:52   1230s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.3
[12/25 13:52:52   1230s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.1
[12/25 13:52:52   1230s] [ DrvFindVioNets         ]      3   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.9    3.6
[12/25 13:52:52   1230s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.3    1.9
[12/25 13:52:52   1230s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    3.0
[12/25 13:52:52   1230s] [ MISC                   ]          0:00:03.4  (  50.2 % )     0:00:03.4 /  0:00:05.8    1.7
[12/25 13:52:52   1230s] ---------------------------------------------------------------------------------------------
[12/25 13:52:52   1230s]  DrvOpt #5 TOTAL                    0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:11.5    1.7
[12/25 13:52:52   1230s] ---------------------------------------------------------------------------------------------
[12/25 13:52:52   1230s] 
[12/25 13:52:52   1230s] End: GigaOpt postEco DRV Optimization
[12/25 13:52:54   1232s] GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.158 (bump = 0.158)
[12/25 13:52:54   1232s] Begin: GigaOpt nonLegal postEco optimization
[12/25 13:52:54   1232s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 1.0 -numThreads 4 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[12/25 13:52:54   1232s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:52:55   1232s] Info: 359 nets with fixed/cover wires excluded.
[12/25 13:52:55   1233s] Info: 359 clock nets excluded from IPO operation.
[12/25 13:52:55   1233s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:20:33.1/0:10:20.2 (2.0), mem = 2990.5M
[12/25 13:52:55   1233s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.10
[12/25 13:52:55   1233s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:52:55   1233s] ### Creating PhyDesignMc. totSessionCpu=0:20:33 mem=2990.5M
[12/25 13:52:55   1233s] OPERPROF: Starting DPlace-Init at level 1, MEM:2990.5M, EPOCH TIME: 1671997975.137268
[12/25 13:52:55   1233s] z: 2, totalTracks: 1
[12/25 13:52:55   1233s] z: 4, totalTracks: 1
[12/25 13:52:55   1233s] z: 6, totalTracks: 1
[12/25 13:52:55   1233s] z: 8, totalTracks: 1
[12/25 13:52:55   1233s] #spOpts: VtWidth mergeVia=F 
[12/25 13:52:55   1233s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2990.5M, EPOCH TIME: 1671997975.236793
[12/25 13:52:55   1233s] 
[12/25 13:52:55   1233s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:52:55   1233s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.116, REAL:0.117, MEM:2990.5M, EPOCH TIME: 1671997975.353381
[12/25 13:52:55   1233s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2990.5MB).
[12/25 13:52:55   1233s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.243, REAL:0.244, MEM:2990.5M, EPOCH TIME: 1671997975.381309
[12/25 13:52:56   1234s] TotalInstCnt at PhyDesignMc Initialization: 115,092
[12/25 13:52:56   1234s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:35 mem=2999.2M
[12/25 13:52:56   1234s] ### Creating RouteCongInterface, started
[12/25 13:52:56   1235s] 
[12/25 13:52:56   1235s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.8500} 
[12/25 13:52:56   1235s] 
[12/25 13:52:56   1235s] #optDebug: {0, 1.000}
[12/25 13:52:56   1235s] ### Creating RouteCongInterface, finished
[12/25 13:52:56   1235s] ### Creating LA Mngr. totSessionCpu=0:20:35 mem=2999.2M
[12/25 13:52:56   1235s] ### Creating LA Mngr, finished. totSessionCpu=0:20:35 mem=2999.2M
[12/25 13:52:58   1237s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:52:58   1237s] *info: 359 clock nets excluded
[12/25 13:52:58   1237s] *info: 2 special nets excluded.
[12/25 13:52:58   1237s] *info: 2 external nets with a tri-state driver excluded.
[12/25 13:52:58   1237s] *info: 14 multi-driver nets excluded.
[12/25 13:52:58   1237s] *info: 3632 no-driver nets excluded.
[12/25 13:52:58   1237s] *info: 359 nets with fixed/cover wires excluded.
[12/25 13:52:59   1238s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2702082.1
[12/25 13:53:01   1244s] PathGroup :  CLOCK  TargetSlack : 0 
[12/25 13:53:03   1247s] ** GigaOpt Optimizer WNS Slack -0.158 TNS Slack -0.370 Density 83.48
[12/25 13:53:03   1247s] Optimizer WNS Pass 0
[12/25 13:53:03   1247s] OptDebug: Start of Optimizer WNS Pass 0:
+-------------+------+------+
|Path Group   |   WNS|   TNS|
+-------------+------+------+
|CLOCK default|-0.158|-0.370|
|HEPG         | 0.000| 0.000|
|All Paths    |-0.158|-0.370|
+-------------+------+------+

[12/25 13:53:03   1247s] CCOptDebug: Start of Optimizer WNS Pass 0: WNS -0.158ns TNS -0.370ns; Real time 0:06:09
[12/25 13:53:03   1247s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3203.1M, EPOCH TIME: 1671997983.746851
[12/25 13:53:03   1247s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3203.1M, EPOCH TIME: 1671997983.749459
[12/25 13:53:04   1248s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[12/25 13:53:04   1248s] Info: End MT loop @oiCellDelayCachingJob.
[12/25 13:53:04   1248s] Active Path Group: CLOCK default 
[12/25 13:53:04   1248s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/25 13:53:04   1248s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/25 13:53:04   1248s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/25 13:53:04   1248s] |  -0.158|   -0.158|  -0.370|   -0.370|   83.48%|   0:00:00.0| 3196.1M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/25 13:53:04   1248s] |        |         |        |         |         |            |        |          |         | R_25/D                                             |
[12/25 13:53:05   1250s] |   0.000|    0.001|   0.000|    0.000|   83.49%|   0:00:01.0| 3314.5M|  slowView|       NA| NA                                                 |
[12/25 13:53:05   1250s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/25 13:53:05   1250s] 
[12/25 13:53:05   1250s] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=3314.5M) ***
[12/25 13:53:05   1250s] 
[12/25 13:53:05   1250s] *** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:01.0 mem=3314.5M) ***
[12/25 13:53:05   1250s] OptDebug: End of Optimizer WNS Pass 0:
+-------------+-----+-----+
|Path Group   |  WNS|  TNS|
+-------------+-----+-----+
|CLOCK default|0.001|0.000|
|HEPG         |0.000|0.000|
|All Paths    |0.001|0.000|
+-------------+-----+-----+

[12/25 13:53:05   1250s] CCOptDebug: End of Optimizer WNS Pass 0: WNS 0.001ns TNS 0.000ns; Real time 0:06:11
[12/25 13:53:05   1250s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 83.49
[12/25 13:53:05   1250s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2702082.1
[12/25 13:53:05   1250s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3314.5M, EPOCH TIME: 1671997985.786752
[12/25 13:53:05   1250s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.024, MEM:3308.5M, EPOCH TIME: 1671997985.810362
[12/25 13:53:05   1250s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3308.5M, EPOCH TIME: 1671997985.837924
[12/25 13:53:05   1250s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3308.5M, EPOCH TIME: 1671997985.838037
[12/25 13:53:05   1250s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3308.5M, EPOCH TIME: 1671997985.940821
[12/25 13:53:06   1250s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.127, REAL:0.128, MEM:3308.5M, EPOCH TIME: 1671997986.069122
[12/25 13:53:06   1250s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.258, REAL:0.261, MEM:3308.5M, EPOCH TIME: 1671997986.098592
[12/25 13:53:06   1250s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.258, REAL:0.261, MEM:3308.5M, EPOCH TIME: 1671997986.098645
[12/25 13:53:06   1250s] TDRefine: refinePlace mode is spiral
[12/25 13:53:06   1250s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2702082.9
[12/25 13:53:06   1250s] OPERPROF: Starting RefinePlace at level 1, MEM:3308.5M, EPOCH TIME: 1671997986.098711
[12/25 13:53:06   1250s] *** Starting refinePlace (0:20:51 mem=3308.5M) ***
[12/25 13:53:06   1251s] Total net bbox length = 2.223e+06 (1.163e+06 1.060e+06) (ext = 1.413e+03)
[12/25 13:53:06   1251s] 
[12/25 13:53:06   1251s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:53:06   1251s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/25 13:53:06   1251s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:53:06   1251s] Enhanced MH flow has been turned off for floorplan mode.
[12/25 13:53:06   1251s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/25 13:53:06   1251s] Type 'man IMPSP-5140' for more detail.
[12/25 13:53:06   1251s] **WARN: (IMPSP-315):	Found 127094 instances insts with no PG Term connections.
[12/25 13:53:06   1251s] Type 'man IMPSP-315' for more detail.
[12/25 13:53:06   1251s] (I)      Default power domain name = toplevel_498
[12/25 13:53:06   1251s] .Default power domain name = toplevel_498
[12/25 13:53:06   1251s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3308.5M, EPOCH TIME: 1671997986.303022
[12/25 13:53:06   1251s] Starting refinePlace ...
[12/25 13:53:06   1251s] Default power domain name = toplevel_498
[12/25 13:53:06   1251s] .One DDP V2 for no tweak run.
[12/25 13:53:06   1251s] Default power domain name = toplevel_498
[12/25 13:53:06   1251s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/25 13:53:06   1251s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=3344.3MB) @(0:20:51 - 0:20:52).
[12/25 13:53:06   1251s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:53:06   1251s] wireLenOptFixPriorityInst 30605 inst fixed
[12/25 13:53:07   1251s] 
[12/25 13:53:07   1251s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/25 13:53:07   1253s] Move report: legalization moves 13 insts, mean move: 2.57 um, max move: 7.40 um spiral
[12/25 13:53:07   1253s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U4883): (612.80, 106.00) --> (607.40, 104.00)
[12/25 13:53:07   1253s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:00.0)
[12/25 13:53:07   1253s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/25 13:53:07   1253s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:01.0, mem=3344.3MB) @(0:20:52 - 0:20:54).
[12/25 13:53:07   1253s] Move report: Detail placement moves 13 insts, mean move: 2.57 um, max move: 7.40 um 
[12/25 13:53:07   1253s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U4883): (612.80, 106.00) --> (607.40, 104.00)
[12/25 13:53:07   1253s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:01.0 MEM: 3344.3MB
[12/25 13:53:07   1253s] Statistics of distance of Instance movement in refine placement:
[12/25 13:53:07   1253s]   maximum (X+Y) =         7.40 um
[12/25 13:53:07   1253s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U4883) with max move: (612.8, 106) -> (607.4, 104)
[12/25 13:53:07   1253s]   mean    (X+Y) =         2.57 um
[12/25 13:53:07   1253s] Summary Report:
[12/25 13:53:07   1253s] Instances move: 13 (out of 114736 movable)
[12/25 13:53:07   1253s] Instances flipped: 0
[12/25 13:53:07   1253s] Mean displacement: 2.57 um
[12/25 13:53:07   1253s] Max displacement: 7.40 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U4883) (612.8, 106) -> (607.4, 104)
[12/25 13:53:07   1253s] 	Length: 3 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX0P5MA10TR
[12/25 13:53:07   1253s] Total instances moved : 13
[12/25 13:53:08   1253s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.688, REAL:1.710, MEM:3344.3M, EPOCH TIME: 1671997988.013222
[12/25 13:53:08   1253s] Total net bbox length = 2.223e+06 (1.163e+06 1.060e+06) (ext = 1.413e+03)
[12/25 13:53:08   1253s] Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 3344.3MB
[12/25 13:53:08   1253s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:02.0, mem=3344.3MB) @(0:20:51 - 0:20:54).
[12/25 13:53:08   1253s] *** Finished refinePlace (0:20:54 mem=3344.3M) ***
[12/25 13:53:08   1253s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2702082.9
[12/25 13:53:08   1253s] OPERPROF: Finished RefinePlace at level 1, CPU:2.964, REAL:1.987, MEM:3344.3M, EPOCH TIME: 1671997988.086008
[12/25 13:53:08   1254s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3344.3M, EPOCH TIME: 1671997988.583829
[12/25 13:53:08   1254s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.021, MEM:3311.3M, EPOCH TIME: 1671997988.604524
[12/25 13:53:08   1254s] *** maximum move = 7.40 um ***
[12/25 13:53:08   1254s] *** Finished re-routing un-routed nets (3311.3M) ***
[12/25 13:53:08   1254s] OPERPROF: Starting DPlace-Init at level 1, MEM:3311.3M, EPOCH TIME: 1671997988.809238
[12/25 13:53:08   1254s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3311.3M, EPOCH TIME: 1671997988.914470
[12/25 13:53:09   1254s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.137, REAL:0.137, MEM:3311.3M, EPOCH TIME: 1671997989.051596
[12/25 13:53:09   1254s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.271, MEM:3311.3M, EPOCH TIME: 1671997989.080078
[12/25 13:53:09   1256s] 
[12/25 13:53:09   1256s] *** Finish Physical Update (cpu=0:00:05.5 real=0:00:04.0 mem=3311.3M) ***
[12/25 13:53:09   1256s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2702082.1
[12/25 13:53:10   1256s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 83.49
[12/25 13:53:10   1256s] OptDebug: End of Setup Fixing:
+-------------+-----+-----+
|Path Group   |  WNS|  TNS|
+-------------+-----+-----+
|CLOCK default|0.001|0.000|
|HEPG         |0.000|0.000|
|All Paths    |0.001|0.000|
+-------------+-----+-----+

[12/25 13:53:10   1256s] 
[12/25 13:53:10   1256s] *** Finish post-CTS Setup Fixing (cpu=0:00:18.8 real=0:00:11.0 mem=3311.3M) ***
[12/25 13:53:10   1256s] 
[12/25 13:53:10   1256s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2702082.1
[12/25 13:53:10   1256s] Total-nets :: 118293, Stn-nets :: 11, ratio :: 0.00929894 %
[12/25 13:53:10   1257s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3199.1M, EPOCH TIME: 1671997990.632637
[12/25 13:53:10   1257s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.022, REAL:0.022, MEM:3006.1M, EPOCH TIME: 1671997990.654605
[12/25 13:53:10   1257s] TotalInstCnt at PhyDesignMc Destruction: 115,094
[12/25 13:53:10   1257s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.10
[12/25 13:53:10   1257s] *** WnsOpt #1 [finish] : cpu/real = 0:00:23.9/0:00:15.5 (1.5), totSession cpu/real = 0:20:57.0/0:10:35.7 (2.0), mem = 3006.1M
[12/25 13:53:10   1257s] 
[12/25 13:53:10   1257s] =============================================================================================
[12/25 13:53:10   1257s]  Step TAT Report for WnsOpt #1                                                  21.10-p004_1
[12/25 13:53:10   1257s] =============================================================================================
[12/25 13:53:10   1257s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:53:10   1257s] ---------------------------------------------------------------------------------------------
[12/25 13:53:10   1257s] [ SlackTraversorInit     ]      2   0:00:02.7  (  17.5 % )     0:00:02.7 /  0:00:04.2    1.5
[12/25 13:53:10   1257s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:53:10   1257s] [ PlacerInterfaceInit    ]      1   0:00:00.9  (   5.6 % )     0:00:00.9 /  0:00:01.4    1.6
[12/25 13:53:10   1257s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   3.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/25 13:53:10   1257s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:53:10   1257s] [ TransformInit          ]      1   0:00:03.2  (  20.7 % )     0:00:03.2 /  0:00:03.2    1.0
[12/25 13:53:10   1257s] [ OptimizationStep       ]      1   0:00:00.6  (   3.6 % )     0:00:01.4 /  0:00:01.8    1.4
[12/25 13:53:10   1257s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.8 /  0:00:01.3    1.6
[12/25 13:53:10   1257s] [ OptGetWeight           ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/25 13:53:10   1257s] [ OptEval                ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    2.3
[12/25 13:53:10   1257s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:53:10   1257s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.2
[12/25 13:53:10   1257s] [ IncrDelayCalc          ]     20   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.7
[12/25 13:53:10   1257s] [ SetupOptGetWorkingSet  ]      6   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.4    1.2
[12/25 13:53:10   1257s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:53:10   1257s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    3.4
[12/25 13:53:10   1257s] [ RefinePlace            ]      1   0:00:04.0  (  25.5 % )     0:00:04.0 /  0:00:05.5    1.4
[12/25 13:53:10   1257s] [ IncrTimingUpdate       ]      6   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.5    1.9
[12/25 13:53:10   1257s] [ MISC                   ]          0:00:02.9  (  18.7 % )     0:00:02.9 /  0:00:07.3    2.5
[12/25 13:53:10   1257s] ---------------------------------------------------------------------------------------------
[12/25 13:53:10   1257s]  WnsOpt #1 TOTAL                    0:00:15.5  ( 100.0 % )     0:00:15.5 /  0:00:23.9    1.5
[12/25 13:53:10   1257s] ---------------------------------------------------------------------------------------------
[12/25 13:53:10   1257s] 
[12/25 13:53:10   1257s] End: GigaOpt nonLegal postEco optimization
[12/25 13:53:10   1257s] **INFO: Flow update: Design timing is met.
[12/25 13:53:10   1257s] OPERPROF: Starting checkPlace at level 1, MEM:3006.1M, EPOCH TIME: 1671997990.713491
[12/25 13:53:10   1257s] z: 2, totalTracks: 1
[12/25 13:53:10   1257s] z: 4, totalTracks: 1
[12/25 13:53:10   1257s] z: 6, totalTracks: 1
[12/25 13:53:10   1257s] z: 8, totalTracks: 1
[12/25 13:53:10   1257s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3006.1M, EPOCH TIME: 1671997990.770322
[12/25 13:53:10   1257s] 
[12/25 13:53:10   1257s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:53:10   1257s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.092, REAL:0.093, MEM:3006.1M, EPOCH TIME: 1671997990.862976
[12/25 13:53:10   1257s] Begin checking placement ... (start mem=3006.1M, init mem=3006.1M)
[12/25 13:53:11   1257s] 
[12/25 13:53:11   1257s] Running CheckPlace using 4 threads!...
[12/25 13:53:11   1259s] 
[12/25 13:53:11   1259s] ...checkPlace MT is done!
[12/25 13:53:11   1259s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3007.6M, EPOCH TIME: 1671997991.612515
[12/25 13:53:11   1259s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.057, REAL:0.057, MEM:3007.6M, EPOCH TIME: 1671997991.669693
[12/25 13:53:11   1259s] *info: Placed = 127094         (Fixed = 12358)
[12/25 13:53:11   1259s] *info: Unplaced = 0           
[12/25 13:53:11   1259s] Placement Density:83.49%(522556/625920)
[12/25 13:53:11   1259s] Placement Density (including fixed std cells):83.85%(536636/640000)
[12/25 13:53:11   1259s] All LLGs are deleted
[12/25 13:53:11   1259s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3007.6M, EPOCH TIME: 1671997991.702876
[12/25 13:53:11   1259s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.041, REAL:0.041, MEM:3007.6M, EPOCH TIME: 1671997991.743903
[12/25 13:53:11   1259s] Finished checkPlace (total: cpu=0:00:02.3, real=0:00:01.0; vio checks: cpu=0:00:02.0, real=0:00:01.0; mem=3007.6M)
[12/25 13:53:11   1259s] OPERPROF: Finished checkPlace at level 1, CPU:2.260, REAL:1.034, MEM:3007.6M, EPOCH TIME: 1671997991.747351
[12/25 13:53:11   1259s] #optDebug: fT-D <X 1 0 0 0>
[12/25 13:53:11   1259s] Register exp ratio and priority group on 0 nets on 118293 nets : 
[12/25 13:53:12   1260s] 
[12/25 13:53:12   1260s] Active setup views:
[12/25 13:53:12   1260s]  slowView
[12/25 13:53:12   1260s]   Dominating endpoints: 0
[12/25 13:53:12   1260s]   Dominating TNS: -0.000
[12/25 13:53:12   1260s] 
[12/25 13:53:13   1261s] Extraction called for design 'toplevel_498' of instances=127094 and nets=121927 using extraction engine 'preRoute' .
[12/25 13:53:13   1261s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/25 13:53:13   1261s] Type 'man IMPEXT-3530' for more detail.
[12/25 13:53:13   1261s] PreRoute RC Extraction called for design toplevel_498.
[12/25 13:53:13   1261s] RC Extraction called in multi-corner(1) mode.
[12/25 13:53:13   1261s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/25 13:53:13   1261s] Type 'man IMPEXT-6197' for more detail.
[12/25 13:53:13   1261s] RCMode: PreRoute
[12/25 13:53:13   1261s]       RC Corner Indexes            0   
[12/25 13:53:13   1261s] Capacitance Scaling Factor   : 1.00000 
[12/25 13:53:13   1261s] Resistance Scaling Factor    : 1.00000 
[12/25 13:53:13   1261s] Clock Cap. Scaling Factor    : 1.00000 
[12/25 13:53:13   1261s] Clock Res. Scaling Factor    : 1.00000 
[12/25 13:53:13   1261s] Shrink Factor                : 1.00000
[12/25 13:53:13   1261s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/25 13:53:13   1261s] RC Grid backup saved.
[12/25 13:53:14   1261s] LayerId::1 widthSet size::1
[12/25 13:53:14   1261s] LayerId::2 widthSet size::1
[12/25 13:53:14   1261s] LayerId::3 widthSet size::1
[12/25 13:53:14   1261s] LayerId::4 widthSet size::1
[12/25 13:53:14   1261s] LayerId::5 widthSet size::1
[12/25 13:53:14   1261s] LayerId::6 widthSet size::1
[12/25 13:53:14   1261s] LayerId::7 widthSet size::1
[12/25 13:53:14   1261s] LayerId::8 widthSet size::1
[12/25 13:53:14   1261s] LayerId::9 widthSet size::1
[12/25 13:53:14   1261s] Skipped RC grid update for preRoute extraction.
[12/25 13:53:14   1261s] eee: pegSigSF::1.070000
[12/25 13:53:14   1261s] Initializing multi-corner resistance tables ...
[12/25 13:53:14   1261s] eee: l::1 avDens::0.107318 usedTrk::17600.100000 availTrk::164000.000000 sigTrk::17600.100000
[12/25 13:53:14   1261s] eee: l::2 avDens::0.270379 usedTrk::43233.627552 availTrk::159900.000000 sigTrk::43233.627552
[12/25 13:53:14   1261s] eee: l::3 avDens::0.345626 usedTrk::55300.225046 availTrk::160000.000000 sigTrk::55300.225046
[12/25 13:53:14   1261s] eee: l::4 avDens::0.160161 usedTrk::25561.683243 availTrk::159600.000000 sigTrk::25561.683243
[12/25 13:53:14   1261s] eee: l::5 avDens::0.129300 usedTrk::19976.865000 availTrk::154500.000000 sigTrk::19976.865000
[12/25 13:53:14   1261s] eee: l::6 avDens::0.042577 usedTrk::3499.791001 availTrk::82200.000000 sigTrk::3499.791001
[12/25 13:53:14   1261s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:53:14   1261s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:53:14   1261s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:53:14   1261s] {RT default_rc_corner 0 6 6 0}
[12/25 13:53:14   1261s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.273327 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.852800 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/25 13:53:14   1262s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 3093.941M)
[12/25 13:53:14   1262s] Starting delay calculation for Setup views
[12/25 13:53:14   1262s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/25 13:53:14   1262s] #################################################################################
[12/25 13:53:14   1262s] # Design Stage: PreRoute
[12/25 13:53:14   1262s] # Design Name: toplevel_498
[12/25 13:53:14   1262s] # Design Mode: 90nm
[12/25 13:53:14   1262s] # Analysis Mode: MMMC Non-OCV 
[12/25 13:53:14   1262s] # Parasitics Mode: No SPEF/RCDB 
[12/25 13:53:14   1262s] # Signoff Settings: SI Off 
[12/25 13:53:14   1262s] #################################################################################
[12/25 13:53:16   1267s] Topological Sorting (REAL = 0:00:01.0, MEM = 3067.9M, InitMEM = 3067.9M)
[12/25 13:53:16   1268s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/25 13:53:16   1268s] Calculate delays in BcWc mode...
[12/25 13:53:16   1268s] Start delay calculation (fullDC) (4 T). (MEM=3067.94)
[12/25 13:53:17   1269s] End AAE Lib Interpolated Model. (MEM=3080.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:53:23   1291s] Total number of fetched objects 118364
[12/25 13:53:23   1292s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/25 13:53:23   1292s] End delay calculation. (MEM=3120.74 CPU=0:00:19.8 REAL=0:00:05.0)
[12/25 13:53:23   1292s] End delay calculation (fullDC). (MEM=3120.74 CPU=0:00:23.9 REAL=0:00:07.0)
[12/25 13:53:23   1292s] *** CDM Built up (cpu=0:00:29.9  real=0:00:09.0  mem= 3120.7M) ***
[12/25 13:53:24   1295s] *** Done Building Timing Graph (cpu=0:00:33.3 real=0:00:10.0 totSessionCpu=0:21:36 mem=3151.7M)
[12/25 13:53:25   1296s] Started Early Global Route kernel ( Curr Mem: 3151.74 MB )
[12/25 13:53:25   1296s] (I)      ==================== Layers =====================
[12/25 13:53:25   1296s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:53:25   1296s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 13:53:25   1296s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:53:25   1296s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 13:53:25   1296s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 13:53:25   1296s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 13:53:25   1296s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 13:53:25   1296s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 13:53:25   1296s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 13:53:25   1296s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 13:53:25   1296s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 13:53:25   1296s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 13:53:25   1296s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 13:53:25   1296s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 13:53:25   1296s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 13:53:25   1296s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 13:53:25   1296s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 13:53:25   1296s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 13:53:25   1296s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 13:53:25   1296s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 13:53:25   1296s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:53:25   1296s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 13:53:25   1296s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 13:53:25   1296s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 13:53:25   1296s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 13:53:25   1296s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 13:53:25   1296s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:53:25   1296s] (I)      Started Import and model ( Curr Mem: 3151.74 MB )
[12/25 13:53:25   1296s] (I)      Default power domain name = toplevel_498
[12/25 13:53:25   1296s] .== Non-default Options ==
[12/25 13:53:25   1297s] (I)      Build term to term wires                           : false
[12/25 13:53:25   1297s] (I)      Maximum routing layer                              : 6
[12/25 13:53:25   1297s] (I)      Number of threads                                  : 4
[12/25 13:53:25   1297s] (I)      Method to set GCell size                           : row
[12/25 13:53:25   1297s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/25 13:53:25   1297s] (I)      Use row-based GCell size
[12/25 13:53:25   1297s] (I)      Use row-based GCell align
[12/25 13:53:25   1297s] (I)      layer 0 area = 168000
[12/25 13:53:25   1297s] (I)      layer 1 area = 208000
[12/25 13:53:25   1297s] (I)      layer 2 area = 208000
[12/25 13:53:25   1297s] (I)      layer 3 area = 208000
[12/25 13:53:25   1297s] (I)      layer 4 area = 208000
[12/25 13:53:25   1297s] (I)      layer 5 area = 208000
[12/25 13:53:25   1297s] (I)      GCell unit size   : 4000
[12/25 13:53:25   1297s] (I)      GCell multiplier  : 1
[12/25 13:53:25   1297s] (I)      GCell row height  : 4000
[12/25 13:53:25   1297s] (I)      Actual row height : 4000
[12/25 13:53:25   1297s] (I)      GCell align ref   : 0 0
[12/25 13:53:25   1297s] [NR-eGR] Track table information for default rule: 
[12/25 13:53:25   1297s] [NR-eGR] M1 has no routable track
[12/25 13:53:25   1297s] [NR-eGR] M2 has single uniform track structure
[12/25 13:53:25   1297s] [NR-eGR] M3 has single uniform track structure
[12/25 13:53:25   1297s] [NR-eGR] M4 has single uniform track structure
[12/25 13:53:25   1297s] [NR-eGR] M5 has single uniform track structure
[12/25 13:53:25   1297s] [NR-eGR] M6 has single uniform track structure
[12/25 13:53:25   1297s] (I)      =============== Default via ================
[12/25 13:53:25   1297s] (I)      +---+------------------+-------------------+
[12/25 13:53:25   1297s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/25 13:53:25   1297s] (I)      +---+------------------+-------------------+
[12/25 13:53:25   1297s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/25 13:53:25   1297s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/25 13:53:25   1297s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/25 13:53:25   1297s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/25 13:53:25   1297s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/25 13:53:25   1297s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/25 13:53:25   1297s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/25 13:53:25   1297s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/25 13:53:25   1297s] (I)      +---+------------------+-------------------+
[12/25 13:53:25   1297s] [NR-eGR] Read 16854 PG shapes
[12/25 13:53:25   1297s] [NR-eGR] Read 0 clock shapes
[12/25 13:53:25   1297s] [NR-eGR] Read 0 other shapes
[12/25 13:53:25   1297s] [NR-eGR] #Routing Blockages  : 0
[12/25 13:53:25   1297s] [NR-eGR] #Instance Blockages : 0
[12/25 13:53:25   1297s] [NR-eGR] #PG Blockages       : 16854
[12/25 13:53:25   1297s] [NR-eGR] #Halo Blockages     : 0
[12/25 13:53:25   1297s] [NR-eGR] #Boundary Blockages : 0
[12/25 13:53:25   1297s] [NR-eGR] #Clock Blockages    : 0
[12/25 13:53:25   1297s] [NR-eGR] #Other Blockages    : 0
[12/25 13:53:25   1297s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/25 13:53:25   1297s] [NR-eGR] Num Prerouted Nets = 359  Num Prerouted Wires = 75222
[12/25 13:53:25   1297s] [NR-eGR] Read 118293 nets ( ignored 359 )
[12/25 13:53:25   1297s] (I)      early_global_route_priority property id does not exist.
[12/25 13:53:25   1297s] (I)      Read Num Blocks=16854  Num Prerouted Wires=75222  Num CS=0
[12/25 13:53:25   1297s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 38669
[12/25 13:53:25   1297s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 32174
[12/25 13:53:26   1297s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 4352
[12/25 13:53:26   1297s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 27
[12/25 13:53:26   1297s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/25 13:53:26   1297s] (I)      Number of ignored nets                =    359
[12/25 13:53:26   1297s] (I)      Number of connected nets              =      0
[12/25 13:53:26   1297s] (I)      Number of fixed nets                  =    359.  Ignored: Yes
[12/25 13:53:26   1297s] (I)      Number of clock nets                  =    359.  Ignored: No
[12/25 13:53:26   1297s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/25 13:53:26   1297s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/25 13:53:26   1297s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/25 13:53:26   1297s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/25 13:53:26   1297s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/25 13:53:26   1297s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/25 13:53:26   1297s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/25 13:53:26   1297s] (I)      Ndr track 0 does not exist
[12/25 13:53:26   1297s] (I)      Ndr track 0 does not exist
[12/25 13:53:26   1297s] (I)      ---------------------Grid Graph Info--------------------
[12/25 13:53:26   1297s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/25 13:53:26   1297s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/25 13:53:26   1297s] (I)      Site width          :   400  (dbu)
[12/25 13:53:26   1297s] (I)      Row height          :  4000  (dbu)
[12/25 13:53:26   1297s] (I)      GCell row height    :  4000  (dbu)
[12/25 13:53:26   1297s] (I)      GCell width         :  4000  (dbu)
[12/25 13:53:26   1297s] (I)      GCell height        :  4000  (dbu)
[12/25 13:53:26   1297s] (I)      Grid                :   400   400     6
[12/25 13:53:26   1297s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/25 13:53:26   1297s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/25 13:53:26   1297s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/25 13:53:26   1297s] (I)      Default wire width  :   180   200   200   200   200   200
[12/25 13:53:26   1297s] (I)      Default wire space  :   180   200   200   200   200   200
[12/25 13:53:26   1297s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/25 13:53:26   1297s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/25 13:53:26   1297s] (I)      First track coord   :     0   200   200   200   200   200
[12/25 13:53:26   1297s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/25 13:53:26   1297s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/25 13:53:26   1297s] (I)      Num of masks        :     1     1     1     1     1     1
[12/25 13:53:26   1297s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/25 13:53:26   1297s] (I)      --------------------------------------------------------
[12/25 13:53:26   1297s] 
[12/25 13:53:26   1297s] [NR-eGR] ============ Routing rule table ============
[12/25 13:53:26   1297s] [NR-eGR] Rule id: 0  Nets: 117934
[12/25 13:53:26   1297s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/25 13:53:26   1297s] (I)                    Layer    2    3    4    5    6 
[12/25 13:53:26   1297s] (I)                    Pitch  400  400  400  400  400 
[12/25 13:53:26   1297s] (I)             #Used tracks    1    1    1    1    1 
[12/25 13:53:26   1297s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:53:26   1297s] [NR-eGR] Rule id: 1  Nets: 0
[12/25 13:53:26   1297s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/25 13:53:26   1297s] (I)                    Layer    2    3    4    5    6 
[12/25 13:53:26   1297s] (I)                    Pitch  800  800  800  800  800 
[12/25 13:53:26   1297s] (I)             #Used tracks    2    2    2    2    2 
[12/25 13:53:26   1297s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:53:26   1297s] [NR-eGR] ========================================
[12/25 13:53:26   1297s] [NR-eGR] 
[12/25 13:53:26   1297s] (I)      =============== Blocked Tracks ===============
[12/25 13:53:26   1297s] (I)      +-------+---------+----------+---------------+
[12/25 13:53:26   1297s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/25 13:53:26   1297s] (I)      +-------+---------+----------+---------------+
[12/25 13:53:26   1297s] (I)      |     1 |       0 |        0 |         0.00% |
[12/25 13:53:26   1297s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/25 13:53:26   1297s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/25 13:53:26   1297s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/25 13:53:26   1297s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/25 13:53:26   1297s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/25 13:53:26   1297s] (I)      +-------+---------+----------+---------------+
[12/25 13:53:26   1297s] (I)      Finished Import and model ( CPU: 0.90 sec, Real: 0.90 sec, Curr Mem: 3151.74 MB )
[12/25 13:53:26   1297s] (I)      Reset routing kernel
[12/25 13:53:26   1297s] (I)      Started Global Routing ( Curr Mem: 3151.74 MB )
[12/25 13:53:26   1297s] (I)      totalPins=428104  totalGlobalPin=416177 (97.21%)
[12/25 13:53:26   1297s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/25 13:53:26   1297s] [NR-eGR] Layer group 1: route 117934 net(s) in layer range [2, 6]
[12/25 13:53:26   1297s] (I)      
[12/25 13:53:26   1297s] (I)      ============  Phase 1a Route ============
[12/25 13:53:26   1298s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/25 13:53:26   1298s] (I)      Usage: 1353315 = (699324 H, 653991 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:53:26   1298s] (I)      
[12/25 13:53:26   1298s] (I)      ============  Phase 1b Route ============
[12/25 13:53:26   1298s] (I)      Usage: 1353355 = (699334 H, 654021 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:53:26   1298s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.706710e+06um
[12/25 13:53:26   1298s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/25 13:53:26   1298s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/25 13:53:26   1298s] (I)      
[12/25 13:53:26   1298s] (I)      ============  Phase 1c Route ============
[12/25 13:53:26   1298s] (I)      Level2 Grid: 80 x 80
[12/25 13:53:26   1298s] (I)      Usage: 1353355 = (699334 H, 654021 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:53:26   1298s] (I)      
[12/25 13:53:26   1298s] (I)      ============  Phase 1d Route ============
[12/25 13:53:27   1299s] (I)      Usage: 1353353 = (699305 H, 654048 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:53:27   1299s] (I)      
[12/25 13:53:27   1299s] (I)      ============  Phase 1e Route ============
[12/25 13:53:27   1299s] (I)      Usage: 1353353 = (699305 H, 654048 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:53:27   1299s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.706706e+06um
[12/25 13:53:27   1299s] (I)      
[12/25 13:53:27   1299s] (I)      ============  Phase 1l Route ============
[12/25 13:53:27   1300s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/25 13:53:27   1300s] (I)      Layer  2:    1586783    603234        37           0     1596000    ( 0.00%) 
[12/25 13:53:27   1300s] (I)      Layer  3:    1586081    641741        44           0     1596000    ( 0.00%) 
[12/25 13:53:27   1300s] (I)      Layer  4:    1586783    307189         0           0     1596000    ( 0.00%) 
[12/25 13:53:27   1300s] (I)      Layer  5:    1564328    199590       155           0     1596000    ( 0.00%) 
[12/25 13:53:27   1300s] (I)      Layer  6:    1596000     34990         0           0     1596000    ( 0.00%) 
[12/25 13:53:27   1300s] (I)      Total:       7919975   1786744       236           0     7980000    ( 0.00%) 
[12/25 13:53:27   1300s] (I)      
[12/25 13:53:27   1300s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/25 13:53:27   1300s] [NR-eGR]                        OverCon           OverCon            
[12/25 13:53:27   1300s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/25 13:53:27   1300s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/25 13:53:27   1300s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:53:27   1300s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:53:27   1300s] [NR-eGR]      M2 ( 2)        36( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/25 13:53:27   1300s] [NR-eGR]      M3 ( 3)        37( 0.02%)         1( 0.00%)   ( 0.02%) 
[12/25 13:53:27   1300s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:53:27   1300s] [NR-eGR]      M5 ( 5)       112( 0.07%)         6( 0.00%)   ( 0.07%) 
[12/25 13:53:27   1300s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:53:27   1300s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:53:27   1300s] [NR-eGR]        Total       185( 0.02%)         7( 0.00%)   ( 0.02%) 
[12/25 13:53:27   1300s] [NR-eGR] 
[12/25 13:53:27   1300s] (I)      Finished Global Routing ( CPU: 2.44 sec, Real: 1.57 sec, Curr Mem: 3196.74 MB )
[12/25 13:53:27   1300s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/25 13:53:27   1300s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/25 13:53:27   1300s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.38 sec, Real: 2.52 sec, Curr Mem: 3196.74 MB )
[12/25 13:53:27   1300s] (I)      ======================================== Runtime Summary ========================================
[12/25 13:53:27   1300s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/25 13:53:27   1300s] (I)      -------------------------------------------------------------------------------------------------
[12/25 13:53:27   1300s] (I)       Early Global Route kernel                   100.00%  499.76 sec  502.28 sec  2.52 sec  3.38 sec 
[12/25 13:53:27   1300s] (I)       +-Import and model                           35.92%  499.77 sec  500.67 sec  0.90 sec  0.90 sec 
[12/25 13:53:27   1300s] (I)       | +-Create place DB                          21.20%  499.77 sec  500.30 sec  0.53 sec  0.53 sec 
[12/25 13:53:27   1300s] (I)       | | +-Import place data                      21.19%  499.77 sec  500.30 sec  0.53 sec  0.53 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Read instances and placement          6.19%  499.77 sec  499.92 sec  0.16 sec  0.15 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Read nets                            15.00%  499.92 sec  500.30 sec  0.38 sec  0.38 sec 
[12/25 13:53:27   1300s] (I)       | +-Create route DB                          13.24%  500.30 sec  500.63 sec  0.33 sec  0.33 sec 
[12/25 13:53:27   1300s] (I)       | | +-Import route data (4T)                 13.23%  500.30 sec  500.63 sec  0.33 sec  0.33 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.14%  500.31 sec  500.33 sec  0.03 sec  0.03 sec 
[12/25 13:53:27   1300s] (I)       | | | | +-Read routing blockages              0.00%  500.31 sec  500.31 sec  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)       | | | | +-Read instance blockages             1.04%  500.31 sec  500.33 sec  0.03 sec  0.03 sec 
[12/25 13:53:27   1300s] (I)       | | | | +-Read PG blockages                   0.08%  500.33 sec  500.33 sec  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)       | | | | +-Read clock blockages                0.00%  500.33 sec  500.33 sec  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)       | | | | +-Read other blockages                0.00%  500.33 sec  500.33 sec  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)       | | | | +-Read boundary cut boxes             0.00%  500.33 sec  500.33 sec  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Read blackboxes                       0.00%  500.33 sec  500.33 sec  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Read prerouted                        4.36%  500.33 sec  500.44 sec  0.11 sec  0.11 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Read unlegalized nets                 1.07%  500.44 sec  500.47 sec  0.03 sec  0.03 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Read nets                             1.61%  500.47 sec  500.51 sec  0.04 sec  0.04 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Set up via pillars                    0.07%  500.52 sec  500.53 sec  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Initialize 3D grid graph              0.06%  500.53 sec  500.54 sec  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Model blockage capacity               3.38%  500.54 sec  500.62 sec  0.08 sec  0.08 sec 
[12/25 13:53:27   1300s] (I)       | | | | +-Initialize 3D capacity              3.27%  500.54 sec  500.62 sec  0.08 sec  0.08 sec 
[12/25 13:53:27   1300s] (I)       | +-Read aux data                             0.00%  500.63 sec  500.63 sec  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)       | +-Others data preparation                   0.44%  500.63 sec  500.64 sec  0.01 sec  0.01 sec 
[12/25 13:53:27   1300s] (I)       | +-Create route kernel                       0.20%  500.64 sec  500.65 sec  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)       +-Global Routing                             62.30%  500.67 sec  502.24 sec  1.57 sec  2.44 sec 
[12/25 13:53:27   1300s] (I)       | +-Initialization                            1.31%  500.67 sec  500.70 sec  0.03 sec  0.03 sec 
[12/25 13:53:27   1300s] (I)       | +-Net group 1                              59.61%  500.71 sec  502.21 sec  1.50 sec  2.37 sec 
[12/25 13:53:27   1300s] (I)       | | +-Generate topology (4T)                  2.88%  500.71 sec  500.78 sec  0.07 sec  0.15 sec 
[12/25 13:53:27   1300s] (I)       | | +-Phase 1a                               20.38%  500.81 sec  501.32 sec  0.51 sec  0.87 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Pattern routing (4T)                 14.79%  500.81 sec  501.18 sec  0.37 sec  0.73 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.82%  501.18 sec  501.25 sec  0.07 sec  0.07 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Add via demand to 2D                  2.75%  501.25 sec  501.32 sec  0.07 sec  0.07 sec 
[12/25 13:53:27   1300s] (I)       | | +-Phase 1b                                5.96%  501.32 sec  501.47 sec  0.15 sec  0.19 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Monotonic routing (4T)                5.87%  501.32 sec  501.47 sec  0.15 sec  0.19 sec 
[12/25 13:53:27   1300s] (I)       | | +-Phase 1c                                1.29%  501.47 sec  501.50 sec  0.03 sec  0.03 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Two level Routing                     1.29%  501.47 sec  501.50 sec  0.03 sec  0.03 sec 
[12/25 13:53:27   1300s] (I)       | | | | +-Two Level Routing (Regular)         0.89%  501.47 sec  501.49 sec  0.02 sec  0.02 sec 
[12/25 13:53:27   1300s] (I)       | | | | +-Two Level Routing (Strong)          0.31%  501.49 sec  501.50 sec  0.01 sec  0.01 sec 
[12/25 13:53:27   1300s] (I)       | | +-Phase 1d                               13.47%  501.50 sec  501.84 sec  0.34 sec  0.34 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Detoured routing                     13.46%  501.50 sec  501.84 sec  0.34 sec  0.34 sec 
[12/25 13:53:27   1300s] (I)       | | +-Phase 1e                                0.03%  501.84 sec  501.84 sec  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Route legalization                    0.00%  501.84 sec  501.84 sec  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)       | | +-Phase 1l                               14.50%  501.84 sec  502.21 sec  0.36 sec  0.76 sec 
[12/25 13:53:27   1300s] (I)       | | | +-Layer assignment (4T)                14.07%  501.85 sec  502.21 sec  0.35 sec  0.75 sec 
[12/25 13:53:27   1300s] (I)       | +-Clean cong LA                             0.00%  502.21 sec  502.21 sec  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)       +-Export 3D cong map                          1.20%  502.24 sec  502.27 sec  0.03 sec  0.03 sec 
[12/25 13:53:27   1300s] (I)       | +-Export 2D cong map                        0.16%  502.26 sec  502.27 sec  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)      ======================= Summary by functions ========================
[12/25 13:53:27   1300s] (I)       Lv  Step                                      %      Real       CPU 
[12/25 13:53:27   1300s] (I)      ---------------------------------------------------------------------
[12/25 13:53:27   1300s] (I)        0  Early Global Route kernel           100.00%  2.52 sec  3.38 sec 
[12/25 13:53:27   1300s] (I)        1  Global Routing                       62.30%  1.57 sec  2.44 sec 
[12/25 13:53:27   1300s] (I)        1  Import and model                     35.92%  0.90 sec  0.90 sec 
[12/25 13:53:27   1300s] (I)        1  Export 3D cong map                    1.20%  0.03 sec  0.03 sec 
[12/25 13:53:27   1300s] (I)        2  Net group 1                          59.61%  1.50 sec  2.37 sec 
[12/25 13:53:27   1300s] (I)        2  Create place DB                      21.20%  0.53 sec  0.53 sec 
[12/25 13:53:27   1300s] (I)        2  Create route DB                      13.24%  0.33 sec  0.33 sec 
[12/25 13:53:27   1300s] (I)        2  Initialization                        1.31%  0.03 sec  0.03 sec 
[12/25 13:53:27   1300s] (I)        2  Others data preparation               0.44%  0.01 sec  0.01 sec 
[12/25 13:53:27   1300s] (I)        2  Create route kernel                   0.20%  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)        2  Export 2D cong map                    0.16%  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)        3  Import place data                    21.19%  0.53 sec  0.53 sec 
[12/25 13:53:27   1300s] (I)        3  Phase 1a                             20.38%  0.51 sec  0.87 sec 
[12/25 13:53:27   1300s] (I)        3  Phase 1l                             14.50%  0.36 sec  0.76 sec 
[12/25 13:53:27   1300s] (I)        3  Phase 1d                             13.47%  0.34 sec  0.34 sec 
[12/25 13:53:27   1300s] (I)        3  Import route data (4T)               13.23%  0.33 sec  0.33 sec 
[12/25 13:53:27   1300s] (I)        3  Phase 1b                              5.96%  0.15 sec  0.19 sec 
[12/25 13:53:27   1300s] (I)        3  Generate topology (4T)                2.88%  0.07 sec  0.15 sec 
[12/25 13:53:27   1300s] (I)        3  Phase 1c                              1.29%  0.03 sec  0.03 sec 
[12/25 13:53:27   1300s] (I)        3  Phase 1e                              0.03%  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)        4  Read nets                            16.61%  0.42 sec  0.42 sec 
[12/25 13:53:27   1300s] (I)        4  Pattern routing (4T)                 14.79%  0.37 sec  0.73 sec 
[12/25 13:53:27   1300s] (I)        4  Layer assignment (4T)                14.07%  0.35 sec  0.75 sec 
[12/25 13:53:27   1300s] (I)        4  Detoured routing                     13.46%  0.34 sec  0.34 sec 
[12/25 13:53:27   1300s] (I)        4  Read instances and placement          6.19%  0.16 sec  0.15 sec 
[12/25 13:53:27   1300s] (I)        4  Monotonic routing (4T)                5.87%  0.15 sec  0.19 sec 
[12/25 13:53:27   1300s] (I)        4  Read prerouted                        4.36%  0.11 sec  0.11 sec 
[12/25 13:53:27   1300s] (I)        4  Model blockage capacity               3.38%  0.08 sec  0.08 sec 
[12/25 13:53:27   1300s] (I)        4  Pattern Routing Avoiding Blockages    2.82%  0.07 sec  0.07 sec 
[12/25 13:53:27   1300s] (I)        4  Add via demand to 2D                  2.75%  0.07 sec  0.07 sec 
[12/25 13:53:27   1300s] (I)        4  Two level Routing                     1.29%  0.03 sec  0.03 sec 
[12/25 13:53:27   1300s] (I)        4  Read blockages ( Layer 2-6 )          1.14%  0.03 sec  0.03 sec 
[12/25 13:53:27   1300s] (I)        4  Read unlegalized nets                 1.07%  0.03 sec  0.03 sec 
[12/25 13:53:27   1300s] (I)        4  Set up via pillars                    0.07%  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)        4  Initialize 3D grid graph              0.06%  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)        5  Initialize 3D capacity                3.27%  0.08 sec  0.08 sec 
[12/25 13:53:27   1300s] (I)        5  Read instance blockages               1.04%  0.03 sec  0.03 sec 
[12/25 13:53:27   1300s] (I)        5  Two Level Routing (Regular)           0.89%  0.02 sec  0.02 sec 
[12/25 13:53:27   1300s] (I)        5  Two Level Routing (Strong)            0.31%  0.01 sec  0.01 sec 
[12/25 13:53:27   1300s] (I)        5  Read PG blockages                     0.08%  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/25 13:53:27   1300s] OPERPROF: Starting HotSpotCal at level 1, MEM:3196.7M, EPOCH TIME: 1671998007.698498
[12/25 13:53:27   1300s] [hotspot] +------------+---------------+---------------+
[12/25 13:53:27   1300s] [hotspot] |            |   max hotspot | total hotspot |
[12/25 13:53:27   1300s] [hotspot] +------------+---------------+---------------+
[12/25 13:53:27   1300s] [hotspot] | normalized |          0.00 |          0.00 |
[12/25 13:53:27   1300s] [hotspot] +------------+---------------+---------------+
[12/25 13:53:27   1300s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/25 13:53:27   1300s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/25 13:53:27   1300s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.020, MEM:3196.7M, EPOCH TIME: 1671998007.718765
[12/25 13:53:27   1300s] [hotspot] Hotspot report including placement blocked areas
[12/25 13:53:27   1300s] OPERPROF: Starting HotSpotCal at level 1, MEM:3196.7M, EPOCH TIME: 1671998007.718962
[12/25 13:53:27   1300s] [hotspot] +------------+---------------+---------------+
[12/25 13:53:27   1300s] [hotspot] |            |   max hotspot | total hotspot |
[12/25 13:53:27   1300s] [hotspot] +------------+---------------+---------------+
[12/25 13:53:27   1300s] [hotspot] | normalized |          0.00 |          0.00 |
[12/25 13:53:27   1300s] [hotspot] +------------+---------------+---------------+
[12/25 13:53:27   1300s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/25 13:53:27   1300s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/25 13:53:27   1300s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.023, REAL:0.019, MEM:3196.7M, EPOCH TIME: 1671998007.738161
[12/25 13:53:27   1300s] Reported timing to dir ./timingReports
[12/25 13:53:27   1300s] **optDesign ... cpu = 0:05:08, real = 0:02:52, mem = 2661.3M, totSessionCpu=0:21:40 **
[12/25 13:53:27   1300s] All LLGs are deleted
[12/25 13:53:27   1300s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2980.7M, EPOCH TIME: 1671998007.817339
[12/25 13:53:27   1300s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2980.7M, EPOCH TIME: 1671998007.818090
[12/25 13:53:27   1300s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2980.7M, EPOCH TIME: 1671998007.864882
[12/25 13:53:27   1300s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2980.7M, EPOCH TIME: 1671998007.868836
[12/25 13:53:27   1300s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2980.7M, EPOCH TIME: 1671998007.873424
[12/25 13:53:27   1300s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.004, MEM:2980.7M, EPOCH TIME: 1671998007.877394
[12/25 13:53:27   1300s] Fast DP-INIT is on for default
[12/25 13:53:27   1300s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.037, MEM:2980.7M, EPOCH TIME: 1671998007.905990
[12/25 13:53:27   1300s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.105, REAL:0.092, MEM:2980.7M, EPOCH TIME: 1671998007.957374
[12/25 13:53:36   1309s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  31992  |  31992  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.486%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:05:17, real = 0:03:02, mem = 2662.0M, totSessionCpu=0:21:50 **
[12/25 13:53:37   1309s] 
[12/25 13:53:37   1309s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:53:37   1309s] Deleting Lib Analyzer.
[12/25 13:53:37   1309s] 
[12/25 13:53:37   1309s] TimeStamp Deleting Cell Server End ...
[12/25 13:53:37   1309s] *** Finished optDesign ***
[12/25 13:53:37   1309s] 
[12/25 13:53:37   1309s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:35 real=  0:03:57)
[12/25 13:53:37   1309s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:27.9 real=0:00:15.9)
[12/25 13:53:37   1309s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:50.0 real=0:00:23.8)
[12/25 13:53:37   1309s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:01:11 real=0:00:34.8)
[12/25 13:53:37   1309s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/25 13:53:37   1309s] Info: pop threads available for lower-level modules during optimization.
[12/25 13:53:37   1310s] Info: Destroy the CCOpt slew target map.
[12/25 13:53:37   1310s] clean pInstBBox. size 0
[12/25 13:53:37   1310s] Set place::cacheFPlanSiteMark to 0
[12/25 13:53:37   1310s] All LLGs are deleted
[12/25 13:53:37   1310s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2980.6M, EPOCH TIME: 1671998017.061128
[12/25 13:53:37   1310s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:2980.6M, EPOCH TIME: 1671998017.064314
[12/25 13:53:37   1310s] 
[12/25 13:53:37   1310s] *** Summary of all messages that are not suppressed in this session:
[12/25 13:53:37   1310s] Severity  ID               Count  Summary                                  
[12/25 13:53:37   1310s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[12/25 13:53:37   1310s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[12/25 13:53:37   1310s] WARNING   IMPSP-5140           3  Global net connect rules have not been c...
[12/25 13:53:37   1310s] WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
[12/25 13:53:37   1310s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/25 13:53:37   1310s] WARNING   IMPSP-2035           6  Cell-to-preRoute spacing and short viola...
[12/25 13:53:37   1310s] WARNING   IMPCCOPT-1285        8  The lib cell '%s' specified in %s %s. %s...
[12/25 13:53:37   1310s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[12/25 13:53:37   1310s] WARNING   IMPCCOPT-2248        1  Clock %s has a source defined at module ...
[12/25 13:53:37   1310s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/25 13:53:37   1310s] WARNING   IMPPSP-1003         17  Found use of '%s'. This will continue to...
[12/25 13:53:37   1310s] *** Message Summary: 51 warning(s), 0 error(s)
[12/25 13:53:37   1310s] 
[12/25 13:53:37   1310s] *** ccopt_design #1 [finish] : cpu/real = 0:12:42.7/0:06:42.2 (1.9), totSession cpu/real = 0:21:50.0/0:11:02.1 (2.0), mem = 2980.6M
[12/25 13:53:37   1310s] 
[12/25 13:53:37   1310s] =============================================================================================
[12/25 13:53:37   1310s]  Final TAT Report for ccopt_design #1                                           21.10-p004_1
[12/25 13:53:37   1310s] =============================================================================================
[12/25 13:53:37   1310s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:53:37   1310s] ---------------------------------------------------------------------------------------------
[12/25 13:53:37   1310s] [ InitOpt                ]      1   0:00:37.7  (   9.4 % )     0:00:48.7 /  0:01:10.9    1.5
[12/25 13:53:37   1310s] [ WnsOpt                 ]      1   0:00:11.6  (   2.9 % )     0:00:15.5 /  0:00:23.9    1.5
[12/25 13:53:37   1310s] [ GlobalOpt              ]      1   0:00:15.5  (   3.9 % )     0:00:15.5 /  0:00:27.5    1.8
[12/25 13:53:37   1310s] [ DrvOpt                 ]      2   0:00:10.8  (   2.7 % )     0:00:10.8 /  0:00:17.9    1.7
[12/25 13:53:37   1310s] [ AreaOpt                ]      1   0:00:18.5  (   4.6 % )     0:00:22.0 /  0:00:47.7    2.2
[12/25 13:53:37   1310s] [ ViewPruning            ]      8   0:00:02.3  (   0.6 % )     0:00:02.3 /  0:00:02.3    1.0
[12/25 13:53:37   1310s] [ OptSummaryReport       ]      2   0:00:00.5  (   0.1 % )     0:00:20.3 /  0:00:43.0    2.1
[12/25 13:53:37   1310s] [ DrvReport              ]      2   0:00:05.3  (   1.3 % )     0:00:05.3 /  0:00:06.3    1.2
[12/25 13:53:37   1310s] [ CongRefineRouteType    ]      2   0:00:02.6  (   0.7 % )     0:00:02.6 /  0:00:02.9    1.1
[12/25 13:53:37   1310s] [ SlackTraversorInit     ]      6   0:00:04.8  (   1.2 % )     0:00:04.8 /  0:00:04.8    1.0
[12/25 13:53:37   1310s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/25 13:53:37   1310s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:53:37   1310s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:01.4    1.6
[12/25 13:53:37   1310s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:53:37   1310s] [ ReportTranViolation    ]      2   0:00:01.6  (   0.4 % )     0:00:01.6 /  0:00:01.6    1.0
[12/25 13:53:37   1310s] [ ReportCapViolation     ]      2   0:00:00.9  (   0.2 % )     0:00:00.9 /  0:00:01.4    1.6
[12/25 13:53:37   1310s] [ ReportFanoutViolation  ]      2   0:00:01.1  (   0.3 % )     0:00:01.1 /  0:00:01.0    1.0
[12/25 13:53:37   1310s] [ CheckPlace             ]      1   0:00:01.0  (   0.3 % )     0:00:01.0 /  0:00:02.3    2.2
[12/25 13:53:37   1310s] [ IncrReplace            ]      1   0:00:04.0  (   1.0 % )     0:00:04.0 /  0:00:07.0    1.8
[12/25 13:53:37   1310s] [ RefinePlace            ]      2   0:00:07.5  (   1.9 % )     0:00:07.5 /  0:00:10.5    1.4
[12/25 13:53:37   1310s] [ EarlyGlobalRoute       ]      7   0:00:20.2  (   5.0 % )     0:00:20.2 /  0:00:32.8    1.6
[12/25 13:53:37   1310s] [ DetailRoute            ]      1   0:00:41.7  (  10.4 % )     0:00:41.7 /  0:02:42.3    3.9
[12/25 13:53:37   1310s] [ ExtractRC              ]      5   0:00:05.2  (   1.3 % )     0:00:05.2 /  0:00:05.1    1.0
[12/25 13:53:37   1310s] [ TimingUpdate           ]      4   0:00:02.0  (   0.5 % )     0:00:19.4 /  0:01:04.0    3.3
[12/25 13:53:37   1310s] [ FullDelayCalc          ]      4   0:00:28.7  (   7.1 % )     0:00:28.7 /  0:01:34.1    3.3
[12/25 13:53:37   1310s] [ TimingReport           ]      2   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:01.2    2.1
[12/25 13:53:37   1310s] [ GenerateReports        ]      1   0:00:04.4  (   1.1 % )     0:00:04.4 /  0:00:04.4    1.0
[12/25 13:53:37   1310s] [ MISC                   ]          0:02:53.0  (  43.0 % )     0:02:53.0 /  0:04:30.2    1.6
[12/25 13:53:37   1310s] ---------------------------------------------------------------------------------------------
[12/25 13:53:37   1310s]  ccopt_design #1 TOTAL              0:06:42.2  ( 100.0 % )     0:06:42.2 /  0:12:42.7    1.9
[12/25 13:53:37   1310s] ---------------------------------------------------------------------------------------------
[12/25 13:53:37   1310s] 
[12/25 13:53:37   1310s] #% End ccopt_design (date=12/25 13:53:37, total cpu=0:12:43, real=0:06:43, peak res=2909.9M, current mem=2611.6M)
[12/25 13:53:37   1310s] <CMD> optDesign -postCTS
[12/25 13:53:37   1310s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2611.6M, totSessionCpu=0:21:50 **
[12/25 13:53:37   1310s] **INFO: User settings:
[12/25 13:53:37   1310s] setDesignMode -topRoutingLayer               M6
[12/25 13:53:37   1310s] setExtractRCMode -engine                     preRoute
[12/25 13:53:37   1310s] setUsefulSkewMode -ecoRoute                  false
[12/25 13:53:37   1310s] setDelayCalMode -enable_high_fanout          true
[12/25 13:53:37   1310s] setDelayCalMode -engine                      aae
[12/25 13:53:37   1310s] setDelayCalMode -ignoreNetLoad               false
[12/25 13:53:37   1310s] setDelayCalMode -socv_accuracy_mode          low
[12/25 13:53:37   1310s] setOptMode -activeHoldViews                  { fastView }
[12/25 13:53:37   1310s] setOptMode -activeSetupViews                 { slowView }
[12/25 13:53:37   1310s] setOptMode -allEndPoints                     true
[12/25 13:53:37   1310s] setOptMode -autoSetupViews                   { slowView}
[12/25 13:53:37   1310s] setOptMode -autoTDGRSetupViews               { slowView}
[12/25 13:53:37   1310s] setOptMode -drcMargin                        0
[12/25 13:53:37   1310s] setOptMode -effort                           high
[12/25 13:53:37   1310s] setOptMode -fixDrc                           true
[12/25 13:53:37   1310s] setOptMode -fixFanoutLoad                    true
[12/25 13:53:37   1310s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/25 13:53:37   1310s] setOptMode -leakagePowerEffort               none
[12/25 13:53:37   1310s] setOptMode -preserveAllSequential            false
[12/25 13:53:37   1310s] setOptMode -preserveAssertions               false
[12/25 13:53:37   1310s] setOptMode -setupTargetSlack                 0
[12/25 13:53:37   1310s] setPlaceMode -place_design_floorplan_mode    true
[12/25 13:53:37   1310s] setPlaceMode -place_global_clock_gate_aware  false
[12/25 13:53:37   1310s] setPlaceMode -place_global_cong_effort       high
[12/25 13:53:37   1310s] setPlaceMode -place_global_place_io_pins     false
[12/25 13:53:37   1310s] setPlaceMode -timingDriven                   true
[12/25 13:53:37   1310s] setAnalysisMode -analysisType                bcwc
[12/25 13:53:37   1310s] setAnalysisMode -checkType                   setup
[12/25 13:53:37   1310s] setAnalysisMode -clkSrcPath                  true
[12/25 13:53:37   1310s] setAnalysisMode -clockPropagation            sdcControl
[12/25 13:53:37   1310s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/25 13:53:37   1310s] setRouteMode -earlyGlobalMinRouteLayer       2
[12/25 13:53:37   1310s] 
[12/25 13:53:37   1310s] 
[12/25 13:53:37   1310s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:53:37   1310s] Summary for sequential cells identification: 
[12/25 13:53:37   1310s]   Identified SBFF number: 148
[12/25 13:53:37   1310s]   Identified MBFF number: 0
[12/25 13:53:37   1310s]   Identified SB Latch number: 0
[12/25 13:53:37   1310s]   Identified MB Latch number: 0
[12/25 13:53:37   1310s]   Not identified SBFF number: 0
[12/25 13:53:37   1310s]   Not identified MBFF number: 0
[12/25 13:53:37   1310s]   Not identified SB Latch number: 0
[12/25 13:53:37   1310s]   Not identified MB Latch number: 0
[12/25 13:53:37   1310s]   Number of sequential cells which are not FFs: 106
[12/25 13:53:37   1310s]  Visiting view : slowView
[12/25 13:53:37   1310s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:53:37   1310s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:53:37   1310s]  Visiting view : fastView
[12/25 13:53:37   1310s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:53:37   1310s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:53:37   1310s] TLC MultiMap info (StdDelay):
[12/25 13:53:37   1310s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:53:37   1310s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:53:37   1310s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:53:37   1310s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:53:37   1310s]  Setting StdDelay to: 15.6ps
[12/25 13:53:37   1310s] 
[12/25 13:53:37   1310s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:53:37   1310s] info: unfix 1 clock instance placement location
[12/25 13:53:37   1310s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/25 13:53:37   1310s] Need call spDPlaceInit before registerPrioInstLoc.
[12/25 13:53:37   1310s] [EEQ-INFO] #EEQ #Cell
[12/25 13:53:37   1310s] [EEQ-INFO] 1    868
[12/25 13:53:37   1310s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/25 13:53:37   1310s] *** optDesign #2 [begin] : totSession cpu/real = 0:21:50.2/0:11:02.3 (2.0), mem = 2935.6M
[12/25 13:53:37   1310s] *** InitOpt #3 [begin] : totSession cpu/real = 0:21:50.2/0:11:02.3 (2.0), mem = 2935.6M
[12/25 13:53:37   1310s] GigaOpt running with 4 threads.
[12/25 13:53:37   1310s] Info: 4 threads available for lower-level modules during optimization.
[12/25 13:53:37   1310s] OPERPROF: Starting DPlace-Init at level 1, MEM:2935.6M, EPOCH TIME: 1671998017.292138
[12/25 13:53:37   1310s] z: 2, totalTracks: 1
[12/25 13:53:37   1310s] z: 4, totalTracks: 1
[12/25 13:53:37   1310s] z: 6, totalTracks: 1
[12/25 13:53:37   1310s] z: 8, totalTracks: 1
[12/25 13:53:37   1310s] #spOpts: VtWidth mergeVia=F 
[12/25 13:53:37   1310s] All LLGs are deleted
[12/25 13:53:37   1310s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2935.6M, EPOCH TIME: 1671998017.351672
[12/25 13:53:37   1310s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2935.6M, EPOCH TIME: 1671998017.352455
[12/25 13:53:37   1310s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2935.6M, EPOCH TIME: 1671998017.397975
[12/25 13:53:37   1310s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2935.6M, EPOCH TIME: 1671998017.401917
[12/25 13:53:37   1310s] Core basic site is TSMC65ADV10TSITE
[12/25 13:53:37   1310s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2935.6M, EPOCH TIME: 1671998017.407560
[12/25 13:53:37   1310s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.004, MEM:2944.3M, EPOCH TIME: 1671998017.411904
[12/25 13:53:37   1310s] Fast DP-INIT is on for default
[12/25 13:53:37   1310s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.053, REAL:0.040, MEM:2937.1M, EPOCH TIME: 1671998017.441457
[12/25 13:53:37   1310s] 
[12/25 13:53:37   1310s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:53:37   1310s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.105, REAL:0.092, MEM:2937.1M, EPOCH TIME: 1671998017.489860
[12/25 13:53:37   1310s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2937.1MB).
[12/25 13:53:37   1310s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.274, REAL:0.262, MEM:2937.1M, EPOCH TIME: 1671998017.554338
[12/25 13:53:37   1310s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2937.1M, EPOCH TIME: 1671998017.554675
[12/25 13:53:37   1310s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:2933.1M, EPOCH TIME: 1671998017.569635
[12/25 13:53:37   1310s] 
[12/25 13:53:37   1310s] Creating Lib Analyzer ...
[12/25 13:53:37   1310s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 13:53:37   1310s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 13:53:37   1310s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/25 13:53:37   1310s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 13:53:37   1310s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 13:53:37   1310s] 
[12/25 13:53:37   1310s] {RT default_rc_corner 0 6 6 0}
[12/25 13:53:39   1312s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:53 mem=2939.1M
[12/25 13:53:39   1312s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:53 mem=2939.1M
[12/25 13:53:39   1312s] Creating Lib Analyzer, finished. 
[12/25 13:53:39   1312s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 2615.7M, totSessionCpu=0:21:53 **
[12/25 13:53:39   1312s] *** optDesign -postCTS ***
[12/25 13:53:39   1312s] DRC Margin: user margin 0.0; extra margin 0.2
[12/25 13:53:39   1312s] Hold Target Slack: user slack 0
[12/25 13:53:39   1312s] Setup Target Slack: user slack 0; extra slack 0.0
[12/25 13:53:39   1312s] setUsefulSkewMode -ecoRoute false
[12/25 13:53:40   1313s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2939.1M, EPOCH TIME: 1671998020.044657
[12/25 13:53:40   1313s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.081, REAL:0.082, MEM:2939.1M, EPOCH TIME: 1671998020.126471
[12/25 13:53:40   1313s] 
[12/25 13:53:40   1313s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:53:40   1313s] Deleting Lib Analyzer.
[12/25 13:53:40   1313s] 
[12/25 13:53:40   1313s] TimeStamp Deleting Cell Server End ...
[12/25 13:53:40   1313s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/25 13:53:40   1313s] 
[12/25 13:53:40   1313s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:53:40   1313s] Summary for sequential cells identification: 
[12/25 13:53:40   1313s]   Identified SBFF number: 148
[12/25 13:53:40   1313s]   Identified MBFF number: 0
[12/25 13:53:40   1313s]   Identified SB Latch number: 0
[12/25 13:53:40   1313s]   Identified MB Latch number: 0
[12/25 13:53:40   1313s]   Not identified SBFF number: 0
[12/25 13:53:40   1313s]   Not identified MBFF number: 0
[12/25 13:53:40   1313s]   Not identified SB Latch number: 0
[12/25 13:53:40   1313s]   Not identified MB Latch number: 0
[12/25 13:53:40   1313s]   Number of sequential cells which are not FFs: 106
[12/25 13:53:40   1313s]  Visiting view : slowView
[12/25 13:53:40   1313s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:53:40   1313s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:53:40   1313s]  Visiting view : fastView
[12/25 13:53:40   1313s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:53:40   1313s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:53:40   1313s] TLC MultiMap info (StdDelay):
[12/25 13:53:40   1313s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:53:40   1313s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:53:40   1313s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:53:40   1313s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:53:40   1313s]  Setting StdDelay to: 15.6ps
[12/25 13:53:40   1313s] 
[12/25 13:53:40   1313s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:53:40   1313s] 
[12/25 13:53:40   1313s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:53:40   1313s] 
[12/25 13:53:40   1313s] TimeStamp Deleting Cell Server End ...
[12/25 13:53:40   1313s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2939.1M, EPOCH TIME: 1671998020.565586
[12/25 13:53:40   1313s] All LLGs are deleted
[12/25 13:53:40   1313s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2939.1M, EPOCH TIME: 1671998020.565688
[12/25 13:53:40   1313s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:2939.1M, EPOCH TIME: 1671998020.568360
[12/25 13:53:40   1313s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.005, REAL:0.005, MEM:2933.1M, EPOCH TIME: 1671998020.570477
[12/25 13:53:40   1313s] Start to check current routing status for nets...
[12/25 13:53:41   1314s] All nets are already routed correctly.
[12/25 13:53:41   1314s] End to check current routing status for nets (mem=2933.1M)
[12/25 13:53:41   1314s] All LLGs are deleted
[12/25 13:53:41   1314s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2933.1M, EPOCH TIME: 1671998021.415148
[12/25 13:53:41   1314s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2933.1M, EPOCH TIME: 1671998021.415962
[12/25 13:53:41   1314s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2933.1M, EPOCH TIME: 1671998021.461599
[12/25 13:53:41   1314s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2933.1M, EPOCH TIME: 1671998021.465666
[12/25 13:53:41   1314s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2933.1M, EPOCH TIME: 1671998021.470885
[12/25 13:53:41   1314s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.004, MEM:2933.1M, EPOCH TIME: 1671998021.474816
[12/25 13:53:41   1314s] Fast DP-INIT is on for default
[12/25 13:53:41   1314s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.038, MEM:2933.1M, EPOCH TIME: 1671998021.503733
[12/25 13:53:41   1314s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.103, REAL:0.091, MEM:2933.1M, EPOCH TIME: 1671998021.552281
[12/25 13:53:44   1322s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.003  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  31992  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.486%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:07, mem = 2622.5M, totSessionCpu=0:22:03 **
[12/25 13:53:44   1322s] *** InitOpt #3 [finish] : cpu/real = 0:00:12.8/0:00:07.5 (1.7), totSession cpu/real = 0:22:03.0/0:11:09.9 (2.0), mem = 2933.4M
[12/25 13:53:44   1322s] 
[12/25 13:53:44   1322s] =============================================================================================
[12/25 13:53:44   1322s]  Step TAT Report for InitOpt #3                                                 21.10-p004_1
[12/25 13:53:44   1322s] =============================================================================================
[12/25 13:53:44   1322s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:53:44   1322s] ---------------------------------------------------------------------------------------------
[12/25 13:53:44   1322s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:53:44   1322s] [ OptSummaryReport       ]      1   0:00:00.3  (   3.5 % )     0:00:03.5 /  0:00:08.7    2.5
[12/25 13:53:44   1322s] [ DrvReport              ]      1   0:00:01.2  (  16.1 % )     0:00:01.2 /  0:00:02.1    1.7
[12/25 13:53:44   1322s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[12/25 13:53:44   1322s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  29.0 % )     0:00:02.2 /  0:00:02.2    1.0
[12/25 13:53:44   1322s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:53:44   1322s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:53:44   1322s] [ TimingUpdate           ]      1   0:00:01.8  (  24.2 % )     0:00:01.8 /  0:00:05.9    3.2
[12/25 13:53:44   1322s] [ TimingReport           ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.4    2.2
[12/25 13:53:44   1322s] [ MISC                   ]          0:00:01.9  (  24.5 % )     0:00:01.9 /  0:00:01.9    1.0
[12/25 13:53:44   1322s] ---------------------------------------------------------------------------------------------
[12/25 13:53:44   1322s]  InitOpt #3 TOTAL                   0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:12.8    1.7
[12/25 13:53:44   1322s] ---------------------------------------------------------------------------------------------
[12/25 13:53:44   1322s] 
[12/25 13:53:44   1322s] ** INFO : this run is activating low effort ccoptDesign flow
[12/25 13:53:44   1322s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:53:44   1322s] ### Creating PhyDesignMc. totSessionCpu=0:22:03 mem=2933.4M
[12/25 13:53:44   1322s] OPERPROF: Starting DPlace-Init at level 1, MEM:2933.4M, EPOCH TIME: 1671998024.841000
[12/25 13:53:44   1322s] z: 2, totalTracks: 1
[12/25 13:53:44   1322s] z: 4, totalTracks: 1
[12/25 13:53:44   1322s] z: 6, totalTracks: 1
[12/25 13:53:44   1322s] z: 8, totalTracks: 1
[12/25 13:53:44   1322s] #spOpts: VtWidth mergeVia=F 
[12/25 13:53:44   1323s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2933.4M, EPOCH TIME: 1671998024.944936
[12/25 13:53:44   1323s] 
[12/25 13:53:44   1323s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:53:45   1323s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.079, REAL:0.080, MEM:2933.4M, EPOCH TIME: 1671998025.024471
[12/25 13:53:45   1323s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2933.4MB).
[12/25 13:53:45   1323s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.212, MEM:2933.4M, EPOCH TIME: 1671998025.052829
[12/25 13:53:45   1323s] TotalInstCnt at PhyDesignMc Initialization: 115,094
[12/25 13:53:45   1323s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:04 mem=2933.4M
[12/25 13:53:45   1323s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2933.4M, EPOCH TIME: 1671998025.387611
[12/25 13:53:45   1323s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.022, REAL:0.022, MEM:2933.4M, EPOCH TIME: 1671998025.409663
[12/25 13:53:45   1323s] TotalInstCnt at PhyDesignMc Destruction: 115,094
[12/25 13:53:46   1325s] #optDebug: fT-E <X 2 0 0 1>
[12/25 13:53:46   1325s] -congRepairInPostCTS false                 # bool, default=false, private
[12/25 13:53:46   1326s] 
[12/25 13:53:46   1326s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:53:46   1326s] Summary for sequential cells identification: 
[12/25 13:53:46   1326s]   Identified SBFF number: 148
[12/25 13:53:46   1326s]   Identified MBFF number: 0
[12/25 13:53:46   1326s]   Identified SB Latch number: 0
[12/25 13:53:46   1326s]   Identified MB Latch number: 0
[12/25 13:53:46   1326s]   Not identified SBFF number: 0
[12/25 13:53:46   1326s]   Not identified MBFF number: 0
[12/25 13:53:46   1326s]   Not identified SB Latch number: 0
[12/25 13:53:46   1326s]   Not identified MB Latch number: 0
[12/25 13:53:46   1326s]   Number of sequential cells which are not FFs: 106
[12/25 13:53:46   1326s]  Visiting view : slowView
[12/25 13:53:46   1326s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:53:46   1326s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:53:46   1326s]  Visiting view : fastView
[12/25 13:53:46   1326s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:53:46   1326s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:53:46   1326s] TLC MultiMap info (StdDelay):
[12/25 13:53:46   1326s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:53:46   1326s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:53:46   1326s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:53:46   1326s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:53:46   1326s]  Setting StdDelay to: 15.6ps
[12/25 13:53:46   1326s] 
[12/25 13:53:46   1326s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:53:46   1326s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 31.2
[12/25 13:53:46   1326s] Begin: GigaOpt Route Type Constraints Refinement
[12/25 13:53:46   1326s] *** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:22:06.6/0:11:12.0 (2.0), mem = 2937.4M
[12/25 13:53:46   1326s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.11
[12/25 13:53:46   1326s] ### Creating RouteCongInterface, started
[12/25 13:53:46   1326s] 
[12/25 13:53:46   1326s] Creating Lib Analyzer ...
[12/25 13:53:47   1326s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 13:53:47   1326s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 13:53:47   1326s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/25 13:53:47   1326s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 13:53:47   1326s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 13:53:47   1326s] 
[12/25 13:53:47   1326s] {RT default_rc_corner 0 6 6 0}
[12/25 13:53:48   1327s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:08 mem=2942.9M
[12/25 13:53:48   1327s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:08 mem=2942.9M
[12/25 13:53:48   1327s] Creating Lib Analyzer, finished. 
[12/25 13:53:48   1328s] #optDebug: Start CG creation (mem=2942.9M)
[12/25 13:53:48   1328s]  ...initializing CG  maxDriveDist 571.605500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 57.160500 
[12/25 13:53:48   1328s] (cpu=0:00:00.1, mem=3038.2M)
[12/25 13:53:48   1328s]  ...processing cgPrt (cpu=0:00:00.1, mem=3038.2M)
[12/25 13:53:48   1328s]  ...processing cgEgp (cpu=0:00:00.1, mem=3038.2M)
[12/25 13:53:48   1328s]  ...processing cgPbk (cpu=0:00:00.1, mem=3038.2M)
[12/25 13:53:48   1328s]  ...processing cgNrb(cpu=0:00:00.1, mem=3038.2M)
[12/25 13:53:48   1328s]  ...processing cgObs (cpu=0:00:00.1, mem=3038.2M)
[12/25 13:53:48   1328s]  ...processing cgCon (cpu=0:00:00.1, mem=3038.2M)
[12/25 13:53:48   1328s]  ...processing cgPdm (cpu=0:00:00.1, mem=3038.2M)
[12/25 13:53:48   1328s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3038.2M)
[12/25 13:53:48   1328s] ### Creating LA Mngr. totSessionCpu=0:22:08 mem=3038.2M
[12/25 13:53:48   1328s] ### Creating LA Mngr, finished. totSessionCpu=0:22:08 mem=3038.2M
[12/25 13:53:49   1328s] 
[12/25 13:53:49   1328s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/25 13:53:49   1328s] 
[12/25 13:53:49   1328s] #optDebug: {0, 1.000}
[12/25 13:53:49   1328s] ### Creating RouteCongInterface, finished
[12/25 13:53:49   1328s] Updated routing constraints on 0 nets.
[12/25 13:53:49   1328s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.11
[12/25 13:53:49   1328s] Bottom Preferred Layer:
[12/25 13:53:49   1328s] +-----------+------------+----------+
[12/25 13:53:49   1328s] |   Layer   |    CLK     |   Rule   |
[12/25 13:53:49   1328s] +-----------+------------+----------+
[12/25 13:53:49   1328s] | M3 (z=3)  |        359 | default  |
[12/25 13:53:49   1328s] +-----------+------------+----------+
[12/25 13:53:49   1328s] Via Pillar Rule:
[12/25 13:53:49   1328s]     None
[12/25 13:53:49   1328s] *** CongRefineRouteType #3 [finish] : cpu/real = 0:00:02.2/0:00:02.1 (1.1), totSession cpu/real = 0:22:08.8/0:11:14.1 (2.0), mem = 3038.2M
[12/25 13:53:49   1328s] 
[12/25 13:53:49   1328s] =============================================================================================
[12/25 13:53:49   1328s]  Step TAT Report for CongRefineRouteType #3                                     21.10-p004_1
[12/25 13:53:49   1328s] =============================================================================================
[12/25 13:53:49   1328s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:53:49   1328s] ---------------------------------------------------------------------------------------------
[12/25 13:53:49   1328s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  63.2 % )     0:00:01.3 /  0:00:01.4    1.0
[12/25 13:53:49   1328s] [ RouteCongInterfaceInit ]      1   0:00:00.7  (  33.2 % )     0:00:02.0 /  0:00:02.1    1.0
[12/25 13:53:49   1328s] [ MISC                   ]          0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.2    2.3
[12/25 13:53:49   1328s] ---------------------------------------------------------------------------------------------
[12/25 13:53:49   1328s]  CongRefineRouteType #3 TOTAL       0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.2    1.1
[12/25 13:53:49   1328s] ---------------------------------------------------------------------------------------------
[12/25 13:53:49   1328s] 
[12/25 13:53:49   1328s] End: GigaOpt Route Type Constraints Refinement
[12/25 13:53:49   1328s] *** Starting optimizing excluded clock nets MEM= 3038.2M) ***
[12/25 13:53:49   1328s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3038.2M) ***
[12/25 13:53:49   1328s] *** Starting optimizing excluded clock nets MEM= 3038.2M) ***
[12/25 13:53:49   1328s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3038.2M) ***
[12/25 13:53:49   1329s] Info: Done creating the CCOpt slew target map.
[12/25 13:53:49   1329s] Begin: GigaOpt high fanout net optimization
[12/25 13:53:49   1329s] GigaOpt HFN: use maxLocalDensity 1.2
[12/25 13:53:49   1329s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/25 13:53:49   1329s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:22:09.1/0:11:14.4 (2.0), mem = 3038.2M
[12/25 13:53:49   1329s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:53:49   1329s] Info: 359 nets with fixed/cover wires excluded.
[12/25 13:53:49   1329s] Info: 359 clock nets excluded from IPO operation.
[12/25 13:53:49   1329s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.12
[12/25 13:53:49   1329s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:53:49   1329s] ### Creating PhyDesignMc. totSessionCpu=0:22:10 mem=3038.2M
[12/25 13:53:49   1329s] OPERPROF: Starting DPlace-Init at level 1, MEM:3038.2M, EPOCH TIME: 1671998029.783293
[12/25 13:53:49   1329s] z: 2, totalTracks: 1
[12/25 13:53:49   1329s] z: 4, totalTracks: 1
[12/25 13:53:49   1329s] z: 6, totalTracks: 1
[12/25 13:53:49   1329s] z: 8, totalTracks: 1
[12/25 13:53:49   1329s] #spOpts: VtWidth mergeVia=F 
[12/25 13:53:49   1329s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3038.2M, EPOCH TIME: 1671998029.886070
[12/25 13:53:49   1329s] 
[12/25 13:53:49   1329s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:53:49   1329s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.082, REAL:0.083, MEM:3038.2M, EPOCH TIME: 1671998029.968649
[12/25 13:53:49   1329s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3038.2MB).
[12/25 13:53:49   1329s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.213, REAL:0.214, MEM:3038.2M, EPOCH TIME: 1671998029.996909
[12/25 13:53:50   1330s] TotalInstCnt at PhyDesignMc Initialization: 115,094
[12/25 13:53:50   1330s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:11 mem=3038.2M
[12/25 13:53:50   1330s] ### Creating RouteCongInterface, started
[12/25 13:53:51   1331s] 
[12/25 13:53:51   1331s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/25 13:53:51   1331s] 
[12/25 13:53:51   1331s] #optDebug: {0, 1.000}
[12/25 13:53:51   1331s] ### Creating RouteCongInterface, finished
[12/25 13:53:51   1331s] ### Creating LA Mngr. totSessionCpu=0:22:11 mem=3038.2M
[12/25 13:53:51   1331s] ### Creating LA Mngr, finished. totSessionCpu=0:22:11 mem=3038.2M
[12/25 13:53:53   1335s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 13:53:53   1335s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 13:53:53   1335s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/25 13:53:53   1335s] Total-nets :: 118293, Stn-nets :: 11, ratio :: 0.00929894 %
[12/25 13:53:53   1335s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3093.9M, EPOCH TIME: 1671998033.405555
[12/25 13:53:53   1335s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.019, MEM:2982.9M, EPOCH TIME: 1671998033.424704
[12/25 13:53:53   1335s] TotalInstCnt at PhyDesignMc Destruction: 115,094
[12/25 13:53:53   1335s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.12
[12/25 13:53:53   1335s] *** DrvOpt #6 [finish] : cpu/real = 0:00:06.4/0:00:04.1 (1.6), totSession cpu/real = 0:22:15.5/0:11:18.5 (2.0), mem = 2982.9M
[12/25 13:53:53   1335s] 
[12/25 13:53:53   1335s] =============================================================================================
[12/25 13:53:53   1335s]  Step TAT Report for DrvOpt #6                                                  21.10-p004_1
[12/25 13:53:53   1335s] =============================================================================================
[12/25 13:53:53   1335s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:53:53   1335s] ---------------------------------------------------------------------------------------------
[12/25 13:53:53   1335s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:53:53   1335s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (  20.5 % )     0:00:00.8 /  0:00:01.4    1.7
[12/25 13:53:53   1335s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  12.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/25 13:53:53   1335s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:53:53   1335s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[12/25 13:53:53   1335s] [ MISC                   ]          0:00:02.7  (  67.2 % )     0:00:02.7 /  0:00:04.5    1.7
[12/25 13:53:53   1335s] ---------------------------------------------------------------------------------------------
[12/25 13:53:53   1335s]  DrvOpt #6 TOTAL                    0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:06.4    1.6
[12/25 13:53:53   1335s] ---------------------------------------------------------------------------------------------
[12/25 13:53:53   1335s] 
[12/25 13:53:53   1335s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/25 13:53:53   1335s] End: GigaOpt high fanout net optimization
[12/25 13:53:56   1338s] Deleting Lib Analyzer.
[12/25 13:53:56   1338s] Begin: GigaOpt Global Optimization
[12/25 13:53:56   1338s] *info: use new DP (enabled)
[12/25 13:53:56   1338s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/25 13:53:56   1338s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:53:56   1338s] Info: 359 nets with fixed/cover wires excluded.
[12/25 13:53:56   1338s] Info: 359 clock nets excluded from IPO operation.
[12/25 13:53:56   1338s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:22:18.8/0:11:21.6 (2.0), mem = 2987.4M
[12/25 13:53:56   1338s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.13
[12/25 13:53:56   1338s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:53:56   1338s] ### Creating PhyDesignMc. totSessionCpu=0:22:19 mem=2987.4M
[12/25 13:53:56   1338s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/25 13:53:56   1338s] OPERPROF: Starting DPlace-Init at level 1, MEM:2987.4M, EPOCH TIME: 1671998036.521998
[12/25 13:53:56   1338s] z: 2, totalTracks: 1
[12/25 13:53:56   1338s] z: 4, totalTracks: 1
[12/25 13:53:56   1338s] z: 6, totalTracks: 1
[12/25 13:53:56   1338s] z: 8, totalTracks: 1
[12/25 13:53:56   1338s] #spOpts: VtWidth mergeVia=F 
[12/25 13:53:56   1338s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2987.4M, EPOCH TIME: 1671998036.627020
[12/25 13:53:56   1339s] 
[12/25 13:53:56   1339s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:53:56   1339s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.084, REAL:0.084, MEM:2987.4M, EPOCH TIME: 1671998036.711398
[12/25 13:53:56   1339s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2987.4MB).
[12/25 13:53:56   1339s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.217, REAL:0.218, MEM:2987.4M, EPOCH TIME: 1671998036.740368
[12/25 13:53:57   1340s] TotalInstCnt at PhyDesignMc Initialization: 115,094
[12/25 13:53:57   1340s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:20 mem=2987.4M
[12/25 13:53:57   1340s] ### Creating RouteCongInterface, started
[12/25 13:53:57   1340s] 
[12/25 13:53:57   1340s] Creating Lib Analyzer ...
[12/25 13:53:57   1340s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 13:53:57   1340s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 13:53:57   1340s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/25 13:53:57   1340s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 13:53:57   1340s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 13:53:57   1340s] 
[12/25 13:53:57   1340s] {RT default_rc_corner 0 6 6 0}
[12/25 13:53:58   1341s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:22 mem=2987.4M
[12/25 13:53:58   1341s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:22 mem=2987.4M
[12/25 13:53:58   1341s] Creating Lib Analyzer, finished. 
[12/25 13:53:59   1342s] 
[12/25 13:53:59   1342s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/25 13:53:59   1342s] 
[12/25 13:53:59   1342s] #optDebug: {0, 1.000}
[12/25 13:53:59   1342s] ### Creating RouteCongInterface, finished
[12/25 13:53:59   1342s] ### Creating LA Mngr. totSessionCpu=0:22:22 mem=2987.4M
[12/25 13:53:59   1342s] ### Creating LA Mngr, finished. totSessionCpu=0:22:22 mem=2987.4M
[12/25 13:54:01   1344s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:54:01   1344s] *info: 359 clock nets excluded
[12/25 13:54:01   1344s] *info: 2 special nets excluded.
[12/25 13:54:01   1344s] *info: 2 external nets with a tri-state driver excluded.
[12/25 13:54:01   1344s] *info: 14 multi-driver nets excluded.
[12/25 13:54:01   1344s] *info: 3632 no-driver nets excluded.
[12/25 13:54:01   1344s] *info: 359 nets with fixed/cover wires excluded.
[12/25 13:54:02   1345s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3176.2M, EPOCH TIME: 1671998042.550408
[12/25 13:54:02   1345s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3176.2M, EPOCH TIME: 1671998042.553131
[12/25 13:54:02   1345s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[12/25 13:54:03   1346s] Info: End MT loop @oiCellDelayCachingJob.
[12/25 13:54:03   1347s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/25 13:54:04   1347s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/25 13:54:04   1347s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/25 13:54:04   1347s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/25 13:54:04   1347s] |   0.000|   0.000|   83.49%|   0:00:01.0| 3195.2M|  slowView|       NA| NA                                                 |
[12/25 13:54:04   1347s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/25 13:54:04   1347s] 
[12/25 13:54:04   1347s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=3195.2M) ***
[12/25 13:54:04   1347s] 
[12/25 13:54:04   1347s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=3195.2M) ***
[12/25 13:54:04   1347s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/25 13:54:04   1347s] Total-nets :: 118293, Stn-nets :: 11, ratio :: 0.00929894 %
[12/25 13:54:04   1347s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3082.2M, EPOCH TIME: 1671998044.380662
[12/25 13:54:04   1347s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.019, MEM:2981.2M, EPOCH TIME: 1671998044.400138
[12/25 13:54:04   1347s] TotalInstCnt at PhyDesignMc Destruction: 115,094
[12/25 13:54:04   1347s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.13
[12/25 13:54:04   1347s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:08.8/0:00:07.9 (1.1), totSession cpu/real = 0:22:27.6/0:11:29.4 (2.0), mem = 2981.2M
[12/25 13:54:04   1347s] 
[12/25 13:54:04   1347s] =============================================================================================
[12/25 13:54:04   1347s]  Step TAT Report for GlobalOpt #2                                               21.10-p004_1
[12/25 13:54:04   1347s] =============================================================================================
[12/25 13:54:04   1347s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:54:04   1347s] ---------------------------------------------------------------------------------------------
[12/25 13:54:04   1347s] [ SlackTraversorInit     ]      1   0:00:00.8  (  10.2 % )     0:00:00.8 /  0:00:00.8    1.0
[12/25 13:54:04   1347s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  16.9 % )     0:00:01.3 /  0:00:01.4    1.0
[12/25 13:54:04   1347s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:54:04   1347s] [ PlacerInterfaceInit    ]      1   0:00:00.9  (  10.8 % )     0:00:00.9 /  0:00:01.4    1.6
[12/25 13:54:04   1347s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   6.4 % )     0:00:01.8 /  0:00:01.9    1.0
[12/25 13:54:04   1347s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:54:04   1347s] [ TransformInit          ]      1   0:00:03.3  (  41.5 % )     0:00:03.3 /  0:00:03.2    1.0
[12/25 13:54:04   1347s] [ MISC                   ]          0:00:01.1  (  14.1 % )     0:00:01.1 /  0:00:01.4    1.3
[12/25 13:54:04   1347s] ---------------------------------------------------------------------------------------------
[12/25 13:54:04   1347s]  GlobalOpt #2 TOTAL                 0:00:07.9  ( 100.0 % )     0:00:07.9 /  0:00:08.8    1.1
[12/25 13:54:04   1347s] ---------------------------------------------------------------------------------------------
[12/25 13:54:04   1347s] 
[12/25 13:54:04   1347s] End: GigaOpt Global Optimization
[12/25 13:54:04   1347s] *** Timing Is met
[12/25 13:54:04   1347s] *** Check timing (0:00:00.0)
[12/25 13:54:04   1347s] Deleting Lib Analyzer.
[12/25 13:54:04   1347s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/25 13:54:04   1347s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:54:04   1347s] Info: 359 nets with fixed/cover wires excluded.
[12/25 13:54:04   1348s] Info: 359 clock nets excluded from IPO operation.
[12/25 13:54:04   1348s] ### Creating LA Mngr. totSessionCpu=0:22:28 mem=2981.2M
[12/25 13:54:04   1348s] ### Creating LA Mngr, finished. totSessionCpu=0:22:28 mem=2981.2M
[12/25 13:54:04   1348s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/25 13:54:04   1348s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2981.2M, EPOCH TIME: 1671998044.921935
[12/25 13:54:05   1348s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.116, REAL:0.117, MEM:2981.2M, EPOCH TIME: 1671998045.038492
[12/25 13:54:08   1351s] **INFO: Flow update: Design timing is met.
[12/25 13:54:08   1351s] **INFO: Flow update: Design timing is met.
[12/25 13:54:08   1352s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/25 13:54:09   1352s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:54:09   1352s] Info: 359 nets with fixed/cover wires excluded.
[12/25 13:54:09   1352s] Info: 359 clock nets excluded from IPO operation.
[12/25 13:54:09   1352s] ### Creating LA Mngr. totSessionCpu=0:22:33 mem=2984.6M
[12/25 13:54:09   1352s] ### Creating LA Mngr, finished. totSessionCpu=0:22:33 mem=2984.6M
[12/25 13:54:09   1352s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:54:09   1352s] ### Creating PhyDesignMc. totSessionCpu=0:22:33 mem=3158.2M
[12/25 13:54:09   1352s] OPERPROF: Starting DPlace-Init at level 1, MEM:3158.2M, EPOCH TIME: 1671998049.314953
[12/25 13:54:09   1352s] z: 2, totalTracks: 1
[12/25 13:54:09   1352s] z: 4, totalTracks: 1
[12/25 13:54:09   1352s] z: 6, totalTracks: 1
[12/25 13:54:09   1352s] z: 8, totalTracks: 1
[12/25 13:54:09   1352s] #spOpts: VtWidth mergeVia=F 
[12/25 13:54:09   1352s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3158.2M, EPOCH TIME: 1671998049.419714
[12/25 13:54:09   1352s] 
[12/25 13:54:09   1352s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:54:09   1352s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.082, REAL:0.082, MEM:3158.2M, EPOCH TIME: 1671998049.501897
[12/25 13:54:09   1353s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3158.2MB).
[12/25 13:54:09   1353s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.214, REAL:0.215, MEM:3158.2M, EPOCH TIME: 1671998049.530041
[12/25 13:54:10   1354s] TotalInstCnt at PhyDesignMc Initialization: 115,094
[12/25 13:54:10   1354s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:34 mem=3190.2M
[12/25 13:54:10   1354s] Begin: Area Reclaim Optimization
[12/25 13:54:10   1354s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:22:34.2/0:11:35.2 (1.9), mem = 3190.2M
[12/25 13:54:10   1354s] 
[12/25 13:54:10   1354s] Creating Lib Analyzer ...
[12/25 13:54:10   1354s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 13:54:10   1354s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 13:54:10   1354s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/25 13:54:10   1354s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 13:54:10   1354s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 13:54:10   1354s] 
[12/25 13:54:10   1354s] {RT default_rc_corner 0 6 6 0}
[12/25 13:54:11   1355s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:36 mem=3192.3M
[12/25 13:54:11   1355s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:36 mem=3192.3M
[12/25 13:54:11   1355s] Creating Lib Analyzer, finished. 
[12/25 13:54:11   1355s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.14
[12/25 13:54:11   1355s] ### Creating RouteCongInterface, started
[12/25 13:54:12   1356s] 
[12/25 13:54:12   1356s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/25 13:54:12   1356s] 
[12/25 13:54:12   1356s] #optDebug: {0, 1.000}
[12/25 13:54:12   1356s] ### Creating RouteCongInterface, finished
[12/25 13:54:12   1356s] ### Creating LA Mngr. totSessionCpu=0:22:36 mem=3192.3M
[12/25 13:54:12   1356s] ### Creating LA Mngr, finished. totSessionCpu=0:22:36 mem=3192.3M
[12/25 13:54:12   1356s] Usable buffer cells for single buffer setup transform:
[12/25 13:54:12   1356s] BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR 
[12/25 13:54:12   1356s] Number of usable buffer cells above: 28
[12/25 13:54:13   1357s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3192.3M, EPOCH TIME: 1671998053.611213
[12/25 13:54:13   1357s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3192.3M, EPOCH TIME: 1671998053.613924
[12/25 13:54:14   1358s] Reclaim Optimization WNS Slack 0.003  TNS Slack 0.000 Density 83.49
[12/25 13:54:14   1358s] +---------+---------+--------+--------+------------+--------+
[12/25 13:54:14   1358s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/25 13:54:14   1358s] +---------+---------+--------+--------+------------+--------+
[12/25 13:54:14   1358s] |   83.49%|        -|   0.003|   0.000|   0:00:00.0| 3195.2M|
[12/25 13:54:16   1364s] |   83.49%|        0|   0.003|   0.000|   0:00:02.0| 3199.8M|
[12/25 13:54:16   1364s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/25 13:54:17   1364s] |   83.49%|        0|   0.003|   0.000|   0:00:01.0| 3199.8M|
[12/25 13:54:18   1366s] |   83.49%|        0|   0.003|   0.000|   0:00:01.0| 3199.8M|
[12/25 13:54:19   1370s] |   83.49%|        7|   0.003|   0.000|   0:00:01.0| 3302.2M|
[12/25 13:54:19   1370s] |   83.49%|        0|   0.003|   0.000|   0:00:00.0| 3302.2M|
[12/25 13:54:19   1370s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/25 13:54:19   1370s] #optDebug: RTR_SNLTF <10.0000 2.0000> <20.0000> 
[12/25 13:54:20   1371s] |   83.49%|        0|   0.003|   0.000|   0:00:01.0| 3302.2M|
[12/25 13:54:20   1371s] +---------+---------+--------+--------+------------+--------+
[12/25 13:54:20   1371s] Reclaim Optimization End WNS Slack 0.003  TNS Slack 0.000 Density 83.49
[12/25 13:54:20   1371s] 
[12/25 13:54:20   1371s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 7 **
[12/25 13:54:20   1371s] --------------------------------------------------------------
[12/25 13:54:20   1371s] |                                   | Total     | Sequential |
[12/25 13:54:20   1371s] --------------------------------------------------------------
[12/25 13:54:20   1371s] | Num insts resized                 |       7  |       0    |
[12/25 13:54:20   1371s] | Num insts undone                  |       0  |       0    |
[12/25 13:54:20   1371s] | Num insts Downsized               |       7  |       0    |
[12/25 13:54:20   1371s] | Num insts Samesized               |       0  |       0    |
[12/25 13:54:20   1371s] | Num insts Upsized                 |       0  |       0    |
[12/25 13:54:20   1371s] | Num multiple commits+uncommits    |       0  |       -    |
[12/25 13:54:20   1371s] --------------------------------------------------------------
[12/25 13:54:20   1371s] End: Core Area Reclaim Optimization (cpu = 0:00:17.0) (real = 0:00:10.0) **
[12/25 13:54:20   1371s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3302.2M, EPOCH TIME: 1671998060.334122
[12/25 13:54:20   1371s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.019, MEM:3300.2M, EPOCH TIME: 1671998060.353322
[12/25 13:54:20   1371s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3300.2M, EPOCH TIME: 1671998060.381722
[12/25 13:54:20   1371s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3300.2M, EPOCH TIME: 1671998060.381834
[12/25 13:54:20   1371s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3300.2M, EPOCH TIME: 1671998060.484201
[12/25 13:54:20   1371s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.121, REAL:0.122, MEM:3300.2M, EPOCH TIME: 1671998060.605764
[12/25 13:54:20   1371s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3300.2M, EPOCH TIME: 1671998060.633753
[12/25 13:54:20   1371s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.002, REAL:0.002, MEM:3300.2M, EPOCH TIME: 1671998060.635637
[12/25 13:54:20   1371s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.253, REAL:0.254, MEM:3300.2M, EPOCH TIME: 1671998060.635745
[12/25 13:54:20   1371s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.253, REAL:0.254, MEM:3300.2M, EPOCH TIME: 1671998060.635771
[12/25 13:54:20   1371s] TDRefine: refinePlace mode is spiral
[12/25 13:54:20   1371s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2702082.10
[12/25 13:54:20   1371s] OPERPROF: Starting RefinePlace at level 1, MEM:3300.2M, EPOCH TIME: 1671998060.635859
[12/25 13:54:20   1371s] *** Starting refinePlace (0:22:52 mem=3300.2M) ***
[12/25 13:54:20   1371s] Total net bbox length = 2.223e+06 (1.163e+06 1.060e+06) (ext = 1.413e+03)
[12/25 13:54:20   1371s] 
[12/25 13:54:20   1371s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:54:20   1371s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/25 13:54:20   1371s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:54:20   1371s] Enhanced MH flow has been turned off for floorplan mode.
[12/25 13:54:20   1371s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/25 13:54:20   1371s] Type 'man IMPSP-5140' for more detail.
[12/25 13:54:20   1371s] **WARN: (IMPSP-315):	Found 127094 instances insts with no PG Term connections.
[12/25 13:54:20   1371s] Type 'man IMPSP-315' for more detail.
[12/25 13:54:20   1371s] (I)      Default power domain name = toplevel_498
[12/25 13:54:20   1371s] .Default power domain name = toplevel_498
[12/25 13:54:20   1371s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3300.2M, EPOCH TIME: 1671998060.842694
[12/25 13:54:20   1371s] Starting refinePlace ...
[12/25 13:54:20   1371s] Default power domain name = toplevel_498
[12/25 13:54:20   1371s] .One DDP V2 for no tweak run.
[12/25 13:54:21   1372s] 
[12/25 13:54:21   1372s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/25 13:54:22   1373s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/25 13:54:22   1373s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:01.0)
[12/25 13:54:22   1373s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/25 13:54:22   1373s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:02.0, mem=3301.2MB) @(0:22:52 - 0:22:54).
[12/25 13:54:22   1373s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:54:22   1373s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 3301.2MB
[12/25 13:54:22   1373s] Statistics of distance of Instance movement in refine placement:
[12/25 13:54:22   1373s]   maximum (X+Y) =         0.00 um
[12/25 13:54:22   1373s]   mean    (X+Y) =         0.00 um
[12/25 13:54:22   1373s] Summary Report:
[12/25 13:54:22   1373s] Instances move: 0 (out of 114736 movable)
[12/25 13:54:22   1373s] Instances flipped: 0
[12/25 13:54:22   1373s] Mean displacement: 0.00 um
[12/25 13:54:22   1373s] Max displacement: 0.00 um 
[12/25 13:54:22   1373s] Total instances moved : 0
[12/25 13:54:22   1373s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.265, REAL:1.285, MEM:3301.2M, EPOCH TIME: 1671998062.127845
[12/25 13:54:22   1374s] Total net bbox length = 2.223e+06 (1.163e+06 1.060e+06) (ext = 1.413e+03)
[12/25 13:54:22   1374s] Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 3301.2MB
[12/25 13:54:22   1374s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=3301.2MB) @(0:22:52 - 0:22:54).
[12/25 13:54:22   1374s] *** Finished refinePlace (0:22:54 mem=3301.2M) ***
[12/25 13:54:22   1374s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2702082.10
[12/25 13:54:22   1374s] OPERPROF: Finished RefinePlace at level 1, CPU:2.541, REAL:1.563, MEM:3301.2M, EPOCH TIME: 1671998062.198424
[12/25 13:54:22   1374s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3301.2M, EPOCH TIME: 1671998062.704101
[12/25 13:54:22   1374s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.019, MEM:3301.2M, EPOCH TIME: 1671998062.722962
[12/25 13:54:22   1374s] *** maximum move = 0.00 um ***
[12/25 13:54:22   1374s] *** Finished re-routing un-routed nets (3301.2M) ***
[12/25 13:54:22   1374s] OPERPROF: Starting DPlace-Init at level 1, MEM:3301.2M, EPOCH TIME: 1671998062.929248
[12/25 13:54:23   1374s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3301.2M, EPOCH TIME: 1671998063.039348
[12/25 13:54:23   1375s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.141, REAL:0.143, MEM:3301.2M, EPOCH TIME: 1671998063.182679
[12/25 13:54:23   1375s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3301.2M, EPOCH TIME: 1671998063.211443
[12/25 13:54:23   1375s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.002, REAL:0.002, MEM:3301.2M, EPOCH TIME: 1671998063.213474
[12/25 13:54:23   1375s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.282, REAL:0.284, MEM:3301.2M, EPOCH TIME: 1671998063.213589
[12/25 13:54:23   1376s] 
[12/25 13:54:23   1376s] *** Finish Physical Update (cpu=0:00:05.1 real=0:00:03.0 mem=3301.2M) ***
[12/25 13:54:23   1376s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.14
[12/25 13:54:23   1376s] *** AreaOpt #2 [finish] : cpu/real = 0:00:22.1/0:00:13.7 (1.6), totSession cpu/real = 0:22:56.3/0:11:48.9 (1.9), mem = 3301.2M
[12/25 13:54:23   1376s] 
[12/25 13:54:23   1376s] =============================================================================================
[12/25 13:54:23   1376s]  Step TAT Report for AreaOpt #2                                                 21.10-p004_1
[12/25 13:54:23   1376s] =============================================================================================
[12/25 13:54:23   1376s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:54:23   1376s] ---------------------------------------------------------------------------------------------
[12/25 13:54:23   1376s] [ SlackTraversorInit     ]      1   0:00:00.8  (   5.9 % )     0:00:00.8 /  0:00:00.8    1.0
[12/25 13:54:23   1376s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  11.8 % )     0:00:01.6 /  0:00:01.6    1.0
[12/25 13:54:23   1376s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:54:23   1376s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   3.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/25 13:54:23   1376s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:54:23   1376s] [ OptSingleIteration     ]      6   0:00:00.4  (   2.9 % )     0:00:02.9 /  0:00:09.7    3.4
[12/25 13:54:23   1376s] [ OptGetWeight           ]    372   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[12/25 13:54:23   1376s] [ OptEval                ]    372   0:00:02.3  (  16.9 % )     0:00:02.3 /  0:00:09.0    3.9
[12/25 13:54:23   1376s] [ OptCommit              ]    372   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:54:23   1376s] [ PostCommitDelayUpdate  ]    372   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.2    2.6
[12/25 13:54:23   1376s] [ IncrDelayCalc          ]     14   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    3.2
[12/25 13:54:23   1376s] [ RefinePlace            ]      1   0:00:03.5  (  25.8 % )     0:00:03.5 /  0:00:05.1    1.4
[12/25 13:54:23   1376s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    2.7
[12/25 13:54:23   1376s] [ MISC                   ]          0:00:04.4  (  32.0 % )     0:00:04.4 /  0:00:04.4    1.0
[12/25 13:54:23   1376s] ---------------------------------------------------------------------------------------------
[12/25 13:54:23   1376s]  AreaOpt #2 TOTAL                   0:00:13.7  ( 100.0 % )     0:00:13.7 /  0:00:22.1    1.6
[12/25 13:54:23   1376s] ---------------------------------------------------------------------------------------------
[12/25 13:54:23   1376s] 
[12/25 13:54:23   1376s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3189.5M, EPOCH TIME: 1671998063.871117
[12/25 13:54:23   1376s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:2998.5M, EPOCH TIME: 1671998063.891485
[12/25 13:54:23   1376s] TotalInstCnt at PhyDesignMc Destruction: 115,094
[12/25 13:54:23   1376s] End: Area Reclaim Optimization (cpu=0:00:22, real=0:00:13, mem=2998.47M, totSessionCpu=0:22:56).
[12/25 13:54:23   1376s] Starting local wire reclaim
[12/25 13:54:23   1376s] Enhanced MH flow has been turned off for floorplan mode.
[12/25 13:54:23   1376s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2998.5M, EPOCH TIME: 1671998063.927796
[12/25 13:54:23   1376s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2998.5M, EPOCH TIME: 1671998063.927849
[12/25 13:54:23   1376s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2998.5M, EPOCH TIME: 1671998063.927896
[12/25 13:54:23   1376s] z: 2, totalTracks: 1
[12/25 13:54:23   1376s] z: 4, totalTracks: 1
[12/25 13:54:23   1376s] z: 6, totalTracks: 1
[12/25 13:54:23   1376s] z: 8, totalTracks: 1
[12/25 13:54:24   1376s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2998.5M, EPOCH TIME: 1671998064.033585
[12/25 13:54:24   1376s] 
[12/25 13:54:24   1376s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:54:24   1376s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.092, MEM:2998.5M, EPOCH TIME: 1671998064.125443
[12/25 13:54:24   1376s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2998.5MB).
[12/25 13:54:24   1376s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.223, REAL:0.226, MEM:2998.5M, EPOCH TIME: 1671998064.153615
[12/25 13:54:24   1376s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.223, REAL:0.226, MEM:2998.5M, EPOCH TIME: 1671998064.153648
[12/25 13:54:24   1376s] TDRefine: refinePlace mode is spiral
[12/25 13:54:24   1376s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2702082.11
[12/25 13:54:24   1376s] OPERPROF:   Starting RefinePlace at level 2, MEM:2998.5M, EPOCH TIME: 1671998064.153708
[12/25 13:54:24   1376s] *** Starting refinePlace (0:22:57 mem=2998.5M) ***
[12/25 13:54:24   1376s] Total net bbox length = 2.223e+06 (1.163e+06 1.060e+06) (ext = 1.413e+03)
[12/25 13:54:24   1376s] 
[12/25 13:54:24   1376s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:54:24   1376s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/25 13:54:24   1376s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/25 13:54:24   1376s] Type 'man IMPSP-5140' for more detail.
[12/25 13:54:24   1376s] **WARN: (IMPSP-315):	Found 127094 instances insts with no PG Term connections.
[12/25 13:54:24   1376s] Type 'man IMPSP-315' for more detail.
[12/25 13:54:24   1376s] Default power domain name = toplevel_498
[12/25 13:54:24   1376s] .Default power domain name = toplevel_498
[12/25 13:54:24   1376s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:2998.5M, EPOCH TIME: 1671998064.370889
[12/25 13:54:24   1376s] Starting refinePlace ...
[12/25 13:54:24   1376s] Default power domain name = toplevel_498
[12/25 13:54:24   1376s] .One DDP V2 for no tweak run.
[12/25 13:54:24   1377s] 
[12/25 13:54:24   1377s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/25 13:54:25   1379s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/25 13:54:25   1379s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/25 13:54:25   1379s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/25 13:54:25   1379s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:01.0, mem=2999.9MB) @(0:22:57 - 0:22:59).
[12/25 13:54:25   1379s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:54:25   1379s] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 2999.9MB
[12/25 13:54:25   1379s] Statistics of distance of Instance movement in refine placement:
[12/25 13:54:25   1379s]   maximum (X+Y) =         0.00 um
[12/25 13:54:25   1379s]   mean    (X+Y) =         0.00 um
[12/25 13:54:25   1379s] Summary Report:
[12/25 13:54:25   1379s] Instances move: 0 (out of 114736 movable)
[12/25 13:54:25   1379s] Instances flipped: 0
[12/25 13:54:25   1379s] Mean displacement: 0.00 um
[12/25 13:54:25   1379s] Max displacement: 0.00 um 
[12/25 13:54:25   1379s] Total instances moved : 0
[12/25 13:54:25   1379s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.316, REAL:1.328, MEM:2999.9M, EPOCH TIME: 1671998065.698667
[12/25 13:54:25   1379s] Total net bbox length = 2.223e+06 (1.163e+06 1.060e+06) (ext = 1.413e+03)
[12/25 13:54:25   1379s] Runtime: CPU: 0:00:02.5 REAL: 0:00:01.0 MEM: 2999.9MB
[12/25 13:54:25   1379s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:01.0, mem=2999.9MB) @(0:22:57 - 0:22:59).
[12/25 13:54:25   1379s] *** Finished refinePlace (0:22:59 mem=2999.9M) ***
[12/25 13:54:25   1379s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2702082.11
[12/25 13:54:25   1379s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.605, REAL:1.618, MEM:2999.9M, EPOCH TIME: 1671998065.771844
[12/25 13:54:25   1379s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2999.9M, EPOCH TIME: 1671998065.771881
[12/25 13:54:25   1379s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.018, REAL:0.018, MEM:2999.9M, EPOCH TIME: 1671998065.790124
[12/25 13:54:25   1379s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.847, REAL:1.862, MEM:2999.9M, EPOCH TIME: 1671998065.790265
[12/25 13:54:26   1380s] eGR doReRoute: optGuide
[12/25 13:54:26   1380s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3002.9M, EPOCH TIME: 1671998066.624761
[12/25 13:54:26   1380s] All LLGs are deleted
[12/25 13:54:26   1380s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3002.9M, EPOCH TIME: 1671998066.624835
[12/25 13:54:26   1380s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.060, REAL:0.060, MEM:3002.9M, EPOCH TIME: 1671998066.684632
[12/25 13:54:26   1380s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.060, REAL:0.061, MEM:2999.9M, EPOCH TIME: 1671998066.685303
[12/25 13:54:26   1380s] ### Creating LA Mngr. totSessionCpu=0:23:00 mem=2999.9M
[12/25 13:54:26   1380s] ### Creating LA Mngr, finished. totSessionCpu=0:23:00 mem=2999.9M
[12/25 13:54:26   1380s] Started Early Global Route kernel ( Curr Mem: 2999.91 MB )
[12/25 13:54:26   1380s] (I)      ==================== Layers =====================
[12/25 13:54:26   1380s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:54:26   1380s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 13:54:26   1380s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:54:26   1380s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 13:54:26   1380s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 13:54:26   1380s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 13:54:26   1380s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 13:54:26   1380s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 13:54:26   1380s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 13:54:26   1380s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 13:54:26   1380s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 13:54:26   1380s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 13:54:26   1380s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 13:54:26   1380s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 13:54:26   1380s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 13:54:26   1380s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 13:54:26   1380s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 13:54:26   1380s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 13:54:26   1380s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 13:54:26   1380s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 13:54:26   1380s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:54:26   1380s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 13:54:26   1380s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 13:54:26   1380s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 13:54:26   1380s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 13:54:26   1380s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 13:54:26   1380s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:54:26   1380s] (I)      Started Import and model ( Curr Mem: 2999.91 MB )
[12/25 13:54:26   1380s] (I)      Default power domain name = toplevel_498
[12/25 13:54:26   1380s] .== Non-default Options ==
[12/25 13:54:27   1380s] (I)      Maximum routing layer                              : 6
[12/25 13:54:27   1380s] (I)      Number of threads                                  : 4
[12/25 13:54:27   1380s] (I)      Method to set GCell size                           : row
[12/25 13:54:27   1380s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/25 13:54:27   1380s] (I)      Use row-based GCell size
[12/25 13:54:27   1380s] (I)      Use row-based GCell align
[12/25 13:54:27   1380s] (I)      layer 0 area = 168000
[12/25 13:54:27   1380s] (I)      layer 1 area = 208000
[12/25 13:54:27   1380s] (I)      layer 2 area = 208000
[12/25 13:54:27   1380s] (I)      layer 3 area = 208000
[12/25 13:54:27   1380s] (I)      layer 4 area = 208000
[12/25 13:54:27   1380s] (I)      layer 5 area = 208000
[12/25 13:54:27   1380s] (I)      GCell unit size   : 4000
[12/25 13:54:27   1380s] (I)      GCell multiplier  : 1
[12/25 13:54:27   1380s] (I)      GCell row height  : 4000
[12/25 13:54:27   1380s] (I)      Actual row height : 4000
[12/25 13:54:27   1380s] (I)      GCell align ref   : 0 0
[12/25 13:54:27   1380s] [NR-eGR] Track table information for default rule: 
[12/25 13:54:27   1380s] [NR-eGR] M1 has no routable track
[12/25 13:54:27   1380s] [NR-eGR] M2 has single uniform track structure
[12/25 13:54:27   1380s] [NR-eGR] M3 has single uniform track structure
[12/25 13:54:27   1380s] [NR-eGR] M4 has single uniform track structure
[12/25 13:54:27   1380s] [NR-eGR] M5 has single uniform track structure
[12/25 13:54:27   1380s] [NR-eGR] M6 has single uniform track structure
[12/25 13:54:27   1380s] (I)      =============== Default via ================
[12/25 13:54:27   1380s] (I)      +---+------------------+-------------------+
[12/25 13:54:27   1380s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/25 13:54:27   1380s] (I)      +---+------------------+-------------------+
[12/25 13:54:27   1380s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/25 13:54:27   1380s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/25 13:54:27   1380s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/25 13:54:27   1380s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/25 13:54:27   1380s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/25 13:54:27   1380s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/25 13:54:27   1380s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/25 13:54:27   1380s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/25 13:54:27   1380s] (I)      +---+------------------+-------------------+
[12/25 13:54:27   1380s] [NR-eGR] Read 16854 PG shapes
[12/25 13:54:27   1380s] [NR-eGR] Read 0 clock shapes
[12/25 13:54:27   1380s] [NR-eGR] Read 0 other shapes
[12/25 13:54:27   1380s] [NR-eGR] #Routing Blockages  : 0
[12/25 13:54:27   1380s] [NR-eGR] #Instance Blockages : 0
[12/25 13:54:27   1380s] [NR-eGR] #PG Blockages       : 16854
[12/25 13:54:27   1380s] [NR-eGR] #Halo Blockages     : 0
[12/25 13:54:27   1380s] [NR-eGR] #Boundary Blockages : 0
[12/25 13:54:27   1380s] [NR-eGR] #Clock Blockages    : 0
[12/25 13:54:27   1380s] [NR-eGR] #Other Blockages    : 0
[12/25 13:54:27   1380s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/25 13:54:27   1380s] [NR-eGR] Num Prerouted Nets = 359  Num Prerouted Wires = 75222
[12/25 13:54:27   1380s] [NR-eGR] Read 118293 nets ( ignored 359 )
[12/25 13:54:27   1380s] (I)      early_global_route_priority property id does not exist.
[12/25 13:54:27   1380s] (I)      Read Num Blocks=16854  Num Prerouted Wires=75222  Num CS=0
[12/25 13:54:27   1380s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 38669
[12/25 13:54:27   1380s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 32174
[12/25 13:54:27   1380s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 4352
[12/25 13:54:27   1380s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 27
[12/25 13:54:27   1381s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/25 13:54:27   1381s] (I)      Number of ignored nets                =    359
[12/25 13:54:27   1381s] (I)      Number of connected nets              =      0
[12/25 13:54:27   1381s] (I)      Number of fixed nets                  =    359.  Ignored: Yes
[12/25 13:54:27   1381s] (I)      Number of clock nets                  =    359.  Ignored: No
[12/25 13:54:27   1381s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/25 13:54:27   1381s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/25 13:54:27   1381s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/25 13:54:27   1381s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/25 13:54:27   1381s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/25 13:54:27   1381s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/25 13:54:27   1381s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/25 13:54:27   1381s] (I)      Ndr track 0 does not exist
[12/25 13:54:27   1381s] (I)      Ndr track 0 does not exist
[12/25 13:54:27   1381s] (I)      ---------------------Grid Graph Info--------------------
[12/25 13:54:27   1381s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/25 13:54:27   1381s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/25 13:54:27   1381s] (I)      Site width          :   400  (dbu)
[12/25 13:54:27   1381s] (I)      Row height          :  4000  (dbu)
[12/25 13:54:27   1381s] (I)      GCell row height    :  4000  (dbu)
[12/25 13:54:27   1381s] (I)      GCell width         :  4000  (dbu)
[12/25 13:54:27   1381s] (I)      GCell height        :  4000  (dbu)
[12/25 13:54:27   1381s] (I)      Grid                :   400   400     6
[12/25 13:54:27   1381s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/25 13:54:27   1381s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/25 13:54:27   1381s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/25 13:54:27   1381s] (I)      Default wire width  :   180   200   200   200   200   200
[12/25 13:54:27   1381s] (I)      Default wire space  :   180   200   200   200   200   200
[12/25 13:54:27   1381s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/25 13:54:27   1381s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/25 13:54:27   1381s] (I)      First track coord   :     0   200   200   200   200   200
[12/25 13:54:27   1381s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/25 13:54:27   1381s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/25 13:54:27   1381s] (I)      Num of masks        :     1     1     1     1     1     1
[12/25 13:54:27   1381s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/25 13:54:27   1381s] (I)      --------------------------------------------------------
[12/25 13:54:27   1381s] 
[12/25 13:54:27   1381s] [NR-eGR] ============ Routing rule table ============
[12/25 13:54:27   1381s] [NR-eGR] Rule id: 0  Nets: 117934
[12/25 13:54:27   1381s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/25 13:54:27   1381s] (I)                    Layer    2    3    4    5    6 
[12/25 13:54:27   1381s] (I)                    Pitch  400  400  400  400  400 
[12/25 13:54:27   1381s] (I)             #Used tracks    1    1    1    1    1 
[12/25 13:54:27   1381s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:54:27   1381s] [NR-eGR] Rule id: 1  Nets: 0
[12/25 13:54:27   1381s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/25 13:54:27   1381s] (I)                    Layer    2    3    4    5    6 
[12/25 13:54:27   1381s] (I)                    Pitch  800  800  800  800  800 
[12/25 13:54:27   1381s] (I)             #Used tracks    2    2    2    2    2 
[12/25 13:54:27   1381s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:54:27   1381s] [NR-eGR] ========================================
[12/25 13:54:27   1381s] [NR-eGR] 
[12/25 13:54:27   1381s] (I)      =============== Blocked Tracks ===============
[12/25 13:54:27   1381s] (I)      +-------+---------+----------+---------------+
[12/25 13:54:27   1381s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/25 13:54:27   1381s] (I)      +-------+---------+----------+---------------+
[12/25 13:54:27   1381s] (I)      |     1 |       0 |        0 |         0.00% |
[12/25 13:54:27   1381s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/25 13:54:27   1381s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/25 13:54:27   1381s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/25 13:54:27   1381s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/25 13:54:27   1381s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/25 13:54:27   1381s] (I)      +-------+---------+----------+---------------+
[12/25 13:54:27   1381s] (I)      Finished Import and model ( CPU: 0.95 sec, Real: 0.95 sec, Curr Mem: 3093.68 MB )
[12/25 13:54:27   1381s] (I)      Reset routing kernel
[12/25 13:54:27   1381s] (I)      Started Global Routing ( Curr Mem: 3093.68 MB )
[12/25 13:54:27   1381s] (I)      totalPins=428104  totalGlobalPin=416177 (97.21%)
[12/25 13:54:27   1381s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/25 13:54:27   1381s] [NR-eGR] Layer group 1: route 117934 net(s) in layer range [2, 6]
[12/25 13:54:27   1381s] (I)      
[12/25 13:54:27   1381s] (I)      ============  Phase 1a Route ============
[12/25 13:54:28   1382s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/25 13:54:28   1382s] (I)      Usage: 1353315 = (699324 H, 653991 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:54:28   1382s] (I)      
[12/25 13:54:28   1382s] (I)      ============  Phase 1b Route ============
[12/25 13:54:28   1382s] (I)      Usage: 1353355 = (699334 H, 654021 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:54:28   1382s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.706710e+06um
[12/25 13:54:28   1382s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/25 13:54:28   1382s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/25 13:54:28   1382s] (I)      
[12/25 13:54:28   1382s] (I)      ============  Phase 1c Route ============
[12/25 13:54:28   1382s] (I)      Level2 Grid: 80 x 80
[12/25 13:54:28   1382s] (I)      Usage: 1353355 = (699334 H, 654021 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:54:28   1382s] (I)      
[12/25 13:54:28   1382s] (I)      ============  Phase 1d Route ============
[12/25 13:54:28   1382s] (I)      Usage: 1353353 = (699305 H, 654048 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:54:28   1382s] (I)      
[12/25 13:54:28   1382s] (I)      ============  Phase 1e Route ============
[12/25 13:54:28   1382s] (I)      Usage: 1353353 = (699305 H, 654048 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:54:28   1382s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.706706e+06um
[12/25 13:54:28   1382s] (I)      
[12/25 13:54:28   1382s] (I)      ============  Phase 1l Route ============
[12/25 13:54:29   1383s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/25 13:54:29   1383s] (I)      Layer  2:    1586783    603234        37           0     1596000    ( 0.00%) 
[12/25 13:54:29   1383s] (I)      Layer  3:    1586081    641741        44           0     1596000    ( 0.00%) 
[12/25 13:54:29   1383s] (I)      Layer  4:    1586783    307189         0           0     1596000    ( 0.00%) 
[12/25 13:54:29   1383s] (I)      Layer  5:    1564328    199590       155           0     1596000    ( 0.00%) 
[12/25 13:54:29   1383s] (I)      Layer  6:    1596000     34990         0           0     1596000    ( 0.00%) 
[12/25 13:54:29   1383s] (I)      Total:       7919975   1786744       236           0     7980000    ( 0.00%) 
[12/25 13:54:29   1383s] (I)      
[12/25 13:54:29   1383s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/25 13:54:29   1383s] [NR-eGR]                        OverCon           OverCon            
[12/25 13:54:29   1383s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/25 13:54:29   1383s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/25 13:54:29   1383s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:54:29   1383s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:54:29   1383s] [NR-eGR]      M2 ( 2)        36( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/25 13:54:29   1383s] [NR-eGR]      M3 ( 3)        37( 0.02%)         1( 0.00%)   ( 0.02%) 
[12/25 13:54:29   1383s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:54:29   1383s] [NR-eGR]      M5 ( 5)       112( 0.07%)         6( 0.00%)   ( 0.07%) 
[12/25 13:54:29   1383s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:54:29   1383s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:54:29   1383s] [NR-eGR]        Total       185( 0.02%)         7( 0.00%)   ( 0.02%) 
[12/25 13:54:29   1383s] [NR-eGR] 
[12/25 13:54:29   1383s] (I)      Finished Global Routing ( CPU: 2.49 sec, Real: 1.63 sec, Curr Mem: 3159.68 MB )
[12/25 13:54:29   1383s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/25 13:54:29   1383s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/25 13:54:29   1383s] (I)      ============= Track Assignment ============
[12/25 13:54:29   1383s] (I)      Started Track Assignment (4T) ( Curr Mem: 3159.68 MB )
[12/25 13:54:29   1383s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/25 13:54:29   1383s] (I)      Run Multi-thread track assignment
[12/25 13:54:30   1386s] (I)      Finished Track Assignment (4T) ( CPU: 2.25 sec, Real: 0.61 sec, Curr Mem: 3161.68 MB )
[12/25 13:54:30   1386s] (I)      Started Export ( Curr Mem: 3161.68 MB )
[12/25 13:54:30   1387s] [NR-eGR]             Length (um)     Vias 
[12/25 13:54:30   1387s] [NR-eGR] ---------------------------------
[12/25 13:54:30   1387s] [NR-eGR]  M1  (1H)             2   459417 
[12/25 13:54:30   1387s] [NR-eGR]  M2  (2V)        863500   663635 
[12/25 13:54:30   1387s] [NR-eGR]  M3  (3H)       1106457    91577 
[12/25 13:54:30   1387s] [NR-eGR]  M4  (4V)        512047    35709 
[12/25 13:54:30   1387s] [NR-eGR]  M5  (5H)        398740     3353 
[12/25 13:54:30   1387s] [NR-eGR]  M6  (6V)         70154        0 
[12/25 13:54:30   1387s] [NR-eGR]  M7  (7H)             0        0 
[12/25 13:54:30   1387s] [NR-eGR]  M8  (8V)             0        0 
[12/25 13:54:30   1387s] [NR-eGR]  M9  (9H)             0        0 
[12/25 13:54:30   1387s] [NR-eGR] ---------------------------------
[12/25 13:54:30   1387s] [NR-eGR]      Total      2950900  1253691 
[12/25 13:54:30   1387s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:54:30   1387s] [NR-eGR] Total half perimeter of net bounding box: 2222818um
[12/25 13:54:30   1387s] [NR-eGR] Total length: 2950900um, number of vias: 1253691
[12/25 13:54:30   1387s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:54:30   1387s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/25 13:54:30   1387s] [NR-eGR] --------------------------------------------------------------------------
[12/25 13:54:31   1388s] (I)      Finished Export ( CPU: 2.38 sec, Real: 1.64 sec, Curr Mem: 3151.16 MB )
[12/25 13:54:31   1388s] Saved RC grid cleaned up.
[12/25 13:54:31   1388s] [NR-eGR] Finished Early Global Route kernel ( CPU: 8.43 sec, Real: 5.19 sec, Curr Mem: 3151.16 MB )
[12/25 13:54:31   1388s] (I)      ======================================== Runtime Summary ========================================
[12/25 13:54:31   1388s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/25 13:54:31   1388s] (I)      -------------------------------------------------------------------------------------------------
[12/25 13:54:31   1388s] (I)       Early Global Route kernel                   100.00%  561.31 sec  566.50 sec  5.19 sec  8.43 sec 
[12/25 13:54:31   1388s] (I)       +-Import and model                           18.32%  561.31 sec  562.26 sec  0.95 sec  0.95 sec 
[12/25 13:54:31   1388s] (I)       | +-Create place DB                          10.97%  561.31 sec  561.88 sec  0.57 sec  0.57 sec 
[12/25 13:54:31   1388s] (I)       | | +-Import place data                      10.96%  561.31 sec  561.88 sec  0.57 sec  0.57 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Read instances and placement          3.31%  561.31 sec  561.48 sec  0.17 sec  0.17 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Read nets                             7.64%  561.48 sec  561.88 sec  0.40 sec  0.40 sec 
[12/25 13:54:31   1388s] (I)       | +-Create route DB                           6.60%  561.88 sec  562.22 sec  0.34 sec  0.34 sec 
[12/25 13:54:31   1388s] (I)       | | +-Import route data (4T)                  6.60%  561.88 sec  562.22 sec  0.34 sec  0.34 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.54%  561.89 sec  561.91 sec  0.03 sec  0.03 sec 
[12/25 13:54:31   1388s] (I)       | | | | +-Read routing blockages              0.00%  561.89 sec  561.89 sec  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)       | | | | +-Read instance blockages             0.49%  561.89 sec  561.91 sec  0.03 sec  0.03 sec 
[12/25 13:54:31   1388s] (I)       | | | | +-Read PG blockages                   0.04%  561.91 sec  561.91 sec  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)       | | | | +-Read clock blockages                0.00%  561.91 sec  561.91 sec  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)       | | | | +-Read other blockages                0.00%  561.91 sec  561.91 sec  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)       | | | | +-Read boundary cut boxes             0.00%  561.91 sec  561.91 sec  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Read blackboxes                       0.00%  561.91 sec  561.91 sec  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Read prerouted                        2.19%  561.91 sec  562.03 sec  0.11 sec  0.11 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Read unlegalized nets                 0.54%  562.03 sec  562.06 sec  0.03 sec  0.03 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Read nets                             0.82%  562.06 sec  562.10 sec  0.04 sec  0.04 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Set up via pillars                    0.03%  562.11 sec  562.11 sec  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Initialize 3D grid graph              0.03%  562.12 sec  562.12 sec  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Model blockage capacity               1.66%  562.12 sec  562.21 sec  0.09 sec  0.09 sec 
[12/25 13:54:31   1388s] (I)       | | | | +-Initialize 3D capacity              1.61%  562.12 sec  562.21 sec  0.08 sec  0.08 sec 
[12/25 13:54:31   1388s] (I)       | +-Read aux data                             0.00%  562.22 sec  562.22 sec  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)       | +-Others data preparation                   0.22%  562.22 sec  562.23 sec  0.01 sec  0.01 sec 
[12/25 13:54:31   1388s] (I)       | +-Create route kernel                       0.08%  562.23 sec  562.24 sec  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)       +-Global Routing                             31.40%  562.26 sec  563.89 sec  1.63 sec  2.49 sec 
[12/25 13:54:31   1388s] (I)       | +-Initialization                            0.66%  562.26 sec  562.30 sec  0.03 sec  0.03 sec 
[12/25 13:54:31   1388s] (I)       | +-Net group 1                              30.08%  562.30 sec  563.86 sec  1.56 sec  2.42 sec 
[12/25 13:54:31   1388s] (I)       | | +-Generate topology (4T)                  1.40%  562.30 sec  562.37 sec  0.07 sec  0.15 sec 
[12/25 13:54:31   1388s] (I)       | | +-Phase 1a                               10.42%  562.40 sec  562.94 sec  0.54 sec  0.89 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Pattern routing (4T)                  7.57%  562.40 sec  562.79 sec  0.39 sec  0.74 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.44%  562.79 sec  562.87 sec  0.07 sec  0.07 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Add via demand to 2D                  1.40%  562.87 sec  562.94 sec  0.07 sec  0.07 sec 
[12/25 13:54:31   1388s] (I)       | | +-Phase 1b                                3.00%  562.94 sec  563.10 sec  0.16 sec  0.20 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Monotonic routing (4T)                2.95%  562.94 sec  563.09 sec  0.15 sec  0.19 sec 
[12/25 13:54:31   1388s] (I)       | | +-Phase 1c                                0.67%  563.10 sec  563.13 sec  0.03 sec  0.03 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Two level Routing                     0.67%  563.10 sec  563.13 sec  0.03 sec  0.03 sec 
[12/25 13:54:31   1388s] (I)       | | | | +-Two Level Routing (Regular)         0.46%  563.10 sec  563.12 sec  0.02 sec  0.02 sec 
[12/25 13:54:31   1388s] (I)       | | | | +-Two Level Routing (Strong)          0.16%  563.12 sec  563.13 sec  0.01 sec  0.01 sec 
[12/25 13:54:31   1388s] (I)       | | +-Phase 1d                                6.91%  563.13 sec  563.49 sec  0.36 sec  0.36 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Detoured routing                      6.90%  563.13 sec  563.49 sec  0.36 sec  0.36 sec 
[12/25 13:54:31   1388s] (I)       | | +-Phase 1e                                0.02%  563.49 sec  563.49 sec  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Route legalization                    0.00%  563.49 sec  563.49 sec  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)       | | +-Phase 1l                                7.13%  563.49 sec  563.86 sec  0.37 sec  0.76 sec 
[12/25 13:54:31   1388s] (I)       | | | +-Layer assignment (4T)                 6.92%  563.50 sec  563.86 sec  0.36 sec  0.75 sec 
[12/25 13:54:31   1388s] (I)       | +-Clean cong LA                             0.00%  563.86 sec  563.86 sec  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)       +-Export 3D cong map                          0.59%  563.89 sec  563.92 sec  0.03 sec  0.03 sec 
[12/25 13:54:31   1388s] (I)       | +-Export 2D cong map                        0.08%  563.92 sec  563.92 sec  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)       +-Extract Global 3D Wires                     0.62%  564.17 sec  564.21 sec  0.03 sec  0.03 sec 
[12/25 13:54:31   1388s] (I)       +-Track Assignment (4T)                      11.70%  564.21 sec  564.81 sec  0.61 sec  2.25 sec 
[12/25 13:54:31   1388s] (I)       | +-Initialization                            0.14%  564.21 sec  564.21 sec  0.01 sec  0.01 sec 
[12/25 13:54:31   1388s] (I)       | +-Track Assignment Kernel                  11.55%  564.21 sec  564.81 sec  0.60 sec  2.24 sec 
[12/25 13:54:31   1388s] (I)       | +-Free Memory                               0.01%  564.81 sec  564.81 sec  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)       +-Export                                     31.66%  564.82 sec  566.46 sec  1.64 sec  2.38 sec 
[12/25 13:54:31   1388s] (I)       | +-Export DB wires                           7.97%  564.82 sec  565.23 sec  0.41 sec  0.94 sec 
[12/25 13:54:31   1388s] (I)       | | +-Export all nets (4T)                    6.34%  564.85 sec  565.18 sec  0.33 sec  0.73 sec 
[12/25 13:54:31   1388s] (I)       | | +-Set wire vias (4T)                      0.89%  565.18 sec  565.23 sec  0.05 sec  0.18 sec 
[12/25 13:54:31   1388s] (I)       | +-Report wirelength                         6.47%  565.23 sec  565.57 sec  0.34 sec  0.33 sec 
[12/25 13:54:31   1388s] (I)       | +-Update net boxes                          2.06%  565.57 sec  565.67 sec  0.11 sec  0.32 sec 
[12/25 13:54:31   1388s] (I)       | +-Update timing                            15.14%  565.67 sec  566.46 sec  0.79 sec  0.78 sec 
[12/25 13:54:31   1388s] (I)       +-Postprocess design                          0.01%  566.46 sec  566.46 sec  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)      ======================= Summary by functions ========================
[12/25 13:54:31   1388s] (I)       Lv  Step                                      %      Real       CPU 
[12/25 13:54:31   1388s] (I)      ---------------------------------------------------------------------
[12/25 13:54:31   1388s] (I)        0  Early Global Route kernel           100.00%  5.19 sec  8.43 sec 
[12/25 13:54:31   1388s] (I)        1  Export                               31.66%  1.64 sec  2.38 sec 
[12/25 13:54:31   1388s] (I)        1  Global Routing                       31.40%  1.63 sec  2.49 sec 
[12/25 13:54:31   1388s] (I)        1  Import and model                     18.32%  0.95 sec  0.95 sec 
[12/25 13:54:31   1388s] (I)        1  Track Assignment (4T)                11.70%  0.61 sec  2.25 sec 
[12/25 13:54:31   1388s] (I)        1  Extract Global 3D Wires               0.62%  0.03 sec  0.03 sec 
[12/25 13:54:31   1388s] (I)        1  Export 3D cong map                    0.59%  0.03 sec  0.03 sec 
[12/25 13:54:31   1388s] (I)        1  Postprocess design                    0.01%  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)        2  Net group 1                          30.08%  1.56 sec  2.42 sec 
[12/25 13:54:31   1388s] (I)        2  Update timing                        15.14%  0.79 sec  0.78 sec 
[12/25 13:54:31   1388s] (I)        2  Track Assignment Kernel              11.55%  0.60 sec  2.24 sec 
[12/25 13:54:31   1388s] (I)        2  Create place DB                      10.97%  0.57 sec  0.57 sec 
[12/25 13:54:31   1388s] (I)        2  Export DB wires                       7.97%  0.41 sec  0.94 sec 
[12/25 13:54:31   1388s] (I)        2  Create route DB                       6.60%  0.34 sec  0.34 sec 
[12/25 13:54:31   1388s] (I)        2  Report wirelength                     6.47%  0.34 sec  0.33 sec 
[12/25 13:54:31   1388s] (I)        2  Update net boxes                      2.06%  0.11 sec  0.32 sec 
[12/25 13:54:31   1388s] (I)        2  Initialization                        0.80%  0.04 sec  0.04 sec 
[12/25 13:54:31   1388s] (I)        2  Others data preparation               0.22%  0.01 sec  0.01 sec 
[12/25 13:54:31   1388s] (I)        2  Create route kernel                   0.08%  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)        2  Export 2D cong map                    0.08%  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)        3  Import place data                    10.96%  0.57 sec  0.57 sec 
[12/25 13:54:31   1388s] (I)        3  Phase 1a                             10.42%  0.54 sec  0.89 sec 
[12/25 13:54:31   1388s] (I)        3  Phase 1l                              7.13%  0.37 sec  0.76 sec 
[12/25 13:54:31   1388s] (I)        3  Phase 1d                              6.91%  0.36 sec  0.36 sec 
[12/25 13:54:31   1388s] (I)        3  Import route data (4T)                6.60%  0.34 sec  0.34 sec 
[12/25 13:54:31   1388s] (I)        3  Export all nets (4T)                  6.34%  0.33 sec  0.73 sec 
[12/25 13:54:31   1388s] (I)        3  Phase 1b                              3.00%  0.16 sec  0.20 sec 
[12/25 13:54:31   1388s] (I)        3  Generate topology (4T)                1.40%  0.07 sec  0.15 sec 
[12/25 13:54:31   1388s] (I)        3  Set wire vias (4T)                    0.89%  0.05 sec  0.18 sec 
[12/25 13:54:31   1388s] (I)        3  Phase 1c                              0.67%  0.03 sec  0.03 sec 
[12/25 13:54:31   1388s] (I)        3  Phase 1e                              0.02%  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)        4  Read nets                             8.46%  0.44 sec  0.44 sec 
[12/25 13:54:31   1388s] (I)        4  Pattern routing (4T)                  7.57%  0.39 sec  0.74 sec 
[12/25 13:54:31   1388s] (I)        4  Layer assignment (4T)                 6.92%  0.36 sec  0.75 sec 
[12/25 13:54:31   1388s] (I)        4  Detoured routing                      6.90%  0.36 sec  0.36 sec 
[12/25 13:54:31   1388s] (I)        4  Read instances and placement          3.31%  0.17 sec  0.17 sec 
[12/25 13:54:31   1388s] (I)        4  Monotonic routing (4T)                2.95%  0.15 sec  0.19 sec 
[12/25 13:54:31   1388s] (I)        4  Read prerouted                        2.19%  0.11 sec  0.11 sec 
[12/25 13:54:31   1388s] (I)        4  Model blockage capacity               1.66%  0.09 sec  0.09 sec 
[12/25 13:54:31   1388s] (I)        4  Pattern Routing Avoiding Blockages    1.44%  0.07 sec  0.07 sec 
[12/25 13:54:31   1388s] (I)        4  Add via demand to 2D                  1.40%  0.07 sec  0.07 sec 
[12/25 13:54:31   1388s] (I)        4  Two level Routing                     0.67%  0.03 sec  0.03 sec 
[12/25 13:54:31   1388s] (I)        4  Read blockages ( Layer 2-6 )          0.54%  0.03 sec  0.03 sec 
[12/25 13:54:31   1388s] (I)        4  Read unlegalized nets                 0.54%  0.03 sec  0.03 sec 
[12/25 13:54:31   1388s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)        5  Initialize 3D capacity                1.61%  0.08 sec  0.08 sec 
[12/25 13:54:31   1388s] (I)        5  Read instance blockages               0.49%  0.03 sec  0.03 sec 
[12/25 13:54:31   1388s] (I)        5  Two Level Routing (Regular)           0.46%  0.02 sec  0.02 sec 
[12/25 13:54:31   1388s] (I)        5  Two Level Routing (Strong)            0.16%  0.01 sec  0.01 sec 
[12/25 13:54:31   1388s] (I)        5  Read PG blockages                     0.04%  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/25 13:54:31   1388s] Extraction called for design 'toplevel_498' of instances=127094 and nets=121927 using extraction engine 'preRoute' .
[12/25 13:54:31   1388s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/25 13:54:31   1388s] Type 'man IMPEXT-3530' for more detail.
[12/25 13:54:31   1388s] PreRoute RC Extraction called for design toplevel_498.
[12/25 13:54:31   1388s] RC Extraction called in multi-corner(1) mode.
[12/25 13:54:31   1388s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/25 13:54:31   1388s] Type 'man IMPEXT-6197' for more detail.
[12/25 13:54:31   1388s] RCMode: PreRoute
[12/25 13:54:31   1388s]       RC Corner Indexes            0   
[12/25 13:54:31   1388s] Capacitance Scaling Factor   : 1.00000 
[12/25 13:54:31   1388s] Resistance Scaling Factor    : 1.00000 
[12/25 13:54:31   1388s] Clock Cap. Scaling Factor    : 1.00000 
[12/25 13:54:31   1388s] Clock Res. Scaling Factor    : 1.00000 
[12/25 13:54:31   1388s] Shrink Factor                : 1.00000
[12/25 13:54:31   1388s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/25 13:54:32   1388s] LayerId::1 widthSet size::1
[12/25 13:54:32   1388s] LayerId::2 widthSet size::1
[12/25 13:54:32   1388s] LayerId::3 widthSet size::1
[12/25 13:54:32   1388s] LayerId::4 widthSet size::1
[12/25 13:54:32   1388s] LayerId::5 widthSet size::1
[12/25 13:54:32   1388s] LayerId::6 widthSet size::1
[12/25 13:54:32   1388s] LayerId::7 widthSet size::1
[12/25 13:54:32   1388s] LayerId::8 widthSet size::1
[12/25 13:54:32   1388s] LayerId::9 widthSet size::1
[12/25 13:54:32   1388s] Updating RC grid for preRoute extraction ...
[12/25 13:54:32   1388s] eee: pegSigSF::1.070000
[12/25 13:54:32   1388s] Initializing multi-corner resistance tables ...
[12/25 13:54:32   1388s] eee: l::1 avDens::0.107318 usedTrk::17600.100000 availTrk::164000.000000 sigTrk::17600.100000
[12/25 13:54:32   1388s] eee: l::2 avDens::0.270013 usedTrk::43175.002247 availTrk::159900.000000 sigTrk::43175.002247
[12/25 13:54:32   1388s] eee: l::3 avDens::0.345768 usedTrk::55322.830027 availTrk::160000.000000 sigTrk::55322.830027
[12/25 13:54:32   1388s] eee: l::4 avDens::0.160516 usedTrk::25602.365259 availTrk::159500.000000 sigTrk::25602.365259
[12/25 13:54:32   1388s] eee: l::5 avDens::0.129201 usedTrk::19961.574979 availTrk::154500.000000 sigTrk::19961.574979
[12/25 13:54:32   1388s] eee: l::6 avDens::0.043252 usedTrk::3507.721752 availTrk::81100.000000 sigTrk::3507.721752
[12/25 13:54:32   1388s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:54:32   1388s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:54:32   1388s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:54:32   1388s] {RT default_rc_corner 0 6 6 0}
[12/25 13:54:32   1389s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.273762 ; uaWl: 1.000000 ; uaWlH: 0.333375 ; aWlH: 0.000000 ; Pmax: 0.852800 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/25 13:54:33   1389s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 3151.160M)
[12/25 13:54:37   1394s] Compute RC Scale Done ...
[12/25 13:54:37   1394s] OPERPROF: Starting HotSpotCal at level 1, MEM:3151.2M, EPOCH TIME: 1671998077.557631
[12/25 13:54:37   1394s] [hotspot] +------------+---------------+---------------+
[12/25 13:54:37   1394s] [hotspot] |            |   max hotspot | total hotspot |
[12/25 13:54:37   1394s] [hotspot] +------------+---------------+---------------+
[12/25 13:54:37   1394s] [hotspot] | normalized |          0.00 |          0.00 |
[12/25 13:54:37   1394s] [hotspot] +------------+---------------+---------------+
[12/25 13:54:37   1394s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/25 13:54:37   1394s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/25 13:54:37   1394s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.025, REAL:0.020, MEM:3151.2M, EPOCH TIME: 1671998077.577577
[12/25 13:54:37   1394s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 4 -resetVeryShortNets -rescheduleForAdherence  
[12/25 13:54:37   1394s] Begin: GigaOpt Route Type Constraints Refinement
[12/25 13:54:37   1394s] *** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:23:14.2/0:12:02.6 (1.9), mem = 3151.2M
[12/25 13:54:37   1394s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.15
[12/25 13:54:37   1394s] ### Creating RouteCongInterface, started
[12/25 13:54:38   1394s] 
[12/25 13:54:38   1394s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/25 13:54:38   1394s] 
[12/25 13:54:38   1394s] #optDebug: {0, 1.000}
[12/25 13:54:38   1394s] ### Creating RouteCongInterface, finished
[12/25 13:54:38   1394s] Updated routing constraints on 0 nets.
[12/25 13:54:38   1394s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.15
[12/25 13:54:38   1394s] Bottom Preferred Layer:
[12/25 13:54:38   1394s] +-----------+------------+----------+
[12/25 13:54:38   1394s] |   Layer   |    CLK     |   Rule   |
[12/25 13:54:38   1394s] +-----------+------------+----------+
[12/25 13:54:38   1394s] | M3 (z=3)  |        359 | default  |
[12/25 13:54:38   1394s] +-----------+------------+----------+
[12/25 13:54:38   1394s] Via Pillar Rule:
[12/25 13:54:38   1394s]     None
[12/25 13:54:38   1394s] *** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.7/0:00:00.6 (1.2), totSession cpu/real = 0:23:14.9/0:12:03.2 (1.9), mem = 3151.2M
[12/25 13:54:38   1394s] 
[12/25 13:54:38   1394s] =============================================================================================
[12/25 13:54:38   1394s]  Step TAT Report for CongRefineRouteType #4                                     21.10-p004_1
[12/25 13:54:38   1394s] =============================================================================================
[12/25 13:54:38   1394s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:54:38   1394s] ---------------------------------------------------------------------------------------------
[12/25 13:54:38   1394s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  88.5 % )     0:00:00.5 /  0:00:00.5    1.1
[12/25 13:54:38   1394s] [ MISC                   ]          0:00:00.1  (  11.5 % )     0:00:00.1 /  0:00:00.1    1.9
[12/25 13:54:38   1394s] ---------------------------------------------------------------------------------------------
[12/25 13:54:38   1394s]  CongRefineRouteType #4 TOTAL       0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.2
[12/25 13:54:38   1394s] ---------------------------------------------------------------------------------------------
[12/25 13:54:38   1394s] 
[12/25 13:54:38   1394s] End: GigaOpt Route Type Constraints Refinement
[12/25 13:54:38   1395s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/25 13:54:38   1395s] #################################################################################
[12/25 13:54:38   1395s] # Design Stage: PreRoute
[12/25 13:54:38   1395s] # Design Name: toplevel_498
[12/25 13:54:38   1395s] # Design Mode: 90nm
[12/25 13:54:38   1395s] # Analysis Mode: MMMC Non-OCV 
[12/25 13:54:38   1395s] # Parasitics Mode: No SPEF/RCDB 
[12/25 13:54:38   1395s] # Signoff Settings: SI Off 
[12/25 13:54:38   1395s] #################################################################################
[12/25 13:54:39   1399s] Topological Sorting (REAL = 0:00:00.0, MEM = 3149.2M, InitMEM = 3149.2M)
[12/25 13:54:40   1401s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/25 13:54:40   1401s] Calculate delays in BcWc mode...
[12/25 13:54:40   1401s] Start delay calculation (fullDC) (4 T). (MEM=3149.16)
[12/25 13:54:41   1402s] End AAE Lib Interpolated Model. (MEM=3161.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:54:47   1424s] Total number of fetched objects 118364
[12/25 13:54:47   1425s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/25 13:54:47   1425s] End delay calculation. (MEM=3225.07 CPU=0:00:20.1 REAL=0:00:05.0)
[12/25 13:54:47   1425s] End delay calculation (fullDC). (MEM=3225.07 CPU=0:00:24.4 REAL=0:00:07.0)
[12/25 13:54:47   1425s] *** CDM Built up (cpu=0:00:30.5  real=0:00:09.0  mem= 3225.1M) ***
[12/25 13:54:48   1428s] Begin: GigaOpt postEco DRV Optimization
[12/25 13:54:48   1428s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[12/25 13:54:48   1428s] *** DrvOpt #7 [begin] : totSession cpu/real = 0:23:48.9/0:12:13.6 (1.9), mem = 3256.1M
[12/25 13:54:48   1429s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:54:48   1429s] Info: 359 nets with fixed/cover wires excluded.
[12/25 13:54:48   1429s] Info: 359 clock nets excluded from IPO operation.
[12/25 13:54:48   1429s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.16
[12/25 13:54:48   1429s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:54:48   1429s] ### Creating PhyDesignMc. totSessionCpu=0:23:49 mem=3256.1M
[12/25 13:54:48   1429s] OPERPROF: Starting DPlace-Init at level 1, MEM:3256.1M, EPOCH TIME: 1671998088.938865
[12/25 13:54:48   1429s] z: 2, totalTracks: 1
[12/25 13:54:48   1429s] z: 4, totalTracks: 1
[12/25 13:54:48   1429s] z: 6, totalTracks: 1
[12/25 13:54:48   1429s] z: 8, totalTracks: 1
[12/25 13:54:49   1429s] All LLGs are deleted
[12/25 13:54:49   1429s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3256.1M, EPOCH TIME: 1671998089.003112
[12/25 13:54:49   1429s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3256.1M, EPOCH TIME: 1671998089.003911
[12/25 13:54:49   1429s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3256.1M, EPOCH TIME: 1671998089.051383
[12/25 13:54:49   1429s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3256.1M, EPOCH TIME: 1671998089.055386
[12/25 13:54:49   1429s] Core basic site is TSMC65ADV10TSITE
[12/25 13:54:49   1429s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3256.1M, EPOCH TIME: 1671998089.060170
[12/25 13:54:49   1429s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.008, MEM:3257.1M, EPOCH TIME: 1671998089.068254
[12/25 13:54:49   1429s] Fast DP-INIT is on for default
[12/25 13:54:49   1429s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.055, REAL:0.042, MEM:3257.1M, EPOCH TIME: 1671998089.097649
[12/25 13:54:49   1429s] 
[12/25 13:54:49   1429s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:54:49   1429s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.108, REAL:0.095, MEM:3257.1M, EPOCH TIME: 1671998089.146523
[12/25 13:54:49   1429s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3257.1MB).
[12/25 13:54:49   1429s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.247, REAL:0.236, MEM:3257.1M, EPOCH TIME: 1671998089.174518
[12/25 13:54:49   1430s] TotalInstCnt at PhyDesignMc Initialization: 115,094
[12/25 13:54:49   1430s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:51 mem=3257.1M
[12/25 13:54:49   1430s] ### Creating RouteCongInterface, started
[12/25 13:54:50   1431s] 
[12/25 13:54:50   1431s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/25 13:54:50   1431s] 
[12/25 13:54:50   1431s] #optDebug: {0, 1.000}
[12/25 13:54:50   1431s] ### Creating RouteCongInterface, finished
[12/25 13:54:50   1431s] ### Creating LA Mngr. totSessionCpu=0:23:51 mem=3257.1M
[12/25 13:54:50   1431s] ### Creating LA Mngr, finished. totSessionCpu=0:23:51 mem=3257.1M
[12/25 13:54:52   1436s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3350.6M, EPOCH TIME: 1671998092.983650
[12/25 13:54:52   1436s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3350.6M, EPOCH TIME: 1671998092.986416
[12/25 13:54:54   1439s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 13:54:54   1439s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/25 13:54:54   1439s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 13:54:54   1439s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/25 13:54:54   1439s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 13:54:54   1439s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 13:54:55   1439s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 13:54:55   1439s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/25 13:54:55   1440s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0| 83.49%|          |         |
[12/25 13:54:55   1440s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 13:54:55   1440s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 13:54:55   1440s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/25 13:54:55   1440s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0| 83.49%| 0:00:00.0|  3366.6M|
[12/25 13:54:55   1440s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 13:54:55   1440s] 
[12/25 13:54:55   1440s] *** Finish DRV Fixing (cpu=0:00:03.8 real=0:00:03.0 mem=3366.6M) ***
[12/25 13:54:55   1440s] 
[12/25 13:54:55   1440s] Total-nets :: 118293, Stn-nets :: 0, ratio :: 0 %
[12/25 13:54:55   1440s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3255.6M, EPOCH TIME: 1671998095.302526
[12/25 13:54:55   1440s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.029, REAL:0.029, MEM:3039.6M, EPOCH TIME: 1671998095.331213
[12/25 13:54:55   1440s] TotalInstCnt at PhyDesignMc Destruction: 115,094
[12/25 13:54:55   1440s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.16
[12/25 13:54:55   1440s] *** DrvOpt #7 [finish] : cpu/real = 0:00:11.3/0:00:06.8 (1.7), totSession cpu/real = 0:24:00.2/0:12:20.4 (1.9), mem = 3039.6M
[12/25 13:54:55   1440s] 
[12/25 13:54:55   1440s] =============================================================================================
[12/25 13:54:55   1440s]  Step TAT Report for DrvOpt #7                                                  21.10-p004_1
[12/25 13:54:55   1440s] =============================================================================================
[12/25 13:54:55   1440s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:54:55   1440s] ---------------------------------------------------------------------------------------------
[12/25 13:54:55   1440s] [ SlackTraversorInit     ]      1   0:00:01.6  (  23.0 % )     0:00:01.6 /  0:00:02.4    1.5
[12/25 13:54:55   1440s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:54:55   1440s] [ PlacerInterfaceInit    ]      1   0:00:00.9  (  12.9 % )     0:00:00.9 /  0:00:01.4    1.6
[12/25 13:54:55   1440s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   7.7 % )     0:00:00.5 /  0:00:00.5    1.0
[12/25 13:54:55   1440s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:54:55   1440s] [ DrvFindVioNets         ]      2   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.9    3.6
[12/25 13:54:55   1440s] [ DrvComputeSummary      ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.2    1.9
[12/25 13:54:55   1440s] [ MISC                   ]          0:00:03.5  (  51.4 % )     0:00:03.5 /  0:00:05.9    1.7
[12/25 13:54:55   1440s] ---------------------------------------------------------------------------------------------
[12/25 13:54:55   1440s]  DrvOpt #7 TOTAL                    0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:11.3    1.7
[12/25 13:54:55   1440s] ---------------------------------------------------------------------------------------------
[12/25 13:54:55   1440s] 
[12/25 13:54:55   1440s] End: GigaOpt postEco DRV Optimization
[12/25 13:54:57   1441s] GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.007 (bump = 0.007)
[12/25 13:54:57   1441s] GigaOpt: Skipping nonLegal postEco optimization
[12/25 13:54:57   1442s] Design TNS changes after trial route: 0.000 -> -0.007
[12/25 13:54:57   1442s] Begin: GigaOpt TNS non-legal recovery
[12/25 13:54:57   1442s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 4 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/25 13:54:58   1443s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:54:58   1443s] Info: 359 nets with fixed/cover wires excluded.
[12/25 13:54:58   1443s] Info: 359 clock nets excluded from IPO operation.
[12/25 13:54:58   1443s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:24:03.2/0:12:23.4 (1.9), mem = 3042.6M
[12/25 13:54:58   1443s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.17
[12/25 13:54:58   1443s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:54:58   1443s] ### Creating PhyDesignMc. totSessionCpu=0:24:03 mem=3042.6M
[12/25 13:54:58   1443s] OPERPROF: Starting DPlace-Init at level 1, MEM:3042.6M, EPOCH TIME: 1671998098.389006
[12/25 13:54:58   1443s] z: 2, totalTracks: 1
[12/25 13:54:58   1443s] z: 4, totalTracks: 1
[12/25 13:54:58   1443s] z: 6, totalTracks: 1
[12/25 13:54:58   1443s] z: 8, totalTracks: 1
[12/25 13:54:58   1443s] #spOpts: VtWidth mergeVia=F 
[12/25 13:54:58   1443s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3042.6M, EPOCH TIME: 1671998098.490419
[12/25 13:54:58   1443s] 
[12/25 13:54:58   1443s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:54:58   1443s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.121, REAL:0.122, MEM:3042.6M, EPOCH TIME: 1671998098.612255
[12/25 13:54:58   1443s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3042.6MB).
[12/25 13:54:58   1443s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.251, REAL:0.253, MEM:3042.6M, EPOCH TIME: 1671998098.641592
[12/25 13:54:59   1444s] TotalInstCnt at PhyDesignMc Initialization: 115,094
[12/25 13:54:59   1444s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:05 mem=3051.3M
[12/25 13:54:59   1444s] ### Creating RouteCongInterface, started
[12/25 13:54:59   1445s] 
[12/25 13:54:59   1445s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.8500} 
[12/25 13:54:59   1445s] 
[12/25 13:54:59   1445s] #optDebug: {0, 1.000}
[12/25 13:54:59   1445s] ### Creating RouteCongInterface, finished
[12/25 13:54:59   1445s] ### Creating LA Mngr. totSessionCpu=0:24:05 mem=3051.3M
[12/25 13:54:59   1445s] ### Creating LA Mngr, finished. totSessionCpu=0:24:05 mem=3051.3M
[12/25 13:55:02   1447s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:55:02   1447s] *info: 359 clock nets excluded
[12/25 13:55:02   1447s] *info: 2 special nets excluded.
[12/25 13:55:02   1447s] *info: 2 external nets with a tri-state driver excluded.
[12/25 13:55:02   1447s] *info: 14 multi-driver nets excluded.
[12/25 13:55:02   1447s] *info: 3632 no-driver nets excluded.
[12/25 13:55:02   1447s] *info: 359 nets with fixed/cover wires excluded.
[12/25 13:55:03   1448s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2702082.2
[12/25 13:55:05   1454s] PathGroup :  CLOCK  TargetSlack : 0 
[12/25 13:55:07   1457s] ** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.007 Density 83.49
[12/25 13:55:07   1458s] Optimizer TNS Opt
[12/25 13:55:07   1458s] OptDebug: Start of Optimizer TNS Pass:
+-------------+------+------+
|Path Group   |   WNS|   TNS|
+-------------+------+------+
|CLOCK default|-0.007|-0.007|
|HEPG         | 0.000| 0.000|
|All Paths    |-0.007|-0.007|
+-------------+------+------+

[12/25 13:55:07   1458s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3255.2M, EPOCH TIME: 1671998107.094681
[12/25 13:55:07   1458s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:3255.2M, EPOCH TIME: 1671998107.096638
[12/25 13:55:07   1458s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[12/25 13:55:07   1458s] Info: End MT loop @oiCellDelayCachingJob.
[12/25 13:55:07   1458s] Active Path Group: CLOCK default 
[12/25 13:55:07   1459s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/25 13:55:07   1459s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/25 13:55:07   1459s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/25 13:55:07   1459s] |  -0.007|   -0.007|  -0.007|   -0.007|   83.49%|   0:00:00.0| 3248.2M|  slowView|  default| vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/ |
[12/25 13:55:07   1459s] |        |         |        |         |         |            |        |          |         | R_25/D                                             |
[12/25 13:55:08   1459s] |   0.000|    0.004|   0.000|    0.000|   83.49%|   0:00:01.0| 3360.8M|  slowView|       NA| NA                                                 |
[12/25 13:55:08   1459s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/25 13:55:08   1459s] 
[12/25 13:55:08   1459s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=3360.8M) ***
[12/25 13:55:08   1459s] 
[12/25 13:55:08   1459s] *** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=3360.8M) ***
[12/25 13:55:08   1459s] OptDebug: End of Optimizer TNS Pass:
+-------------+-----+-----+
|Path Group   |  WNS|  TNS|
+-------------+-----+-----+
|CLOCK default|0.004|0.000|
|HEPG         |0.000|0.000|
|All Paths    |0.004|0.000|
+-------------+-----+-----+

[12/25 13:55:08   1459s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2702082.2
[12/25 13:55:08   1459s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3360.8M, EPOCH TIME: 1671998108.472645
[12/25 13:55:08   1459s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.021, REAL:0.021, MEM:3358.8M, EPOCH TIME: 1671998108.494036
[12/25 13:55:08   1459s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3358.8M, EPOCH TIME: 1671998108.521244
[12/25 13:55:08   1459s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3358.8M, EPOCH TIME: 1671998108.521364
[12/25 13:55:08   1460s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3358.8M, EPOCH TIME: 1671998108.620867
[12/25 13:55:08   1460s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.124, REAL:0.124, MEM:3358.8M, EPOCH TIME: 1671998108.744994
[12/25 13:55:08   1460s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.251, REAL:0.253, MEM:3358.8M, EPOCH TIME: 1671998108.773902
[12/25 13:55:08   1460s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.252, REAL:0.253, MEM:3358.8M, EPOCH TIME: 1671998108.773952
[12/25 13:55:08   1460s] TDRefine: refinePlace mode is spiral
[12/25 13:55:08   1460s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2702082.12
[12/25 13:55:08   1460s] OPERPROF: Starting RefinePlace at level 1, MEM:3358.8M, EPOCH TIME: 1671998108.774024
[12/25 13:55:08   1460s] *** Starting refinePlace (0:24:20 mem=3358.8M) ***
[12/25 13:55:08   1460s] Total net bbox length = 2.223e+06 (1.163e+06 1.060e+06) (ext = 1.413e+03)
[12/25 13:55:08   1460s] 
[12/25 13:55:08   1460s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:55:08   1460s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/25 13:55:08   1460s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:55:08   1460s] Enhanced MH flow has been turned off for floorplan mode.
[12/25 13:55:08   1460s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/25 13:55:08   1460s] Type 'man IMPSP-5140' for more detail.
[12/25 13:55:08   1460s] **WARN: (IMPSP-315):	Found 127094 instances insts with no PG Term connections.
[12/25 13:55:08   1460s] Type 'man IMPSP-315' for more detail.
[12/25 13:55:08   1460s] (I)      Default power domain name = toplevel_498
[12/25 13:55:08   1460s] .Default power domain name = toplevel_498
[12/25 13:55:08   1460s] .
[12/25 13:55:08   1460s] Starting Small incrNP...
[12/25 13:55:08   1460s] User Input Parameters:
[12/25 13:55:08   1460s] - Congestion Driven    : Off
[12/25 13:55:08   1460s] - Timing Driven        : Off
[12/25 13:55:08   1460s] - Area-Violation Based : Off
[12/25 13:55:08   1460s] - Start Rollback Level : -5
[12/25 13:55:08   1460s] - Legalized            : On
[12/25 13:55:08   1460s] - Window Based         : Off
[12/25 13:55:08   1460s] - eDen incr mode       : Off
[12/25 13:55:08   1460s] - Small incr mode      : On
[12/25 13:55:08   1460s] 
[12/25 13:55:08   1460s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:3358.8M, EPOCH TIME: 1671998108.996122
[12/25 13:55:09   1460s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.059, REAL:0.060, MEM:3358.8M, EPOCH TIME: 1671998109.056256
[12/25 13:55:09   1460s] default core: bins with density > 0.750 = 89.56 % ( 1433 / 1600 )
[12/25 13:55:09   1460s] Density distribution unevenness ratio = 3.009%
[12/25 13:55:09   1460s] cost 0.972449, thresh 1.000000
[12/25 13:55:09   1460s] Skipped incrNP (cpu=0:00:00.1, real=0:00:01.0, mem=3358.8M)
[12/25 13:55:09   1460s] End of Small incrNP (cpu=0:00:00.1, real=0:00:01.0)
[12/25 13:55:09   1460s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3358.8M, EPOCH TIME: 1671998109.056565
[12/25 13:55:09   1460s] Starting refinePlace ...
[12/25 13:55:09   1460s] Default power domain name = toplevel_498
[12/25 13:55:09   1460s] .One DDP V2 for no tweak run.
[12/25 13:55:09   1460s] Default power domain name = toplevel_498
[12/25 13:55:09   1460s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/25 13:55:09   1460s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=3388.6MB) @(0:24:21 - 0:24:21).
[12/25 13:55:09   1460s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:55:09   1460s] wireLenOptFixPriorityInst 30605 inst fixed
[12/25 13:55:09   1461s] 
[12/25 13:55:09   1461s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/25 13:55:10   1463s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/25 13:55:10   1463s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:00.0)
[12/25 13:55:10   1463s] [CPU] RefinePlace/Commit (cpu=0:00:01.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/25 13:55:10   1463s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:01.0, mem=3388.6MB) @(0:24:21 - 0:24:23).
[12/25 13:55:10   1463s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:55:10   1463s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 3388.6MB
[12/25 13:55:10   1463s] Statistics of distance of Instance movement in refine placement:
[12/25 13:55:10   1463s]   maximum (X+Y) =         0.00 um
[12/25 13:55:10   1463s]   mean    (X+Y) =         0.00 um
[12/25 13:55:10   1463s] Summary Report:
[12/25 13:55:10   1463s] Instances move: 0 (out of 114736 movable)
[12/25 13:55:10   1463s] Instances flipped: 0
[12/25 13:55:10   1463s] Mean displacement: 0.00 um
[12/25 13:55:10   1463s] Max displacement: 0.00 um 
[12/25 13:55:10   1463s] Total instances moved : 0
[12/25 13:55:10   1463s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.688, REAL:1.732, MEM:3388.6M, EPOCH TIME: 1671998110.788361
[12/25 13:55:10   1463s] Total net bbox length = 2.223e+06 (1.163e+06 1.060e+06) (ext = 1.413e+03)
[12/25 13:55:10   1463s] Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 3388.6MB
[12/25 13:55:10   1463s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:02.0, mem=3388.6MB) @(0:24:20 - 0:24:23).
[12/25 13:55:10   1463s] *** Finished refinePlace (0:24:23 mem=3388.6M) ***
[12/25 13:55:10   1463s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2702082.12
[12/25 13:55:10   1463s] OPERPROF: Finished RefinePlace at level 1, CPU:3.040, REAL:2.086, MEM:3388.6M, EPOCH TIME: 1671998110.860090
[12/25 13:55:11   1463s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3388.6M, EPOCH TIME: 1671998111.383252
[12/25 13:55:11   1463s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:3358.6M, EPOCH TIME: 1671998111.403560
[12/25 13:55:11   1463s] *** maximum move = 0.00 um ***
[12/25 13:55:11   1463s] *** Finished re-routing un-routed nets (3358.6M) ***
[12/25 13:55:11   1464s] OPERPROF: Starting DPlace-Init at level 1, MEM:3358.6M, EPOCH TIME: 1671998111.609592
[12/25 13:55:11   1464s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3358.6M, EPOCH TIME: 1671998111.714524
[12/25 13:55:11   1464s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.139, REAL:0.140, MEM:3358.6M, EPOCH TIME: 1671998111.854507
[12/25 13:55:11   1464s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.273, REAL:0.274, MEM:3358.6M, EPOCH TIME: 1671998111.883830
[12/25 13:55:12   1465s] 
[12/25 13:55:12   1465s] *** Finish Physical Update (cpu=0:00:05.6 real=0:00:04.0 mem=3358.6M) ***
[12/25 13:55:12   1465s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2702082.2
[12/25 13:55:13   1466s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 83.49
[12/25 13:55:13   1466s] OptDebug: End of Setup Fixing:
+-------------+-----+-----+
|Path Group   |  WNS|  TNS|
+-------------+-----+-----+
|CLOCK default|0.004|0.000|
|HEPG         |0.000|0.000|
|All Paths    |0.004|0.000|
+-------------+-----+-----+

[12/25 13:55:13   1466s] 
[12/25 13:55:13   1466s] *** Finish post-CTS Setup Fixing (cpu=0:00:17.8 real=0:00:10.0 mem=3358.6M) ***
[12/25 13:55:13   1466s] 
[12/25 13:55:13   1466s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2702082.2
[12/25 13:55:13   1466s] Total-nets :: 118293, Stn-nets :: 5, ratio :: 0.00422679 %
[12/25 13:55:13   1466s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3248.4M, EPOCH TIME: 1671998113.434993
[12/25 13:55:13   1466s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.022, REAL:0.023, MEM:3050.4M, EPOCH TIME: 1671998113.457635
[12/25 13:55:13   1466s] TotalInstCnt at PhyDesignMc Destruction: 115,094
[12/25 13:55:13   1466s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.17
[12/25 13:55:13   1466s] *** TnsOpt #1 [finish] : cpu/real = 0:00:23.1/0:00:15.1 (1.5), totSession cpu/real = 0:24:26.4/0:12:38.5 (1.9), mem = 3050.4M
[12/25 13:55:13   1466s] 
[12/25 13:55:13   1466s] =============================================================================================
[12/25 13:55:13   1466s]  Step TAT Report for TnsOpt #1                                                  21.10-p004_1
[12/25 13:55:13   1466s] =============================================================================================
[12/25 13:55:13   1466s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:55:13   1466s] ---------------------------------------------------------------------------------------------
[12/25 13:55:13   1466s] [ SlackTraversorInit     ]      2   0:00:02.7  (  18.1 % )     0:00:02.7 /  0:00:04.2    1.5
[12/25 13:55:13   1466s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:55:13   1466s] [ PlacerInterfaceInit    ]      1   0:00:00.9  (   5.9 % )     0:00:00.9 /  0:00:01.4    1.6
[12/25 13:55:13   1466s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   3.5 % )     0:00:00.5 /  0:00:00.5    1.0
[12/25 13:55:13   1466s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:55:13   1466s] [ TransformInit          ]      1   0:00:03.3  (  22.1 % )     0:00:03.3 /  0:00:03.3    1.0
[12/25 13:55:13   1466s] [ OptimizationStep       ]      1   0:00:00.5  (   3.3 % )     0:00:00.8 /  0:00:00.9    1.2
[12/25 13:55:13   1466s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.5    1.6
[12/25 13:55:13   1466s] [ OptGetWeight           ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[12/25 13:55:13   1466s] [ OptEval                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.1
[12/25 13:55:13   1466s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:55:13   1466s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:55:13   1466s] [ IncrDelayCalc          ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:55:13   1466s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/25 13:55:13   1466s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:55:13   1466s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:55:13   1466s] [ RefinePlace            ]      1   0:00:04.1  (  27.1 % )     0:00:04.1 /  0:00:05.6    1.4
[12/25 13:55:13   1466s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.2    1.9
[12/25 13:55:13   1466s] [ MISC                   ]          0:00:02.7  (  18.2 % )     0:00:02.7 /  0:00:07.2    2.6
[12/25 13:55:13   1466s] ---------------------------------------------------------------------------------------------
[12/25 13:55:13   1466s]  TnsOpt #1 TOTAL                    0:00:15.1  ( 100.0 % )     0:00:15.1 /  0:00:23.1    1.5
[12/25 13:55:13   1466s] ---------------------------------------------------------------------------------------------
[12/25 13:55:13   1466s] 
[12/25 13:55:13   1466s] End: GigaOpt TNS non-legal recovery
[12/25 13:55:13   1466s] OPERPROF: Starting checkPlace at level 1, MEM:3050.4M, EPOCH TIME: 1671998113.487974
[12/25 13:55:13   1466s] z: 2, totalTracks: 1
[12/25 13:55:13   1466s] z: 4, totalTracks: 1
[12/25 13:55:13   1466s] z: 6, totalTracks: 1
[12/25 13:55:13   1466s] z: 8, totalTracks: 1
[12/25 13:55:13   1466s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3050.4M, EPOCH TIME: 1671998113.545464
[12/25 13:55:13   1466s] 
[12/25 13:55:13   1466s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:55:13   1466s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.092, REAL:0.093, MEM:3050.4M, EPOCH TIME: 1671998113.638253
[12/25 13:55:13   1466s] Begin checking placement ... (start mem=3050.4M, init mem=3050.4M)
[12/25 13:55:13   1466s] 
[12/25 13:55:13   1466s] Running CheckPlace using 4 threads!...
[12/25 13:55:14   1468s] 
[12/25 13:55:14   1468s] ...checkPlace MT is done!
[12/25 13:55:14   1468s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3051.9M, EPOCH TIME: 1671998114.396737
[12/25 13:55:14   1468s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.056, REAL:0.056, MEM:3051.9M, EPOCH TIME: 1671998114.452587
[12/25 13:55:14   1468s] *info: Placed = 127094         (Fixed = 12358)
[12/25 13:55:14   1468s] *info: Unplaced = 0           
[12/25 13:55:14   1468s] Placement Density:83.49%(522550/625920)
[12/25 13:55:14   1468s] Placement Density (including fixed std cells):83.85%(536630/640000)
[12/25 13:55:14   1468s] All LLGs are deleted
[12/25 13:55:14   1468s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3051.9M, EPOCH TIME: 1671998114.489695
[12/25 13:55:14   1468s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.041, REAL:0.042, MEM:3051.9M, EPOCH TIME: 1671998114.531289
[12/25 13:55:14   1468s] Finished checkPlace (total: cpu=0:00:02.3, real=0:00:01.0; vio checks: cpu=0:00:02.1, real=0:00:01.0; mem=3051.9M)
[12/25 13:55:14   1468s] OPERPROF: Finished checkPlace at level 1, CPU:2.286, REAL:1.047, MEM:3051.9M, EPOCH TIME: 1671998114.534800
[12/25 13:55:14   1468s] #optDebug: fT-D <X 1 0 0 0>
[12/25 13:55:14   1468s] Register exp ratio and priority group on 0 nets on 118293 nets : 
[12/25 13:55:15   1469s] 
[12/25 13:55:15   1469s] Active setup views:
[12/25 13:55:15   1469s]  slowView
[12/25 13:55:15   1469s]   Dominating endpoints: 0
[12/25 13:55:15   1469s]   Dominating TNS: -0.000
[12/25 13:55:15   1469s] 
[12/25 13:55:16   1470s] Extraction called for design 'toplevel_498' of instances=127094 and nets=121927 using extraction engine 'preRoute' .
[12/25 13:55:16   1470s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/25 13:55:16   1470s] Type 'man IMPEXT-3530' for more detail.
[12/25 13:55:16   1470s] PreRoute RC Extraction called for design toplevel_498.
[12/25 13:55:16   1470s] RC Extraction called in multi-corner(1) mode.
[12/25 13:55:16   1470s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/25 13:55:16   1470s] Type 'man IMPEXT-6197' for more detail.
[12/25 13:55:16   1470s] RCMode: PreRoute
[12/25 13:55:16   1470s]       RC Corner Indexes            0   
[12/25 13:55:16   1470s] Capacitance Scaling Factor   : 1.00000 
[12/25 13:55:16   1470s] Resistance Scaling Factor    : 1.00000 
[12/25 13:55:16   1470s] Clock Cap. Scaling Factor    : 1.00000 
[12/25 13:55:16   1470s] Clock Res. Scaling Factor    : 1.00000 
[12/25 13:55:16   1470s] Shrink Factor                : 1.00000
[12/25 13:55:16   1470s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/25 13:55:16   1470s] RC Grid backup saved.
[12/25 13:55:16   1470s] LayerId::1 widthSet size::1
[12/25 13:55:16   1470s] LayerId::2 widthSet size::1
[12/25 13:55:16   1470s] LayerId::3 widthSet size::1
[12/25 13:55:16   1470s] LayerId::4 widthSet size::1
[12/25 13:55:16   1470s] LayerId::5 widthSet size::1
[12/25 13:55:16   1470s] LayerId::6 widthSet size::1
[12/25 13:55:16   1470s] LayerId::7 widthSet size::1
[12/25 13:55:16   1470s] LayerId::8 widthSet size::1
[12/25 13:55:16   1470s] LayerId::9 widthSet size::1
[12/25 13:55:16   1470s] Skipped RC grid update for preRoute extraction.
[12/25 13:55:16   1470s] eee: pegSigSF::1.070000
[12/25 13:55:16   1470s] Initializing multi-corner resistance tables ...
[12/25 13:55:16   1471s] eee: l::1 avDens::0.107318 usedTrk::17600.100000 availTrk::164000.000000 sigTrk::17600.100000
[12/25 13:55:16   1471s] eee: l::2 avDens::0.270013 usedTrk::43175.002247 availTrk::159900.000000 sigTrk::43175.002247
[12/25 13:55:16   1471s] eee: l::3 avDens::0.345768 usedTrk::55322.830027 availTrk::160000.000000 sigTrk::55322.830027
[12/25 13:55:16   1471s] eee: l::4 avDens::0.160516 usedTrk::25602.365259 availTrk::159500.000000 sigTrk::25602.365259
[12/25 13:55:16   1471s] eee: l::5 avDens::0.129201 usedTrk::19961.574979 availTrk::154500.000000 sigTrk::19961.574979
[12/25 13:55:16   1471s] eee: l::6 avDens::0.043252 usedTrk::3507.721752 availTrk::81100.000000 sigTrk::3507.721752
[12/25 13:55:16   1471s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:55:16   1471s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:55:16   1471s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 13:55:16   1471s] {RT default_rc_corner 0 6 6 0}
[12/25 13:55:16   1471s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.273762 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.852800 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/25 13:55:17   1471s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 3138.230M)
[12/25 13:55:17   1471s] Starting delay calculation for Setup views
[12/25 13:55:17   1471s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/25 13:55:17   1471s] #################################################################################
[12/25 13:55:17   1471s] # Design Stage: PreRoute
[12/25 13:55:17   1471s] # Design Name: toplevel_498
[12/25 13:55:17   1471s] # Design Mode: 90nm
[12/25 13:55:17   1471s] # Analysis Mode: MMMC Non-OCV 
[12/25 13:55:17   1471s] # Parasitics Mode: No SPEF/RCDB 
[12/25 13:55:17   1471s] # Signoff Settings: SI Off 
[12/25 13:55:17   1471s] #################################################################################
[12/25 13:55:19   1476s] Topological Sorting (REAL = 0:00:01.0, MEM = 3128.2M, InitMEM = 3128.2M)
[12/25 13:55:19   1477s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/25 13:55:19   1477s] Calculate delays in BcWc mode...
[12/25 13:55:19   1477s] Start delay calculation (fullDC) (4 T). (MEM=3128.23)
[12/25 13:55:20   1478s] End AAE Lib Interpolated Model. (MEM=3140.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:55:26   1501s] Total number of fetched objects 118364
[12/25 13:55:26   1501s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/25 13:55:26   1501s] End delay calculation. (MEM=3185.55 CPU=0:00:19.9 REAL=0:00:05.0)
[12/25 13:55:26   1501s] End delay calculation (fullDC). (MEM=3185.55 CPU=0:00:24.0 REAL=0:00:07.0)
[12/25 13:55:26   1501s] *** CDM Built up (cpu=0:00:30.1  real=0:00:09.0  mem= 3185.6M) ***
[12/25 13:55:27   1505s] *** Done Building Timing Graph (cpu=0:00:33.5 real=0:00:10.0 totSessionCpu=0:25:05 mem=3216.6M)
[12/25 13:55:28   1506s] Started Early Global Route kernel ( Curr Mem: 3216.55 MB )
[12/25 13:55:28   1506s] (I)      ==================== Layers =====================
[12/25 13:55:28   1506s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:55:28   1506s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 13:55:28   1506s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:55:28   1506s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 13:55:28   1506s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 13:55:28   1506s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 13:55:28   1506s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 13:55:28   1506s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 13:55:28   1506s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 13:55:28   1506s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 13:55:28   1506s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 13:55:28   1506s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 13:55:28   1506s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 13:55:28   1506s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 13:55:28   1506s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 13:55:28   1506s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 13:55:28   1506s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 13:55:28   1506s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 13:55:28   1506s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 13:55:28   1506s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 13:55:28   1506s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:55:28   1506s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 13:55:28   1506s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 13:55:28   1506s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 13:55:28   1506s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 13:55:28   1506s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 13:55:28   1506s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:55:28   1506s] (I)      Started Import and model ( Curr Mem: 3216.55 MB )
[12/25 13:55:28   1506s] (I)      Default power domain name = toplevel_498
[12/25 13:55:28   1506s] .== Non-default Options ==
[12/25 13:55:28   1506s] (I)      Build term to term wires                           : false
[12/25 13:55:28   1506s] (I)      Maximum routing layer                              : 6
[12/25 13:55:28   1506s] (I)      Number of threads                                  : 4
[12/25 13:55:28   1506s] (I)      Method to set GCell size                           : row
[12/25 13:55:28   1506s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/25 13:55:28   1506s] (I)      Use row-based GCell size
[12/25 13:55:28   1506s] (I)      Use row-based GCell align
[12/25 13:55:28   1506s] (I)      layer 0 area = 168000
[12/25 13:55:28   1506s] (I)      layer 1 area = 208000
[12/25 13:55:28   1506s] (I)      layer 2 area = 208000
[12/25 13:55:28   1506s] (I)      layer 3 area = 208000
[12/25 13:55:28   1506s] (I)      layer 4 area = 208000
[12/25 13:55:28   1506s] (I)      layer 5 area = 208000
[12/25 13:55:28   1506s] (I)      GCell unit size   : 4000
[12/25 13:55:28   1506s] (I)      GCell multiplier  : 1
[12/25 13:55:28   1506s] (I)      GCell row height  : 4000
[12/25 13:55:28   1506s] (I)      Actual row height : 4000
[12/25 13:55:28   1506s] (I)      GCell align ref   : 0 0
[12/25 13:55:28   1506s] [NR-eGR] Track table information for default rule: 
[12/25 13:55:28   1506s] [NR-eGR] M1 has no routable track
[12/25 13:55:28   1506s] [NR-eGR] M2 has single uniform track structure
[12/25 13:55:28   1506s] [NR-eGR] M3 has single uniform track structure
[12/25 13:55:28   1506s] [NR-eGR] M4 has single uniform track structure
[12/25 13:55:28   1506s] [NR-eGR] M5 has single uniform track structure
[12/25 13:55:28   1506s] [NR-eGR] M6 has single uniform track structure
[12/25 13:55:28   1506s] (I)      =============== Default via ================
[12/25 13:55:28   1506s] (I)      +---+------------------+-------------------+
[12/25 13:55:28   1506s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/25 13:55:28   1506s] (I)      +---+------------------+-------------------+
[12/25 13:55:28   1506s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/25 13:55:28   1506s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/25 13:55:28   1506s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/25 13:55:28   1506s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/25 13:55:28   1506s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/25 13:55:28   1506s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/25 13:55:28   1506s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/25 13:55:28   1506s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/25 13:55:28   1506s] (I)      +---+------------------+-------------------+
[12/25 13:55:28   1506s] [NR-eGR] Read 16854 PG shapes
[12/25 13:55:28   1506s] [NR-eGR] Read 0 clock shapes
[12/25 13:55:28   1506s] [NR-eGR] Read 0 other shapes
[12/25 13:55:28   1506s] [NR-eGR] #Routing Blockages  : 0
[12/25 13:55:28   1506s] [NR-eGR] #Instance Blockages : 0
[12/25 13:55:28   1506s] [NR-eGR] #PG Blockages       : 16854
[12/25 13:55:28   1506s] [NR-eGR] #Halo Blockages     : 0
[12/25 13:55:28   1506s] [NR-eGR] #Boundary Blockages : 0
[12/25 13:55:28   1506s] [NR-eGR] #Clock Blockages    : 0
[12/25 13:55:28   1506s] [NR-eGR] #Other Blockages    : 0
[12/25 13:55:28   1506s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/25 13:55:28   1507s] [NR-eGR] Num Prerouted Nets = 359  Num Prerouted Wires = 75222
[12/25 13:55:28   1507s] [NR-eGR] Read 118293 nets ( ignored 359 )
[12/25 13:55:28   1507s] (I)      early_global_route_priority property id does not exist.
[12/25 13:55:28   1507s] (I)      Read Num Blocks=16854  Num Prerouted Wires=75222  Num CS=0
[12/25 13:55:28   1507s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 38669
[12/25 13:55:28   1507s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 32174
[12/25 13:55:28   1507s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 4352
[12/25 13:55:28   1507s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 27
[12/25 13:55:28   1507s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/25 13:55:28   1507s] (I)      Number of ignored nets                =    359
[12/25 13:55:28   1507s] (I)      Number of connected nets              =      0
[12/25 13:55:28   1507s] (I)      Number of fixed nets                  =    359.  Ignored: Yes
[12/25 13:55:28   1507s] (I)      Number of clock nets                  =    359.  Ignored: No
[12/25 13:55:28   1507s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/25 13:55:28   1507s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/25 13:55:28   1507s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/25 13:55:28   1507s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/25 13:55:28   1507s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/25 13:55:28   1507s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/25 13:55:28   1507s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/25 13:55:28   1507s] (I)      Ndr track 0 does not exist
[12/25 13:55:28   1507s] (I)      Ndr track 0 does not exist
[12/25 13:55:28   1507s] (I)      ---------------------Grid Graph Info--------------------
[12/25 13:55:28   1507s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/25 13:55:28   1507s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/25 13:55:28   1507s] (I)      Site width          :   400  (dbu)
[12/25 13:55:28   1507s] (I)      Row height          :  4000  (dbu)
[12/25 13:55:28   1507s] (I)      GCell row height    :  4000  (dbu)
[12/25 13:55:28   1507s] (I)      GCell width         :  4000  (dbu)
[12/25 13:55:28   1507s] (I)      GCell height        :  4000  (dbu)
[12/25 13:55:28   1507s] (I)      Grid                :   400   400     6
[12/25 13:55:28   1507s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/25 13:55:28   1507s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/25 13:55:28   1507s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/25 13:55:28   1507s] (I)      Default wire width  :   180   200   200   200   200   200
[12/25 13:55:28   1507s] (I)      Default wire space  :   180   200   200   200   200   200
[12/25 13:55:28   1507s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/25 13:55:28   1507s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/25 13:55:28   1507s] (I)      First track coord   :     0   200   200   200   200   200
[12/25 13:55:28   1507s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/25 13:55:28   1507s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/25 13:55:28   1507s] (I)      Num of masks        :     1     1     1     1     1     1
[12/25 13:55:28   1507s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/25 13:55:28   1507s] (I)      --------------------------------------------------------
[12/25 13:55:28   1507s] 
[12/25 13:55:28   1507s] [NR-eGR] ============ Routing rule table ============
[12/25 13:55:28   1507s] [NR-eGR] Rule id: 0  Nets: 117934
[12/25 13:55:28   1507s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/25 13:55:28   1507s] (I)                    Layer    2    3    4    5    6 
[12/25 13:55:28   1507s] (I)                    Pitch  400  400  400  400  400 
[12/25 13:55:28   1507s] (I)             #Used tracks    1    1    1    1    1 
[12/25 13:55:28   1507s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:55:28   1507s] [NR-eGR] Rule id: 1  Nets: 0
[12/25 13:55:28   1507s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/25 13:55:28   1507s] (I)                    Layer    2    3    4    5    6 
[12/25 13:55:28   1507s] (I)                    Pitch  800  800  800  800  800 
[12/25 13:55:28   1507s] (I)             #Used tracks    2    2    2    2    2 
[12/25 13:55:28   1507s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:55:28   1507s] [NR-eGR] ========================================
[12/25 13:55:28   1507s] [NR-eGR] 
[12/25 13:55:28   1507s] (I)      =============== Blocked Tracks ===============
[12/25 13:55:28   1507s] (I)      +-------+---------+----------+---------------+
[12/25 13:55:28   1507s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/25 13:55:28   1507s] (I)      +-------+---------+----------+---------------+
[12/25 13:55:28   1507s] (I)      |     1 |       0 |        0 |         0.00% |
[12/25 13:55:28   1507s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/25 13:55:28   1507s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/25 13:55:28   1507s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/25 13:55:28   1507s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/25 13:55:28   1507s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/25 13:55:28   1507s] (I)      +-------+---------+----------+---------------+
[12/25 13:55:28   1507s] (I)      Finished Import and model ( CPU: 0.93 sec, Real: 0.94 sec, Curr Mem: 3244.45 MB )
[12/25 13:55:28   1507s] (I)      Reset routing kernel
[12/25 13:55:28   1507s] (I)      Started Global Routing ( Curr Mem: 3244.45 MB )
[12/25 13:55:29   1507s] (I)      totalPins=428104  totalGlobalPin=416177 (97.21%)
[12/25 13:55:29   1507s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/25 13:55:29   1507s] [NR-eGR] Layer group 1: route 117934 net(s) in layer range [2, 6]
[12/25 13:55:29   1507s] (I)      
[12/25 13:55:29   1507s] (I)      ============  Phase 1a Route ============
[12/25 13:55:29   1508s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/25 13:55:29   1508s] (I)      Usage: 1353314 = (699323 H, 653991 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:55:29   1508s] (I)      
[12/25 13:55:29   1508s] (I)      ============  Phase 1b Route ============
[12/25 13:55:29   1508s] (I)      Usage: 1353354 = (699333 H, 654021 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:55:29   1508s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.706708e+06um
[12/25 13:55:29   1508s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/25 13:55:29   1508s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/25 13:55:29   1508s] (I)      
[12/25 13:55:29   1508s] (I)      ============  Phase 1c Route ============
[12/25 13:55:29   1508s] (I)      Level2 Grid: 80 x 80
[12/25 13:55:29   1508s] (I)      Usage: 1353354 = (699333 H, 654021 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:55:29   1508s] (I)      
[12/25 13:55:29   1508s] (I)      ============  Phase 1d Route ============
[12/25 13:55:30   1508s] (I)      Usage: 1353351 = (699303 H, 654048 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:55:30   1508s] (I)      
[12/25 13:55:30   1508s] (I)      ============  Phase 1e Route ============
[12/25 13:55:30   1508s] (I)      Usage: 1353351 = (699303 H, 654048 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:55:30   1508s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.706702e+06um
[12/25 13:55:30   1508s] (I)      
[12/25 13:55:30   1508s] (I)      ============  Phase 1l Route ============
[12/25 13:55:30   1509s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/25 13:55:30   1509s] (I)      Layer  2:    1586783    603325        38           0     1596000    ( 0.00%) 
[12/25 13:55:30   1509s] (I)      Layer  3:    1586081    641716        45           0     1596000    ( 0.00%) 
[12/25 13:55:30   1509s] (I)      Layer  4:    1586783    306952         0           0     1596000    ( 0.00%) 
[12/25 13:55:30   1509s] (I)      Layer  5:    1564328    199618       156           0     1596000    ( 0.00%) 
[12/25 13:55:30   1509s] (I)      Layer  6:    1596000     35142         0           0     1596000    ( 0.00%) 
[12/25 13:55:30   1509s] (I)      Total:       7919975   1786753       239           0     7980000    ( 0.00%) 
[12/25 13:55:30   1509s] (I)      
[12/25 13:55:30   1509s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/25 13:55:30   1509s] [NR-eGR]                        OverCon           OverCon            
[12/25 13:55:30   1509s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/25 13:55:30   1509s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/25 13:55:30   1509s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:55:30   1509s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:55:30   1509s] [NR-eGR]      M2 ( 2)        37( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/25 13:55:30   1509s] [NR-eGR]      M3 ( 3)        40( 0.03%)         0( 0.00%)   ( 0.03%) 
[12/25 13:55:30   1509s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:55:30   1509s] [NR-eGR]      M5 ( 5)       113( 0.07%)         6( 0.00%)   ( 0.07%) 
[12/25 13:55:30   1509s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:55:30   1509s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:55:30   1509s] [NR-eGR]        Total       190( 0.02%)         6( 0.00%)   ( 0.02%) 
[12/25 13:55:30   1509s] [NR-eGR] 
[12/25 13:55:30   1509s] (I)      Finished Global Routing ( CPU: 2.50 sec, Real: 1.61 sec, Curr Mem: 3311.45 MB )
[12/25 13:55:30   1509s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/25 13:55:30   1509s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/25 13:55:30   1509s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.47 sec, Real: 2.59 sec, Curr Mem: 3311.45 MB )
[12/25 13:55:30   1509s] (I)      ======================================== Runtime Summary ========================================
[12/25 13:55:30   1509s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/25 13:55:30   1509s] (I)      -------------------------------------------------------------------------------------------------
[12/25 13:55:30   1509s] (I)       Early Global Route kernel                   100.00%  622.63 sec  625.23 sec  2.59 sec  3.47 sec 
[12/25 13:55:30   1509s] (I)       +-Import and model                           36.12%  622.63 sec  623.57 sec  0.94 sec  0.93 sec 
[12/25 13:55:30   1509s] (I)       | +-Create place DB                          21.11%  622.63 sec  623.18 sec  0.55 sec  0.55 sec 
[12/25 13:55:30   1509s] (I)       | | +-Import place data                      21.11%  622.63 sec  623.18 sec  0.55 sec  0.55 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Read instances and placement          6.32%  622.63 sec  622.80 sec  0.16 sec  0.16 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Read nets                            14.78%  622.80 sec  623.18 sec  0.38 sec  0.38 sec 
[12/25 13:55:30   1509s] (I)       | +-Create route DB                          13.55%  623.18 sec  623.53 sec  0.35 sec  0.35 sec 
[12/25 13:55:30   1509s] (I)       | | +-Import route data (4T)                 13.54%  623.18 sec  623.53 sec  0.35 sec  0.35 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.11%  623.19 sec  623.22 sec  0.03 sec  0.03 sec 
[12/25 13:55:30   1509s] (I)       | | | | +-Read routing blockages              0.00%  623.19 sec  623.19 sec  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)       | | | | +-Read instance blockages             1.01%  623.19 sec  623.21 sec  0.03 sec  0.03 sec 
[12/25 13:55:30   1509s] (I)       | | | | +-Read PG blockages                   0.07%  623.21 sec  623.22 sec  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)       | | | | +-Read clock blockages                0.00%  623.22 sec  623.22 sec  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)       | | | | +-Read other blockages                0.00%  623.22 sec  623.22 sec  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)       | | | | +-Read boundary cut boxes             0.00%  623.22 sec  623.22 sec  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Read blackboxes                       0.00%  623.22 sec  623.22 sec  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Read prerouted                        4.84%  623.22 sec  623.34 sec  0.13 sec  0.12 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Read unlegalized nets                 1.04%  623.34 sec  623.37 sec  0.03 sec  0.03 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Read nets                             1.66%  623.37 sec  623.41 sec  0.04 sec  0.04 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Set up via pillars                    0.07%  623.42 sec  623.43 sec  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Initialize 3D grid graph              0.04%  623.43 sec  623.44 sec  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Model blockage capacity               3.29%  623.44 sec  623.52 sec  0.09 sec  0.09 sec 
[12/25 13:55:30   1509s] (I)       | | | | +-Initialize 3D capacity              3.19%  623.44 sec  623.52 sec  0.08 sec  0.08 sec 
[12/25 13:55:30   1509s] (I)       | +-Read aux data                             0.00%  623.53 sec  623.53 sec  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)       | +-Others data preparation                   0.41%  623.53 sec  623.54 sec  0.01 sec  0.01 sec 
[12/25 13:55:30   1509s] (I)       | +-Create route kernel                       0.19%  623.54 sec  623.55 sec  0.01 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)       +-Global Routing                             62.15%  623.57 sec  625.18 sec  1.61 sec  2.50 sec 
[12/25 13:55:30   1509s] (I)       | +-Initialization                            1.30%  623.57 sec  623.60 sec  0.03 sec  0.03 sec 
[12/25 13:55:30   1509s] (I)       | +-Net group 1                              59.52%  623.61 sec  625.15 sec  1.54 sec  2.43 sec 
[12/25 13:55:30   1509s] (I)       | | +-Generate topology (4T)                  2.78%  623.61 sec  623.68 sec  0.07 sec  0.15 sec 
[12/25 13:55:30   1509s] (I)       | | +-Phase 1a                               20.27%  623.71 sec  624.23 sec  0.53 sec  0.89 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Pattern routing (4T)                 14.72%  623.71 sec  624.09 sec  0.38 sec  0.75 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.81%  624.09 sec  624.16 sec  0.07 sec  0.07 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Add via demand to 2D                  2.73%  624.16 sec  624.23 sec  0.07 sec  0.07 sec 
[12/25 13:55:30   1509s] (I)       | | +-Phase 1b                                5.92%  624.23 sec  624.39 sec  0.15 sec  0.20 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Monotonic routing (4T)                5.82%  624.23 sec  624.38 sec  0.15 sec  0.19 sec 
[12/25 13:55:30   1509s] (I)       | | +-Phase 1c                                1.33%  624.39 sec  624.42 sec  0.03 sec  0.03 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Two level Routing                     1.32%  624.39 sec  624.42 sec  0.03 sec  0.03 sec 
[12/25 13:55:30   1509s] (I)       | | | | +-Two Level Routing (Regular)         0.92%  624.39 sec  624.41 sec  0.02 sec  0.02 sec 
[12/25 13:55:30   1509s] (I)       | | | | +-Two Level Routing (Strong)          0.32%  624.41 sec  624.42 sec  0.01 sec  0.01 sec 
[12/25 13:55:30   1509s] (I)       | | +-Phase 1d                               13.92%  624.42 sec  624.78 sec  0.36 sec  0.36 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Detoured routing                     13.92%  624.42 sec  624.78 sec  0.36 sec  0.36 sec 
[12/25 13:55:30   1509s] (I)       | | +-Phase 1e                                0.03%  624.78 sec  624.78 sec  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Route legalization                    0.00%  624.78 sec  624.78 sec  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)       | | +-Phase 1l                               14.20%  624.78 sec  625.15 sec  0.37 sec  0.77 sec 
[12/25 13:55:30   1509s] (I)       | | | +-Layer assignment (4T)                13.78%  624.80 sec  625.15 sec  0.36 sec  0.76 sec 
[12/25 13:55:30   1509s] (I)       | +-Clean cong LA                             0.00%  625.15 sec  625.15 sec  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)       +-Export 3D cong map                          1.16%  625.18 sec  625.21 sec  0.03 sec  0.03 sec 
[12/25 13:55:30   1509s] (I)       | +-Export 2D cong map                        0.15%  625.21 sec  625.21 sec  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)      ======================= Summary by functions ========================
[12/25 13:55:30   1509s] (I)       Lv  Step                                      %      Real       CPU 
[12/25 13:55:30   1509s] (I)      ---------------------------------------------------------------------
[12/25 13:55:30   1509s] (I)        0  Early Global Route kernel           100.00%  2.59 sec  3.47 sec 
[12/25 13:55:30   1509s] (I)        1  Global Routing                       62.15%  1.61 sec  2.50 sec 
[12/25 13:55:30   1509s] (I)        1  Import and model                     36.12%  0.94 sec  0.93 sec 
[12/25 13:55:30   1509s] (I)        1  Export 3D cong map                    1.16%  0.03 sec  0.03 sec 
[12/25 13:55:30   1509s] (I)        2  Net group 1                          59.52%  1.54 sec  2.43 sec 
[12/25 13:55:30   1509s] (I)        2  Create place DB                      21.11%  0.55 sec  0.55 sec 
[12/25 13:55:30   1509s] (I)        2  Create route DB                      13.55%  0.35 sec  0.35 sec 
[12/25 13:55:30   1509s] (I)        2  Initialization                        1.30%  0.03 sec  0.03 sec 
[12/25 13:55:30   1509s] (I)        2  Others data preparation               0.41%  0.01 sec  0.01 sec 
[12/25 13:55:30   1509s] (I)        2  Create route kernel                   0.19%  0.01 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)        2  Export 2D cong map                    0.15%  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)        3  Import place data                    21.11%  0.55 sec  0.55 sec 
[12/25 13:55:30   1509s] (I)        3  Phase 1a                             20.27%  0.53 sec  0.89 sec 
[12/25 13:55:30   1509s] (I)        3  Phase 1l                             14.20%  0.37 sec  0.77 sec 
[12/25 13:55:30   1509s] (I)        3  Phase 1d                             13.92%  0.36 sec  0.36 sec 
[12/25 13:55:30   1509s] (I)        3  Import route data (4T)               13.54%  0.35 sec  0.35 sec 
[12/25 13:55:30   1509s] (I)        3  Phase 1b                              5.92%  0.15 sec  0.20 sec 
[12/25 13:55:30   1509s] (I)        3  Generate topology (4T)                2.78%  0.07 sec  0.15 sec 
[12/25 13:55:30   1509s] (I)        3  Phase 1c                              1.33%  0.03 sec  0.03 sec 
[12/25 13:55:30   1509s] (I)        3  Phase 1e                              0.03%  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)        4  Read nets                            16.44%  0.43 sec  0.42 sec 
[12/25 13:55:30   1509s] (I)        4  Pattern routing (4T)                 14.72%  0.38 sec  0.75 sec 
[12/25 13:55:30   1509s] (I)        4  Detoured routing                     13.92%  0.36 sec  0.36 sec 
[12/25 13:55:30   1509s] (I)        4  Layer assignment (4T)                13.78%  0.36 sec  0.76 sec 
[12/25 13:55:30   1509s] (I)        4  Read instances and placement          6.32%  0.16 sec  0.16 sec 
[12/25 13:55:30   1509s] (I)        4  Monotonic routing (4T)                5.82%  0.15 sec  0.19 sec 
[12/25 13:55:30   1509s] (I)        4  Read prerouted                        4.84%  0.13 sec  0.12 sec 
[12/25 13:55:30   1509s] (I)        4  Model blockage capacity               3.29%  0.09 sec  0.09 sec 
[12/25 13:55:30   1509s] (I)        4  Pattern Routing Avoiding Blockages    2.81%  0.07 sec  0.07 sec 
[12/25 13:55:30   1509s] (I)        4  Add via demand to 2D                  2.73%  0.07 sec  0.07 sec 
[12/25 13:55:30   1509s] (I)        4  Two level Routing                     1.32%  0.03 sec  0.03 sec 
[12/25 13:55:30   1509s] (I)        4  Read blockages ( Layer 2-6 )          1.11%  0.03 sec  0.03 sec 
[12/25 13:55:30   1509s] (I)        4  Read unlegalized nets                 1.04%  0.03 sec  0.03 sec 
[12/25 13:55:30   1509s] (I)        4  Set up via pillars                    0.07%  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)        5  Initialize 3D capacity                3.19%  0.08 sec  0.08 sec 
[12/25 13:55:30   1509s] (I)        5  Read instance blockages               1.01%  0.03 sec  0.03 sec 
[12/25 13:55:30   1509s] (I)        5  Two Level Routing (Regular)           0.92%  0.02 sec  0.02 sec 
[12/25 13:55:30   1509s] (I)        5  Two Level Routing (Strong)            0.32%  0.01 sec  0.01 sec 
[12/25 13:55:30   1509s] (I)        5  Read PG blockages                     0.07%  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/25 13:55:30   1509s] OPERPROF: Starting HotSpotCal at level 1, MEM:3311.5M, EPOCH TIME: 1671998130.643480
[12/25 13:55:30   1509s] [hotspot] +------------+---------------+---------------+
[12/25 13:55:30   1509s] [hotspot] |            |   max hotspot | total hotspot |
[12/25 13:55:30   1509s] [hotspot] +------------+---------------+---------------+
[12/25 13:55:30   1509s] [hotspot] | normalized |          0.00 |          0.00 |
[12/25 13:55:30   1509s] [hotspot] +------------+---------------+---------------+
[12/25 13:55:30   1509s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/25 13:55:30   1509s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/25 13:55:30   1509s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.020, MEM:3311.5M, EPOCH TIME: 1671998130.663008
[12/25 13:55:30   1509s] [hotspot] Hotspot report including placement blocked areas
[12/25 13:55:30   1509s] OPERPROF: Starting HotSpotCal at level 1, MEM:3311.5M, EPOCH TIME: 1671998130.663216
[12/25 13:55:30   1509s] [hotspot] +------------+---------------+---------------+
[12/25 13:55:30   1509s] [hotspot] |            |   max hotspot | total hotspot |
[12/25 13:55:30   1509s] [hotspot] +------------+---------------+---------------+
[12/25 13:55:30   1509s] [hotspot] | normalized |          0.00 |          0.00 |
[12/25 13:55:30   1509s] [hotspot] +------------+---------------+---------------+
[12/25 13:55:30   1509s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/25 13:55:30   1509s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/25 13:55:30   1509s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.022, REAL:0.019, MEM:3311.5M, EPOCH TIME: 1671998130.681745
[12/25 13:55:30   1509s] Reported timing to dir ./timingReports
[12/25 13:55:30   1509s] **optDesign ... cpu = 0:03:20, real = 0:01:53, mem = 2687.2M, totSessionCpu=0:25:10 **
[12/25 13:55:30   1509s] All LLGs are deleted
[12/25 13:55:30   1509s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3031.5M, EPOCH TIME: 1671998130.760690
[12/25 13:55:30   1509s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3031.5M, EPOCH TIME: 1671998130.761509
[12/25 13:55:30   1509s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3031.5M, EPOCH TIME: 1671998130.806838
[12/25 13:55:30   1509s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3031.5M, EPOCH TIME: 1671998130.810689
[12/25 13:55:30   1509s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3031.5M, EPOCH TIME: 1671998130.815266
[12/25 13:55:30   1509s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.004, MEM:3031.5M, EPOCH TIME: 1671998130.819109
[12/25 13:55:30   1509s] Fast DP-INIT is on for default
[12/25 13:55:30   1510s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.051, REAL:0.038, MEM:3031.5M, EPOCH TIME: 1671998130.849023
[12/25 13:55:30   1510s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.104, REAL:0.091, MEM:3031.5M, EPOCH TIME: 1671998130.898305
[12/25 13:55:40   1519s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  31992  |  31992  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.485%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:03:30, real = 0:02:03, mem = 2688.2M, totSessionCpu=0:25:20 **
[12/25 13:55:40   1519s] 
[12/25 13:55:40   1519s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:55:40   1519s] Deleting Lib Analyzer.
[12/25 13:55:40   1519s] 
[12/25 13:55:40   1519s] TimeStamp Deleting Cell Server End ...
[12/25 13:55:40   1519s] *** Finished optDesign ***
[12/25 13:55:40   1519s] 
[12/25 13:55:40   1519s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:55 real=  0:02:19)
[12/25 13:55:40   1519s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:09.1 real=0:00:08.3)
[12/25 13:55:40   1519s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:24.6 real=0:00:15.6)
[12/25 13:55:40   1519s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:01:12 real=0:00:35.3)
[12/25 13:55:40   1519s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/25 13:55:40   1519s] Info: pop threads available for lower-level modules during optimization.
[12/25 13:55:40   1519s] Info: Destroy the CCOpt slew target map.
[12/25 13:55:40   1519s] clean pInstBBox. size 0
[12/25 13:55:40   1519s] All LLGs are deleted
[12/25 13:55:40   1519s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3030.8M, EPOCH TIME: 1671998140.136791
[12/25 13:55:40   1519s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3030.8M, EPOCH TIME: 1671998140.139976
[12/25 13:55:40   1519s] *** optDesign #2 [finish] : cpu/real = 0:03:29.6/0:02:02.9 (1.7), totSession cpu/real = 0:25:19.8/0:13:05.2 (1.9), mem = 3030.8M
[12/25 13:55:40   1519s] 
[12/25 13:55:40   1519s] =============================================================================================
[12/25 13:55:40   1519s]  Final TAT Report for optDesign #2                                              21.10-p004_1
[12/25 13:55:40   1519s] =============================================================================================
[12/25 13:55:40   1519s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:55:40   1519s] ---------------------------------------------------------------------------------------------
[12/25 13:55:40   1519s] [ InitOpt                ]      1   0:00:04.1  (   3.3 % )     0:00:07.6 /  0:00:12.8    1.7
[12/25 13:55:40   1519s] [ TnsOpt                 ]      1   0:00:11.0  (   8.9 % )     0:00:15.1 /  0:00:23.1    1.5
[12/25 13:55:40   1519s] [ GlobalOpt              ]      1   0:00:07.9  (   6.4 % )     0:00:07.9 /  0:00:08.8    1.1
[12/25 13:55:40   1519s] [ DrvOpt                 ]      2   0:00:10.9  (   8.8 % )     0:00:10.9 /  0:00:17.7    1.6
[12/25 13:55:40   1519s] [ AreaOpt                ]      1   0:00:10.2  (   8.3 % )     0:00:13.7 /  0:00:22.1    1.6
[12/25 13:55:40   1519s] [ ViewPruning            ]      8   0:00:01.2  (   1.0 % )     0:00:01.2 /  0:00:01.2    1.0
[12/25 13:55:40   1519s] [ OptSummaryReport       ]      2   0:00:00.5  (   0.4 % )     0:00:12.9 /  0:00:18.6    1.4
[12/25 13:55:40   1519s] [ DrvReport              ]      2   0:00:05.4  (   4.4 % )     0:00:05.4 /  0:00:06.4    1.2
[12/25 13:55:40   1519s] [ CongRefineRouteType    ]      2   0:00:02.7  (   2.2 % )     0:00:02.7 /  0:00:02.9    1.1
[12/25 13:55:40   1519s] [ SlackTraversorInit     ]      7   0:00:05.7  (   4.7 % )     0:00:05.7 /  0:00:05.7    1.0
[12/25 13:55:40   1519s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[12/25 13:55:40   1519s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:55:40   1519s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   0.7 % )     0:00:00.8 /  0:00:01.4    1.6
[12/25 13:55:40   1519s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:55:40   1519s] [ ReportTranViolation    ]      2   0:00:01.7  (   1.4 % )     0:00:01.7 /  0:00:01.7    1.0
[12/25 13:55:40   1519s] [ ReportCapViolation     ]      2   0:00:00.9  (   0.8 % )     0:00:00.9 /  0:00:01.5    1.5
[12/25 13:55:40   1519s] [ ReportFanoutViolation  ]      2   0:00:01.1  (   0.9 % )     0:00:01.1 /  0:00:01.1    1.0
[12/25 13:55:40   1519s] [ CheckPlace             ]      1   0:00:01.0  (   0.9 % )     0:00:01.0 /  0:00:02.3    2.2
[12/25 13:55:40   1519s] [ RefinePlace            ]      2   0:00:07.6  (   6.2 % )     0:00:07.6 /  0:00:10.7    1.4
[12/25 13:55:40   1519s] [ EarlyGlobalRoute       ]      2   0:00:07.8  (   6.3 % )     0:00:07.8 /  0:00:11.9    1.5
[12/25 13:55:40   1519s] [ ExtractRC              ]      2   0:00:02.3  (   1.9 % )     0:00:02.3 /  0:00:02.3    1.0
[12/25 13:55:40   1519s] [ TimingUpdate           ]      4   0:00:02.8  (   2.3 % )     0:00:11.9 /  0:00:39.5    3.3
[12/25 13:55:40   1519s] [ FullDelayCalc          ]      2   0:00:16.2  (  13.2 % )     0:00:16.2 /  0:00:54.7    3.4
[12/25 13:55:40   1519s] [ TimingReport           ]      2   0:00:00.6  (   0.5 % )     0:00:00.6 /  0:00:01.2    2.0
[12/25 13:55:40   1519s] [ GenerateReports        ]      1   0:00:04.5  (   3.7 % )     0:00:04.5 /  0:00:04.5    1.0
[12/25 13:55:40   1519s] [ MISC                   ]          0:00:15.8  (  12.9 % )     0:00:15.8 /  0:00:25.3    1.6
[12/25 13:55:40   1519s] ---------------------------------------------------------------------------------------------
[12/25 13:55:40   1519s]  optDesign #2 TOTAL                 0:02:02.9  ( 100.0 % )     0:02:02.9 /  0:03:29.6    1.7
[12/25 13:55:40   1519s] ---------------------------------------------------------------------------------------------
[12/25 13:55:40   1519s] 
[12/25 13:55:40   1519s] <CMD> optDesign -postCTS -drv
[12/25 13:55:40   1519s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2637.4M, totSessionCpu=0:25:20 **
[12/25 13:55:40   1519s] **INFO: User settings:
[12/25 13:55:40   1519s] setDesignMode -topRoutingLayer               M6
[12/25 13:55:40   1519s] setExtractRCMode -engine                     preRoute
[12/25 13:55:40   1519s] setUsefulSkewMode -ecoRoute                  false
[12/25 13:55:40   1519s] setDelayCalMode -enable_high_fanout          true
[12/25 13:55:40   1519s] setDelayCalMode -engine                      aae
[12/25 13:55:40   1519s] setDelayCalMode -ignoreNetLoad               false
[12/25 13:55:40   1519s] setDelayCalMode -socv_accuracy_mode          low
[12/25 13:55:40   1519s] setOptMode -activeSetupViews                 { slowView }
[12/25 13:55:40   1519s] setOptMode -allEndPoints                     true
[12/25 13:55:40   1519s] setOptMode -autoSetupViews                   { slowView}
[12/25 13:55:40   1519s] setOptMode -autoTDGRSetupViews               { slowView}
[12/25 13:55:40   1519s] setOptMode -drcMargin                        0
[12/25 13:55:40   1519s] setOptMode -effort                           high
[12/25 13:55:40   1519s] setOptMode -fixDrc                           true
[12/25 13:55:40   1519s] setOptMode -fixFanoutLoad                    true
[12/25 13:55:40   1519s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/25 13:55:40   1519s] setOptMode -leakagePowerEffort               none
[12/25 13:55:40   1519s] setOptMode -preserveAllSequential            false
[12/25 13:55:40   1519s] setOptMode -preserveAssertions               false
[12/25 13:55:40   1519s] setOptMode -setupTargetSlack                 0
[12/25 13:55:40   1519s] setPlaceMode -place_design_floorplan_mode    true
[12/25 13:55:40   1519s] setPlaceMode -place_global_clock_gate_aware  false
[12/25 13:55:40   1519s] setPlaceMode -place_global_cong_effort       high
[12/25 13:55:40   1519s] setPlaceMode -place_global_place_io_pins     false
[12/25 13:55:40   1519s] setPlaceMode -timingDriven                   true
[12/25 13:55:40   1519s] setAnalysisMode -analysisType                bcwc
[12/25 13:55:40   1519s] setAnalysisMode -checkType                   setup
[12/25 13:55:40   1519s] setAnalysisMode -clkSrcPath                  true
[12/25 13:55:40   1519s] setAnalysisMode -clockPropagation            sdcControl
[12/25 13:55:40   1519s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/25 13:55:40   1519s] setRouteMode -earlyGlobalMinRouteLayer       2
[12/25 13:55:40   1519s] 
[12/25 13:55:40   1519s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[12/25 13:55:40   1519s] 
[12/25 13:55:40   1519s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:55:40   1520s] Summary for sequential cells identification: 
[12/25 13:55:40   1520s]   Identified SBFF number: 148
[12/25 13:55:40   1520s]   Identified MBFF number: 0
[12/25 13:55:40   1520s]   Identified SB Latch number: 0
[12/25 13:55:40   1520s]   Identified MB Latch number: 0
[12/25 13:55:40   1520s]   Not identified SBFF number: 0
[12/25 13:55:40   1520s]   Not identified MBFF number: 0
[12/25 13:55:40   1520s]   Not identified SB Latch number: 0
[12/25 13:55:40   1520s]   Not identified MB Latch number: 0
[12/25 13:55:40   1520s]   Number of sequential cells which are not FFs: 106
[12/25 13:55:40   1520s]  Visiting view : slowView
[12/25 13:55:40   1520s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:55:40   1520s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:55:40   1520s]  Visiting view : fastView
[12/25 13:55:40   1520s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:55:40   1520s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:55:40   1520s] TLC MultiMap info (StdDelay):
[12/25 13:55:40   1520s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:55:40   1520s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:55:40   1520s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:55:40   1520s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:55:40   1520s]  Setting StdDelay to: 15.6ps
[12/25 13:55:40   1520s] 
[12/25 13:55:40   1520s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:55:40   1520s] info: unfix 1 clock instance placement location
[12/25 13:55:40   1520s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/25 13:55:40   1520s] Need call spDPlaceInit before registerPrioInstLoc.
[12/25 13:55:40   1520s] [EEQ-INFO] #EEQ #Cell
[12/25 13:55:40   1520s] [EEQ-INFO] 1    868
[12/25 13:55:40   1520s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/25 13:55:40   1520s] *** optDesign #3 [begin] : totSession cpu/real = 0:25:20.0/0:13:05.4 (1.9), mem = 2989.8M
[12/25 13:55:40   1520s] *** InitOpt #4 [begin] : totSession cpu/real = 0:25:20.0/0:13:05.4 (1.9), mem = 2989.8M
[12/25 13:55:40   1520s] GigaOpt running with 4 threads.
[12/25 13:55:40   1520s] Info: 4 threads available for lower-level modules during optimization.
[12/25 13:55:40   1520s] OPERPROF: Starting DPlace-Init at level 1, MEM:2989.8M, EPOCH TIME: 1671998140.329470
[12/25 13:55:40   1520s] z: 2, totalTracks: 1
[12/25 13:55:40   1520s] z: 4, totalTracks: 1
[12/25 13:55:40   1520s] z: 6, totalTracks: 1
[12/25 13:55:40   1520s] z: 8, totalTracks: 1
[12/25 13:55:40   1520s] #spOpts: VtWidth mergeVia=F 
[12/25 13:55:40   1520s] All LLGs are deleted
[12/25 13:55:40   1520s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2989.8M, EPOCH TIME: 1671998140.388437
[12/25 13:55:40   1520s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2989.8M, EPOCH TIME: 1671998140.389187
[12/25 13:55:40   1520s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2989.8M, EPOCH TIME: 1671998140.433927
[12/25 13:55:40   1520s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2989.8M, EPOCH TIME: 1671998140.437847
[12/25 13:55:40   1520s] Core basic site is TSMC65ADV10TSITE
[12/25 13:55:40   1520s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2989.8M, EPOCH TIME: 1671998140.442461
[12/25 13:55:40   1520s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.004, MEM:2998.5M, EPOCH TIME: 1671998140.446582
[12/25 13:55:40   1520s] Fast DP-INIT is on for default
[12/25 13:55:40   1520s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.051, REAL:0.037, MEM:2991.3M, EPOCH TIME: 1671998140.474375
[12/25 13:55:40   1520s] 
[12/25 13:55:40   1520s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:55:40   1520s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.104, REAL:0.090, MEM:2991.3M, EPOCH TIME: 1671998140.524089
[12/25 13:55:40   1520s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2991.3MB).
[12/25 13:55:40   1520s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.275, REAL:0.262, MEM:2991.3M, EPOCH TIME: 1671998140.591113
[12/25 13:55:40   1520s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2991.3M, EPOCH TIME: 1671998140.591471
[12/25 13:55:40   1520s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:2987.3M, EPOCH TIME: 1671998140.606658
[12/25 13:55:40   1520s] 
[12/25 13:55:40   1520s] Creating Lib Analyzer ...
[12/25 13:55:40   1520s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 13:55:40   1520s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 13:55:40   1520s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/25 13:55:40   1520s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 13:55:40   1520s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 13:55:40   1520s] 
[12/25 13:55:40   1520s] {RT default_rc_corner 0 6 6 0}
[12/25 13:55:42   1522s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:23 mem=2993.3M
[12/25 13:55:42   1522s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:23 mem=2993.3M
[12/25 13:55:42   1522s] Creating Lib Analyzer, finished. 
[12/25 13:55:42   1522s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 2640.9M, totSessionCpu=0:25:23 **
[12/25 13:55:42   1522s] *** optDesign -postCTS ***
[12/25 13:55:42   1522s] DRC Margin: user margin 0.0; extra margin 0.2
[12/25 13:55:42   1522s] Hold Target Slack: user slack 0
[12/25 13:55:42   1522s] Setup Target Slack: user slack 0; extra slack 0.0
[12/25 13:55:42   1522s] setUsefulSkewMode -ecoRoute false
[12/25 13:55:43   1522s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2993.3M, EPOCH TIME: 1671998143.177243
[12/25 13:55:43   1522s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.080, MEM:2993.3M, EPOCH TIME: 1671998143.257456
[12/25 13:55:43   1523s] 
[12/25 13:55:43   1523s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:55:43   1523s] Deleting Lib Analyzer.
[12/25 13:55:43   1523s] 
[12/25 13:55:43   1523s] TimeStamp Deleting Cell Server End ...
[12/25 13:55:43   1523s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/25 13:55:43   1523s] 
[12/25 13:55:43   1523s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:55:43   1523s] Summary for sequential cells identification: 
[12/25 13:55:43   1523s]   Identified SBFF number: 148
[12/25 13:55:43   1523s]   Identified MBFF number: 0
[12/25 13:55:43   1523s]   Identified SB Latch number: 0
[12/25 13:55:43   1523s]   Identified MB Latch number: 0
[12/25 13:55:43   1523s]   Not identified SBFF number: 0
[12/25 13:55:43   1523s]   Not identified MBFF number: 0
[12/25 13:55:43   1523s]   Not identified SB Latch number: 0
[12/25 13:55:43   1523s]   Not identified MB Latch number: 0
[12/25 13:55:43   1523s]   Number of sequential cells which are not FFs: 106
[12/25 13:55:43   1523s]  Visiting view : slowView
[12/25 13:55:43   1523s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:55:43   1523s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:55:43   1523s]  Visiting view : fastView
[12/25 13:55:43   1523s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:55:43   1523s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:55:43   1523s] TLC MultiMap info (StdDelay):
[12/25 13:55:43   1523s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:55:43   1523s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:55:43   1523s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:55:43   1523s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:55:43   1523s]  Setting StdDelay to: 15.6ps
[12/25 13:55:43   1523s] 
[12/25 13:55:43   1523s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:55:43   1523s] 
[12/25 13:55:43   1523s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:55:43   1523s] 
[12/25 13:55:43   1523s] TimeStamp Deleting Cell Server End ...
[12/25 13:55:43   1523s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2993.3M, EPOCH TIME: 1671998143.694273
[12/25 13:55:43   1523s] All LLGs are deleted
[12/25 13:55:43   1523s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2993.3M, EPOCH TIME: 1671998143.694385
[12/25 13:55:43   1523s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:2993.3M, EPOCH TIME: 1671998143.697186
[12/25 13:55:43   1523s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.005, REAL:0.005, MEM:2987.3M, EPOCH TIME: 1671998143.699548
[12/25 13:55:43   1523s] Start to check current routing status for nets...
[12/25 13:55:44   1524s] All nets are already routed correctly.
[12/25 13:55:44   1524s] End to check current routing status for nets (mem=2987.3M)
[12/25 13:55:44   1524s] All LLGs are deleted
[12/25 13:55:44   1524s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2987.3M, EPOCH TIME: 1671998144.585635
[12/25 13:55:44   1524s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2987.3M, EPOCH TIME: 1671998144.586448
[12/25 13:55:44   1524s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2987.3M, EPOCH TIME: 1671998144.633750
[12/25 13:55:44   1524s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2987.3M, EPOCH TIME: 1671998144.637841
[12/25 13:55:44   1524s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2987.3M, EPOCH TIME: 1671998144.642629
[12/25 13:55:44   1524s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.004, MEM:2987.3M, EPOCH TIME: 1671998144.646333
[12/25 13:55:44   1524s] Fast DP-INIT is on for default
[12/25 13:55:44   1524s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.038, MEM:2987.3M, EPOCH TIME: 1671998144.675702
[12/25 13:55:44   1524s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.104, REAL:0.091, MEM:2987.3M, EPOCH TIME: 1671998144.725129
[12/25 13:55:48   1532s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.005  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  31992  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.485%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:08, mem = 2648.2M, totSessionCpu=0:25:33 **
[12/25 13:55:48   1532s] *** InitOpt #4 [finish] : cpu/real = 0:00:12.8/0:00:07.7 (1.7), totSession cpu/real = 0:25:32.9/0:13:13.0 (1.9), mem = 2985.6M
[12/25 13:55:48   1532s] 
[12/25 13:55:48   1532s] =============================================================================================
[12/25 13:55:48   1532s]  Step TAT Report for InitOpt #4                                                 21.10-p004_1
[12/25 13:55:48   1532s] =============================================================================================
[12/25 13:55:48   1532s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:55:48   1532s] ---------------------------------------------------------------------------------------------
[12/25 13:55:48   1532s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:55:48   1532s] [ OptSummaryReport       ]      1   0:00:00.3  (   3.5 % )     0:00:03.5 /  0:00:08.6    2.5
[12/25 13:55:48   1532s] [ DrvReport              ]      1   0:00:01.2  (  15.9 % )     0:00:01.2 /  0:00:02.1    1.7
[12/25 13:55:48   1532s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[12/25 13:55:48   1532s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  29.6 % )     0:00:02.3 /  0:00:02.3    1.0
[12/25 13:55:48   1532s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:55:48   1532s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:55:48   1532s] [ TimingUpdate           ]      1   0:00:01.8  (  23.7 % )     0:00:01.8 /  0:00:05.8    3.2
[12/25 13:55:48   1532s] [ TimingReport           ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.4    2.3
[12/25 13:55:48   1532s] [ MISC                   ]          0:00:01.9  (  24.6 % )     0:00:01.9 /  0:00:01.9    1.0
[12/25 13:55:48   1532s] ---------------------------------------------------------------------------------------------
[12/25 13:55:48   1532s]  InitOpt #4 TOTAL                   0:00:07.7  ( 100.0 % )     0:00:07.7 /  0:00:12.8    1.7
[12/25 13:55:48   1532s] ---------------------------------------------------------------------------------------------
[12/25 13:55:48   1532s] 
[12/25 13:55:48   1532s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:55:48   1532s] ### Creating PhyDesignMc. totSessionCpu=0:25:33 mem=2985.6M
[12/25 13:55:48   1532s] OPERPROF: Starting DPlace-Init at level 1, MEM:2985.6M, EPOCH TIME: 1671998148.017411
[12/25 13:55:48   1532s] z: 2, totalTracks: 1
[12/25 13:55:48   1532s] z: 4, totalTracks: 1
[12/25 13:55:48   1532s] z: 6, totalTracks: 1
[12/25 13:55:48   1532s] z: 8, totalTracks: 1
[12/25 13:55:48   1532s] #spOpts: VtWidth mergeVia=F 
[12/25 13:55:48   1532s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2985.6M, EPOCH TIME: 1671998148.121578
[12/25 13:55:48   1533s] 
[12/25 13:55:48   1533s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:55:48   1533s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.079, REAL:0.079, MEM:2985.6M, EPOCH TIME: 1671998148.200589
[12/25 13:55:48   1533s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2985.6MB).
[12/25 13:55:48   1533s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.211, REAL:0.212, MEM:2985.6M, EPOCH TIME: 1671998148.229489
[12/25 13:55:48   1533s] TotalInstCnt at PhyDesignMc Initialization: 115,094
[12/25 13:55:48   1533s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:33 mem=2985.6M
[12/25 13:55:48   1533s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2985.6M, EPOCH TIME: 1671998148.562364
[12/25 13:55:48   1533s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.022, REAL:0.022, MEM:2985.6M, EPOCH TIME: 1671998148.584379
[12/25 13:55:48   1533s] TotalInstCnt at PhyDesignMc Destruction: 115,094
[12/25 13:55:48   1533s] *** Starting optimizing excluded clock nets MEM= 2985.6M) ***
[12/25 13:55:48   1533s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2985.6M) ***
[12/25 13:55:48   1533s] *** Starting optimizing excluded clock nets MEM= 2985.6M) ***
[12/25 13:55:48   1533s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2985.6M) ***
[12/25 13:55:48   1533s] Info: Done creating the CCOpt slew target map.
[12/25 13:55:52   1539s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2989.99 MB )
[12/25 13:55:52   1539s] (I)      ==================== Layers =====================
[12/25 13:55:52   1539s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:55:52   1539s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 13:55:52   1539s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:55:52   1539s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 13:55:52   1539s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 13:55:52   1539s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 13:55:52   1539s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 13:55:52   1539s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 13:55:52   1539s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 13:55:52   1539s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 13:55:52   1539s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 13:55:52   1539s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 13:55:52   1539s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 13:55:52   1539s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 13:55:52   1539s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 13:55:52   1539s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 13:55:52   1539s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 13:55:52   1539s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 13:55:52   1539s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 13:55:52   1539s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 13:55:52   1539s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:55:52   1539s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 13:55:52   1539s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 13:55:52   1539s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 13:55:52   1539s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 13:55:52   1539s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 13:55:52   1539s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:55:52   1539s] (I)      Started Import and model ( Curr Mem: 2989.99 MB )
[12/25 13:55:52   1539s] (I)      Default power domain name = toplevel_498
[12/25 13:55:52   1539s] .== Non-default Options ==
[12/25 13:55:53   1539s] (I)      Build term to term wires                           : false
[12/25 13:55:53   1539s] (I)      Maximum routing layer                              : 6
[12/25 13:55:53   1539s] (I)      Number of threads                                  : 4
[12/25 13:55:53   1539s] (I)      Method to set GCell size                           : row
[12/25 13:55:53   1539s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/25 13:55:53   1539s] (I)      Use row-based GCell size
[12/25 13:55:53   1539s] (I)      Use row-based GCell align
[12/25 13:55:53   1539s] (I)      layer 0 area = 168000
[12/25 13:55:53   1539s] (I)      layer 1 area = 208000
[12/25 13:55:53   1539s] (I)      layer 2 area = 208000
[12/25 13:55:53   1539s] (I)      layer 3 area = 208000
[12/25 13:55:53   1539s] (I)      layer 4 area = 208000
[12/25 13:55:53   1539s] (I)      layer 5 area = 208000
[12/25 13:55:53   1539s] (I)      GCell unit size   : 4000
[12/25 13:55:53   1539s] (I)      GCell multiplier  : 1
[12/25 13:55:53   1539s] (I)      GCell row height  : 4000
[12/25 13:55:53   1539s] (I)      Actual row height : 4000
[12/25 13:55:53   1539s] (I)      GCell align ref   : 0 0
[12/25 13:55:53   1539s] [NR-eGR] Track table information for default rule: 
[12/25 13:55:53   1539s] [NR-eGR] M1 has no routable track
[12/25 13:55:53   1539s] [NR-eGR] M2 has single uniform track structure
[12/25 13:55:53   1539s] [NR-eGR] M3 has single uniform track structure
[12/25 13:55:53   1539s] [NR-eGR] M4 has single uniform track structure
[12/25 13:55:53   1539s] [NR-eGR] M5 has single uniform track structure
[12/25 13:55:53   1539s] [NR-eGR] M6 has single uniform track structure
[12/25 13:55:53   1539s] (I)      =============== Default via ================
[12/25 13:55:53   1539s] (I)      +---+------------------+-------------------+
[12/25 13:55:53   1539s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/25 13:55:53   1539s] (I)      +---+------------------+-------------------+
[12/25 13:55:53   1539s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/25 13:55:53   1539s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/25 13:55:53   1539s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/25 13:55:53   1539s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/25 13:55:53   1539s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/25 13:55:53   1539s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/25 13:55:53   1539s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/25 13:55:53   1539s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/25 13:55:53   1539s] (I)      +---+------------------+-------------------+
[12/25 13:55:53   1539s] [NR-eGR] Read 16854 PG shapes
[12/25 13:55:53   1539s] [NR-eGR] Read 0 clock shapes
[12/25 13:55:53   1539s] [NR-eGR] Read 0 other shapes
[12/25 13:55:53   1539s] [NR-eGR] #Routing Blockages  : 0
[12/25 13:55:53   1539s] [NR-eGR] #Instance Blockages : 0
[12/25 13:55:53   1539s] [NR-eGR] #PG Blockages       : 16854
[12/25 13:55:53   1539s] [NR-eGR] #Halo Blockages     : 0
[12/25 13:55:53   1539s] [NR-eGR] #Boundary Blockages : 0
[12/25 13:55:53   1539s] [NR-eGR] #Clock Blockages    : 0
[12/25 13:55:53   1539s] [NR-eGR] #Other Blockages    : 0
[12/25 13:55:53   1539s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/25 13:55:53   1539s] [NR-eGR] Num Prerouted Nets = 359  Num Prerouted Wires = 75222
[12/25 13:55:53   1539s] [NR-eGR] Read 118293 nets ( ignored 359 )
[12/25 13:55:53   1539s] (I)      early_global_route_priority property id does not exist.
[12/25 13:55:53   1539s] (I)      Read Num Blocks=16854  Num Prerouted Wires=75222  Num CS=0
[12/25 13:55:53   1539s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 38669
[12/25 13:55:53   1539s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 32174
[12/25 13:55:53   1539s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 4352
[12/25 13:55:53   1539s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 27
[12/25 13:55:53   1540s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/25 13:55:53   1540s] (I)      Number of ignored nets                =    359
[12/25 13:55:53   1540s] (I)      Number of connected nets              =      0
[12/25 13:55:53   1540s] (I)      Number of fixed nets                  =    359.  Ignored: Yes
[12/25 13:55:53   1540s] (I)      Number of clock nets                  =    359.  Ignored: No
[12/25 13:55:53   1540s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/25 13:55:53   1540s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/25 13:55:53   1540s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/25 13:55:53   1540s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/25 13:55:53   1540s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/25 13:55:53   1540s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/25 13:55:53   1540s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/25 13:55:53   1540s] (I)      Ndr track 0 does not exist
[12/25 13:55:53   1540s] (I)      Ndr track 0 does not exist
[12/25 13:55:53   1540s] (I)      ---------------------Grid Graph Info--------------------
[12/25 13:55:53   1540s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/25 13:55:53   1540s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/25 13:55:53   1540s] (I)      Site width          :   400  (dbu)
[12/25 13:55:53   1540s] (I)      Row height          :  4000  (dbu)
[12/25 13:55:53   1540s] (I)      GCell row height    :  4000  (dbu)
[12/25 13:55:53   1540s] (I)      GCell width         :  4000  (dbu)
[12/25 13:55:53   1540s] (I)      GCell height        :  4000  (dbu)
[12/25 13:55:53   1540s] (I)      Grid                :   400   400     6
[12/25 13:55:53   1540s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/25 13:55:53   1540s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/25 13:55:53   1540s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/25 13:55:53   1540s] (I)      Default wire width  :   180   200   200   200   200   200
[12/25 13:55:53   1540s] (I)      Default wire space  :   180   200   200   200   200   200
[12/25 13:55:53   1540s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/25 13:55:53   1540s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/25 13:55:53   1540s] (I)      First track coord   :     0   200   200   200   200   200
[12/25 13:55:53   1540s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/25 13:55:53   1540s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/25 13:55:53   1540s] (I)      Num of masks        :     1     1     1     1     1     1
[12/25 13:55:53   1540s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/25 13:55:53   1540s] (I)      --------------------------------------------------------
[12/25 13:55:53   1540s] 
[12/25 13:55:53   1540s] [NR-eGR] ============ Routing rule table ============
[12/25 13:55:53   1540s] [NR-eGR] Rule id: 0  Nets: 117934
[12/25 13:55:53   1540s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/25 13:55:53   1540s] (I)                    Layer    2    3    4    5    6 
[12/25 13:55:53   1540s] (I)                    Pitch  400  400  400  400  400 
[12/25 13:55:53   1540s] (I)             #Used tracks    1    1    1    1    1 
[12/25 13:55:53   1540s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:55:53   1540s] [NR-eGR] Rule id: 1  Nets: 0
[12/25 13:55:53   1540s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/25 13:55:53   1540s] (I)                    Layer    2    3    4    5    6 
[12/25 13:55:53   1540s] (I)                    Pitch  800  800  800  800  800 
[12/25 13:55:53   1540s] (I)             #Used tracks    2    2    2    2    2 
[12/25 13:55:53   1540s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:55:53   1540s] [NR-eGR] ========================================
[12/25 13:55:53   1540s] [NR-eGR] 
[12/25 13:55:53   1540s] (I)      =============== Blocked Tracks ===============
[12/25 13:55:53   1540s] (I)      +-------+---------+----------+---------------+
[12/25 13:55:53   1540s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/25 13:55:53   1540s] (I)      +-------+---------+----------+---------------+
[12/25 13:55:53   1540s] (I)      |     1 |       0 |        0 |         0.00% |
[12/25 13:55:53   1540s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/25 13:55:53   1540s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/25 13:55:53   1540s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/25 13:55:53   1540s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/25 13:55:53   1540s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/25 13:55:53   1540s] (I)      +-------+---------+----------+---------------+
[12/25 13:55:53   1540s] (I)      Finished Import and model ( CPU: 0.96 sec, Real: 0.97 sec, Curr Mem: 3078.64 MB )
[12/25 13:55:53   1540s] (I)      Reset routing kernel
[12/25 13:55:53   1540s] (I)      Started Global Routing ( Curr Mem: 3078.64 MB )
[12/25 13:55:53   1540s] (I)      totalPins=428104  totalGlobalPin=416177 (97.21%)
[12/25 13:55:53   1540s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/25 13:55:53   1540s] [NR-eGR] Layer group 1: route 117934 net(s) in layer range [2, 6]
[12/25 13:55:53   1540s] (I)      
[12/25 13:55:53   1540s] (I)      ============  Phase 1a Route ============
[12/25 13:55:54   1541s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/25 13:55:54   1541s] (I)      Usage: 1353314 = (699323 H, 653991 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:55:54   1541s] (I)      
[12/25 13:55:54   1541s] (I)      ============  Phase 1b Route ============
[12/25 13:55:54   1541s] (I)      Usage: 1353354 = (699333 H, 654021 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:55:54   1541s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.706708e+06um
[12/25 13:55:54   1541s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/25 13:55:54   1541s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/25 13:55:54   1541s] (I)      
[12/25 13:55:54   1541s] (I)      ============  Phase 1c Route ============
[12/25 13:55:54   1541s] (I)      Level2 Grid: 80 x 80
[12/25 13:55:54   1541s] (I)      Usage: 1353354 = (699333 H, 654021 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:55:54   1541s] (I)      
[12/25 13:55:54   1541s] (I)      ============  Phase 1d Route ============
[12/25 13:55:54   1541s] (I)      Usage: 1353351 = (699303 H, 654048 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:55:54   1541s] (I)      
[12/25 13:55:54   1541s] (I)      ============  Phase 1e Route ============
[12/25 13:55:54   1541s] (I)      Usage: 1353351 = (699303 H, 654048 V) = (22.18% H, 13.69% V) = (1.399e+06um H, 1.308e+06um V)
[12/25 13:55:54   1541s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.706702e+06um
[12/25 13:55:54   1541s] (I)      
[12/25 13:55:54   1541s] (I)      ============  Phase 1l Route ============
[12/25 13:55:55   1542s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/25 13:55:55   1542s] (I)      Layer  2:    1586783    603325        38           0     1596000    ( 0.00%) 
[12/25 13:55:55   1542s] (I)      Layer  3:    1586081    641716        45           0     1596000    ( 0.00%) 
[12/25 13:55:55   1542s] (I)      Layer  4:    1586783    306952         0           0     1596000    ( 0.00%) 
[12/25 13:55:55   1542s] (I)      Layer  5:    1564328    199618       156           0     1596000    ( 0.00%) 
[12/25 13:55:55   1542s] (I)      Layer  6:    1596000     35142         0           0     1596000    ( 0.00%) 
[12/25 13:55:55   1542s] (I)      Total:       7919975   1786753       239           0     7980000    ( 0.00%) 
[12/25 13:55:55   1542s] (I)      
[12/25 13:55:55   1542s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/25 13:55:55   1542s] [NR-eGR]                        OverCon           OverCon            
[12/25 13:55:55   1542s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/25 13:55:55   1542s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/25 13:55:55   1542s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:55:55   1542s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:55:55   1542s] [NR-eGR]      M2 ( 2)        37( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/25 13:55:55   1542s] [NR-eGR]      M3 ( 3)        40( 0.03%)         0( 0.00%)   ( 0.03%) 
[12/25 13:55:55   1542s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:55:55   1542s] [NR-eGR]      M5 ( 5)       113( 0.07%)         6( 0.00%)   ( 0.07%) 
[12/25 13:55:55   1542s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:55:55   1542s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:55:55   1542s] [NR-eGR]        Total       190( 0.02%)         6( 0.00%)   ( 0.02%) 
[12/25 13:55:55   1542s] [NR-eGR] 
[12/25 13:55:55   1542s] (I)      Finished Global Routing ( CPU: 2.51 sec, Real: 1.61 sec, Curr Mem: 3144.64 MB )
[12/25 13:55:55   1542s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/25 13:55:55   1542s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/25 13:55:55   1542s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.52 sec, Real: 2.62 sec, Curr Mem: 3144.64 MB )
[12/25 13:55:55   1542s] (I)      ======================================== Runtime Summary ========================================
[12/25 13:55:55   1542s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/25 13:55:55   1542s] (I)      -------------------------------------------------------------------------------------------------
[12/25 13:55:55   1542s] (I)       Early Global Route kernel                   100.00%  647.14 sec  649.75 sec  2.62 sec  3.52 sec 
[12/25 13:55:55   1542s] (I)       +-Import and model                           36.89%  647.14 sec  648.10 sec  0.97 sec  0.96 sec 
[12/25 13:55:55   1542s] (I)       | +-Create place DB                          21.99%  647.14 sec  647.71 sec  0.58 sec  0.57 sec 
[12/25 13:55:55   1542s] (I)       | | +-Import place data                      21.98%  647.14 sec  647.71 sec  0.58 sec  0.57 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Read instances and placement          6.52%  647.14 sec  647.31 sec  0.17 sec  0.17 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Read nets                            15.46%  647.31 sec  647.71 sec  0.40 sec  0.40 sec 
[12/25 13:55:55   1542s] (I)       | +-Create route DB                          13.47%  647.71 sec  648.07 sec  0.35 sec  0.35 sec 
[12/25 13:55:55   1542s] (I)       | | +-Import route data (4T)                 13.46%  647.71 sec  648.07 sec  0.35 sec  0.35 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.10%  647.72 sec  647.75 sec  0.03 sec  0.03 sec 
[12/25 13:55:55   1542s] (I)       | | | | +-Read routing blockages              0.00%  647.72 sec  647.72 sec  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)       | | | | +-Read instance blockages             1.00%  647.72 sec  647.75 sec  0.03 sec  0.03 sec 
[12/25 13:55:55   1542s] (I)       | | | | +-Read PG blockages                   0.08%  647.75 sec  647.75 sec  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)       | | | | +-Read clock blockages                0.00%  647.75 sec  647.75 sec  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)       | | | | +-Read other blockages                0.00%  647.75 sec  647.75 sec  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)       | | | | +-Read boundary cut boxes             0.00%  647.75 sec  647.75 sec  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Read blackboxes                       0.00%  647.75 sec  647.75 sec  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Read prerouted                        4.85%  647.75 sec  647.88 sec  0.13 sec  0.13 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Read unlegalized nets                 1.05%  647.88 sec  647.90 sec  0.03 sec  0.03 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Read nets                             1.55%  647.90 sec  647.94 sec  0.04 sec  0.04 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Set up via pillars                    0.06%  647.96 sec  647.96 sec  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Initialize 3D grid graph              0.10%  647.97 sec  647.97 sec  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Model blockage capacity               3.26%  647.97 sec  648.05 sec  0.09 sec  0.08 sec 
[12/25 13:55:55   1542s] (I)       | | | | +-Initialize 3D capacity              3.16%  647.97 sec  648.05 sec  0.08 sec  0.08 sec 
[12/25 13:55:55   1542s] (I)       | +-Read aux data                             0.00%  648.07 sec  648.07 sec  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)       | +-Others data preparation                   0.42%  648.07 sec  648.08 sec  0.01 sec  0.01 sec 
[12/25 13:55:55   1542s] (I)       | +-Create route kernel                       0.16%  648.08 sec  648.08 sec  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)       +-Global Routing                             61.35%  648.10 sec  649.71 sec  1.61 sec  2.51 sec 
[12/25 13:55:55   1542s] (I)       | +-Initialization                            1.24%  648.10 sec  648.14 sec  0.03 sec  0.03 sec 
[12/25 13:55:55   1542s] (I)       | +-Net group 1                              58.80%  648.14 sec  649.68 sec  1.54 sec  2.45 sec 
[12/25 13:55:55   1542s] (I)       | | +-Generate topology (4T)                  2.77%  648.14 sec  648.21 sec  0.07 sec  0.17 sec 
[12/25 13:55:55   1542s] (I)       | | +-Phase 1a                               20.03%  648.24 sec  648.77 sec  0.52 sec  0.89 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Pattern routing (4T)                 14.60%  648.24 sec  648.62 sec  0.38 sec  0.75 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.84%  648.62 sec  648.70 sec  0.07 sec  0.07 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Add via demand to 2D                  2.57%  648.70 sec  648.76 sec  0.07 sec  0.07 sec 
[12/25 13:55:55   1542s] (I)       | | +-Phase 1b                                5.75%  648.77 sec  648.92 sec  0.15 sec  0.19 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Monotonic routing (4T)                5.66%  648.77 sec  648.91 sec  0.15 sec  0.19 sec 
[12/25 13:55:55   1542s] (I)       | | +-Phase 1c                                1.27%  648.92 sec  648.95 sec  0.03 sec  0.03 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Two level Routing                     1.26%  648.92 sec  648.95 sec  0.03 sec  0.03 sec 
[12/25 13:55:55   1542s] (I)       | | | | +-Two Level Routing (Regular)         0.88%  648.92 sec  648.94 sec  0.02 sec  0.02 sec 
[12/25 13:55:55   1542s] (I)       | | | | +-Two Level Routing (Strong)          0.30%  648.94 sec  648.95 sec  0.01 sec  0.01 sec 
[12/25 13:55:55   1542s] (I)       | | +-Phase 1d                               13.59%  648.95 sec  649.30 sec  0.36 sec  0.35 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Detoured routing                     13.59%  648.95 sec  649.30 sec  0.36 sec  0.35 sec 
[12/25 13:55:55   1542s] (I)       | | +-Phase 1e                                0.03%  649.30 sec  649.31 sec  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Route legalization                    0.00%  649.30 sec  649.30 sec  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)       | | +-Phase 1l                               14.31%  649.31 sec  649.68 sec  0.37 sec  0.77 sec 
[12/25 13:55:55   1542s] (I)       | | | +-Layer assignment (4T)                13.88%  649.32 sec  649.68 sec  0.36 sec  0.76 sec 
[12/25 13:55:55   1542s] (I)       | +-Clean cong LA                             0.00%  649.68 sec  649.68 sec  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)       +-Export 3D cong map                          1.18%  649.71 sec  649.74 sec  0.03 sec  0.03 sec 
[12/25 13:55:55   1542s] (I)       | +-Export 2D cong map                        0.16%  649.74 sec  649.74 sec  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)      ======================= Summary by functions ========================
[12/25 13:55:55   1542s] (I)       Lv  Step                                      %      Real       CPU 
[12/25 13:55:55   1542s] (I)      ---------------------------------------------------------------------
[12/25 13:55:55   1542s] (I)        0  Early Global Route kernel           100.00%  2.62 sec  3.52 sec 
[12/25 13:55:55   1542s] (I)        1  Global Routing                       61.35%  1.61 sec  2.51 sec 
[12/25 13:55:55   1542s] (I)        1  Import and model                     36.89%  0.97 sec  0.96 sec 
[12/25 13:55:55   1542s] (I)        1  Export 3D cong map                    1.18%  0.03 sec  0.03 sec 
[12/25 13:55:55   1542s] (I)        2  Net group 1                          58.80%  1.54 sec  2.45 sec 
[12/25 13:55:55   1542s] (I)        2  Create place DB                      21.99%  0.58 sec  0.57 sec 
[12/25 13:55:55   1542s] (I)        2  Create route DB                      13.47%  0.35 sec  0.35 sec 
[12/25 13:55:55   1542s] (I)        2  Initialization                        1.24%  0.03 sec  0.03 sec 
[12/25 13:55:55   1542s] (I)        2  Others data preparation               0.42%  0.01 sec  0.01 sec 
[12/25 13:55:55   1542s] (I)        2  Create route kernel                   0.16%  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)        2  Export 2D cong map                    0.16%  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)        3  Import place data                    21.98%  0.58 sec  0.57 sec 
[12/25 13:55:55   1542s] (I)        3  Phase 1a                             20.03%  0.52 sec  0.89 sec 
[12/25 13:55:55   1542s] (I)        3  Phase 1l                             14.31%  0.37 sec  0.77 sec 
[12/25 13:55:55   1542s] (I)        3  Phase 1d                             13.59%  0.36 sec  0.35 sec 
[12/25 13:55:55   1542s] (I)        3  Import route data (4T)               13.46%  0.35 sec  0.35 sec 
[12/25 13:55:55   1542s] (I)        3  Phase 1b                              5.75%  0.15 sec  0.19 sec 
[12/25 13:55:55   1542s] (I)        3  Generate topology (4T)                2.77%  0.07 sec  0.17 sec 
[12/25 13:55:55   1542s] (I)        3  Phase 1c                              1.27%  0.03 sec  0.03 sec 
[12/25 13:55:55   1542s] (I)        3  Phase 1e                              0.03%  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)        4  Read nets                            17.01%  0.45 sec  0.44 sec 
[12/25 13:55:55   1542s] (I)        4  Pattern routing (4T)                 14.60%  0.38 sec  0.75 sec 
[12/25 13:55:55   1542s] (I)        4  Layer assignment (4T)                13.88%  0.36 sec  0.76 sec 
[12/25 13:55:55   1542s] (I)        4  Detoured routing                     13.59%  0.36 sec  0.35 sec 
[12/25 13:55:55   1542s] (I)        4  Read instances and placement          6.52%  0.17 sec  0.17 sec 
[12/25 13:55:55   1542s] (I)        4  Monotonic routing (4T)                5.66%  0.15 sec  0.19 sec 
[12/25 13:55:55   1542s] (I)        4  Read prerouted                        4.85%  0.13 sec  0.13 sec 
[12/25 13:55:55   1542s] (I)        4  Model blockage capacity               3.26%  0.09 sec  0.08 sec 
[12/25 13:55:55   1542s] (I)        4  Pattern Routing Avoiding Blockages    2.84%  0.07 sec  0.07 sec 
[12/25 13:55:55   1542s] (I)        4  Add via demand to 2D                  2.57%  0.07 sec  0.07 sec 
[12/25 13:55:55   1542s] (I)        4  Two level Routing                     1.26%  0.03 sec  0.03 sec 
[12/25 13:55:55   1542s] (I)        4  Read blockages ( Layer 2-6 )          1.10%  0.03 sec  0.03 sec 
[12/25 13:55:55   1542s] (I)        4  Read unlegalized nets                 1.05%  0.03 sec  0.03 sec 
[12/25 13:55:55   1542s] (I)        4  Initialize 3D grid graph              0.10%  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)        4  Set up via pillars                    0.06%  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)        5  Initialize 3D capacity                3.16%  0.08 sec  0.08 sec 
[12/25 13:55:55   1542s] (I)        5  Read instance blockages               1.00%  0.03 sec  0.03 sec 
[12/25 13:55:55   1542s] (I)        5  Two Level Routing (Regular)           0.88%  0.02 sec  0.02 sec 
[12/25 13:55:55   1542s] (I)        5  Two Level Routing (Strong)            0.30%  0.01 sec  0.01 sec 
[12/25 13:55:55   1542s] (I)        5  Read PG blockages                     0.08%  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/25 13:55:55   1542s] OPERPROF: Starting HotSpotCal at level 1, MEM:3144.6M, EPOCH TIME: 1671998155.172310
[12/25 13:55:55   1542s] [hotspot] +------------+---------------+---------------+
[12/25 13:55:55   1542s] [hotspot] |            |   max hotspot | total hotspot |
[12/25 13:55:55   1542s] [hotspot] +------------+---------------+---------------+
[12/25 13:55:55   1542s] [hotspot] | normalized |          0.00 |          0.00 |
[12/25 13:55:55   1542s] [hotspot] +------------+---------------+---------------+
[12/25 13:55:55   1542s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/25 13:55:55   1542s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/25 13:55:55   1542s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.023, REAL:0.019, MEM:3144.6M, EPOCH TIME: 1671998155.191535
[12/25 13:55:55   1542s] [hotspot] Hotspot report including placement blocked areas
[12/25 13:55:55   1542s] OPERPROF: Starting HotSpotCal at level 1, MEM:3144.6M, EPOCH TIME: 1671998155.191725
[12/25 13:55:55   1542s] [hotspot] +------------+---------------+---------------+
[12/25 13:55:55   1542s] [hotspot] |            |   max hotspot | total hotspot |
[12/25 13:55:55   1542s] [hotspot] +------------+---------------+---------------+
[12/25 13:55:55   1542s] [hotspot] | normalized |          0.00 |          0.00 |
[12/25 13:55:55   1542s] [hotspot] +------------+---------------+---------------+
[12/25 13:55:55   1542s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/25 13:55:55   1542s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/25 13:55:55   1542s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.022, REAL:0.018, MEM:3144.6M, EPOCH TIME: 1671998155.209775
[12/25 13:55:55   1542s] Reported timing to dir ./timingReports
[12/25 13:55:55   1542s] **optDesign ... cpu = 0:00:23, real = 0:00:15, mem = 2632.5M, totSessionCpu=0:25:43 **
[12/25 13:55:55   1542s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2986.6M, EPOCH TIME: 1671998155.480522
[12/25 13:55:55   1543s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.085, REAL:0.085, MEM:2986.6M, EPOCH TIME: 1671998155.565544
[12/25 13:56:06   1558s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  31992  |  31992  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.485%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:26, mem = 2664.6M, totSessionCpu=0:25:58 **
[12/25 13:56:06   1558s] *** Finished optDesign ***
[12/25 13:56:06   1558s] 
[12/25 13:56:06   1558s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:38.1 real=0:00:25.8)
[12/25 13:56:06   1558s] Info: pop threads available for lower-level modules during optimization.
[12/25 13:56:06   1558s] Info: Destroy the CCOpt slew target map.
[12/25 13:56:06   1558s] clean pInstBBox. size 0
[12/25 13:56:06   1558s] All LLGs are deleted
[12/25 13:56:06   1558s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2984.0M, EPOCH TIME: 1671998166.471734
[12/25 13:56:06   1558s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:2984.0M, EPOCH TIME: 1671998166.474548
[12/25 13:56:06   1558s] *** optDesign #3 [finish] : cpu/real = 0:00:38.5/0:00:26.1 (1.5), totSession cpu/real = 0:25:58.5/0:13:31.5 (1.9), mem = 2984.0M
[12/25 13:56:06   1558s] 
[12/25 13:56:06   1558s] =============================================================================================
[12/25 13:56:06   1558s]  Final TAT Report for optDesign #3                                              21.10-p004_1
[12/25 13:56:06   1558s] =============================================================================================
[12/25 13:56:06   1558s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:56:06   1558s] ---------------------------------------------------------------------------------------------
[12/25 13:56:06   1558s] [ InitOpt                ]      1   0:00:04.2  (  16.1 % )     0:00:07.7 /  0:00:12.8    1.7
[12/25 13:56:06   1558s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:56:06   1558s] [ OptSummaryReport       ]      2   0:00:00.5  (   2.0 % )     0:00:14.6 /  0:00:24.2    1.7
[12/25 13:56:06   1558s] [ DrvReport              ]      2   0:00:05.4  (  20.5 % )     0:00:05.4 /  0:00:06.4    1.2
[12/25 13:56:06   1558s] [ SlackTraversorInit     ]      1   0:00:01.7  (   6.5 % )     0:00:01.7 /  0:00:03.1    1.8
[12/25 13:56:06   1558s] [ ReportTranViolation    ]      1   0:00:00.8  (   3.2 % )     0:00:00.8 /  0:00:00.8    1.0
[12/25 13:56:06   1558s] [ ReportCapViolation     ]      1   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:00.8    1.5
[12/25 13:56:06   1558s] [ ReportFanoutViolation  ]      1   0:00:00.6  (   2.2 % )     0:00:00.6 /  0:00:00.6    1.0
[12/25 13:56:06   1558s] [ EarlyGlobalRoute       ]      1   0:00:02.6  (  10.0 % )     0:00:02.6 /  0:00:03.5    1.3
[12/25 13:56:06   1558s] [ TimingUpdate           ]      3   0:00:03.7  (  14.0 % )     0:00:03.7 /  0:00:11.7    3.2
[12/25 13:56:06   1558s] [ TimingReport           ]      2   0:00:00.6  (   2.2 % )     0:00:00.6 /  0:00:01.2    2.1
[12/25 13:56:06   1558s] [ GenerateReports        ]      1   0:00:04.5  (  17.1 % )     0:00:04.5 /  0:00:04.5    1.0
[12/25 13:56:06   1558s] [ MISC                   ]          0:00:01.1  (   4.3 % )     0:00:01.1 /  0:00:01.1    1.0
[12/25 13:56:06   1558s] ---------------------------------------------------------------------------------------------
[12/25 13:56:06   1558s]  optDesign #3 TOTAL                 0:00:26.1  ( 100.0 % )     0:00:26.1 /  0:00:38.5    1.5
[12/25 13:56:06   1558s] ---------------------------------------------------------------------------------------------
[12/25 13:56:06   1558s] 
[12/25 13:56:06   1558s] <CMD> reset_path_group -name CLOCK
[12/25 13:56:06   1558s] <CMD> optDesign -postCTS -hold
[12/25 13:56:06   1558s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2664.1M, totSessionCpu=0:25:58 **
[12/25 13:56:06   1558s] **INFO: User settings:
[12/25 13:56:06   1558s] setDesignMode -topRoutingLayer               M6
[12/25 13:56:06   1558s] setExtractRCMode -engine                     preRoute
[12/25 13:56:06   1558s] setUsefulSkewMode -ecoRoute                  false
[12/25 13:56:06   1558s] setDelayCalMode -enable_high_fanout          true
[12/25 13:56:06   1558s] setDelayCalMode -engine                      aae
[12/25 13:56:06   1558s] setDelayCalMode -ignoreNetLoad               false
[12/25 13:56:06   1558s] setDelayCalMode -socv_accuracy_mode          low
[12/25 13:56:06   1558s] setOptMode -activeSetupViews                 { slowView }
[12/25 13:56:06   1558s] setOptMode -allEndPoints                     true
[12/25 13:56:06   1558s] setOptMode -autoSetupViews                   { slowView}
[12/25 13:56:06   1558s] setOptMode -autoTDGRSetupViews               { slowView}
[12/25 13:56:06   1558s] setOptMode -drcMargin                        0
[12/25 13:56:06   1558s] setOptMode -effort                           high
[12/25 13:56:06   1558s] setOptMode -fixDrc                           true
[12/25 13:56:06   1558s] setOptMode -fixFanoutLoad                    true
[12/25 13:56:06   1558s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/25 13:56:06   1558s] setOptMode -leakagePowerEffort               none
[12/25 13:56:06   1558s] setOptMode -preserveAllSequential            false
[12/25 13:56:06   1558s] setOptMode -preserveAssertions               false
[12/25 13:56:06   1558s] setOptMode -setupTargetSlack                 0
[12/25 13:56:06   1558s] setPlaceMode -place_design_floorplan_mode    true
[12/25 13:56:06   1558s] setPlaceMode -place_global_clock_gate_aware  false
[12/25 13:56:06   1558s] setPlaceMode -place_global_cong_effort       high
[12/25 13:56:06   1558s] setPlaceMode -place_global_place_io_pins     false
[12/25 13:56:06   1558s] setPlaceMode -timingDriven                   true
[12/25 13:56:06   1558s] setAnalysisMode -analysisType                bcwc
[12/25 13:56:06   1558s] setAnalysisMode -checkType                   setup
[12/25 13:56:06   1558s] setAnalysisMode -clkSrcPath                  true
[12/25 13:56:06   1558s] setAnalysisMode -clockPropagation            sdcControl
[12/25 13:56:06   1558s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/25 13:56:06   1558s] setRouteMode -earlyGlobalMinRouteLayer       2
[12/25 13:56:06   1558s] 
[12/25 13:56:06   1558s] GigaOpt running with 4 threads.
[12/25 13:56:06   1558s] Info: 4 threads available for lower-level modules during optimization.
[12/25 13:56:06   1558s] 
[12/25 13:56:06   1558s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:56:06   1558s] Summary for sequential cells identification: 
[12/25 13:56:06   1558s]   Identified SBFF number: 148
[12/25 13:56:06   1558s]   Identified MBFF number: 0
[12/25 13:56:06   1558s]   Identified SB Latch number: 0
[12/25 13:56:06   1558s]   Identified MB Latch number: 0
[12/25 13:56:06   1558s]   Not identified SBFF number: 0
[12/25 13:56:06   1558s]   Not identified MBFF number: 0
[12/25 13:56:06   1558s]   Not identified SB Latch number: 0
[12/25 13:56:06   1558s]   Not identified MB Latch number: 0
[12/25 13:56:06   1558s]   Number of sequential cells which are not FFs: 106
[12/25 13:56:06   1558s]  Visiting view : slowView
[12/25 13:56:06   1558s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:56:06   1558s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:56:06   1558s]  Visiting view : fastView
[12/25 13:56:06   1558s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:56:06   1558s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:56:06   1558s] TLC MultiMap info (StdDelay):
[12/25 13:56:06   1558s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:56:06   1558s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:56:06   1558s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:56:06   1558s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:56:06   1558s]  Setting StdDelay to: 15.6ps
[12/25 13:56:06   1558s] 
[12/25 13:56:06   1558s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:56:06   1558s] info: unfix 1 clock instance placement location
[12/25 13:56:06   1558s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/25 13:56:06   1558s] Need call spDPlaceInit before registerPrioInstLoc.
[12/25 13:56:06   1558s] [EEQ-INFO] #EEQ #Cell
[12/25 13:56:06   1558s] [EEQ-INFO] 1    868
[12/25 13:56:06   1558s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/25 13:56:06   1558s] *** optDesign #4 [begin] : totSession cpu/real = 0:25:58.7/0:13:31.7 (1.9), mem = 2988.0M
[12/25 13:56:06   1558s] *** InitOpt #5 [begin] : totSession cpu/real = 0:25:58.7/0:13:31.7 (1.9), mem = 2988.0M
[12/25 13:56:06   1558s] OPERPROF: Starting DPlace-Init at level 1, MEM:2988.0M, EPOCH TIME: 1671998166.671873
[12/25 13:56:06   1558s] z: 2, totalTracks: 1
[12/25 13:56:06   1558s] z: 4, totalTracks: 1
[12/25 13:56:06   1558s] z: 6, totalTracks: 1
[12/25 13:56:06   1558s] z: 8, totalTracks: 1
[12/25 13:56:06   1558s] #spOpts: VtWidth mergeVia=F 
[12/25 13:56:06   1558s] All LLGs are deleted
[12/25 13:56:06   1558s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2988.0M, EPOCH TIME: 1671998166.733742
[12/25 13:56:06   1558s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2988.0M, EPOCH TIME: 1671998166.734537
[12/25 13:56:06   1558s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2988.0M, EPOCH TIME: 1671998166.779343
[12/25 13:56:06   1558s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2988.0M, EPOCH TIME: 1671998166.783283
[12/25 13:56:06   1558s] Core basic site is TSMC65ADV10TSITE
[12/25 13:56:06   1558s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2988.0M, EPOCH TIME: 1671998166.787967
[12/25 13:56:06   1558s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.004, MEM:2996.7M, EPOCH TIME: 1671998166.791783
[12/25 13:56:06   1558s] Fast DP-INIT is on for default
[12/25 13:56:06   1558s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.051, REAL:0.037, MEM:2989.5M, EPOCH TIME: 1671998166.820684
[12/25 13:56:06   1558s] 
[12/25 13:56:06   1558s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:56:06   1558s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.104, REAL:0.091, MEM:2989.5M, EPOCH TIME: 1671998166.870033
[12/25 13:56:06   1558s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2989.5MB).
[12/25 13:56:06   1558s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.278, REAL:0.265, MEM:2989.5M, EPOCH TIME: 1671998166.936680
[12/25 13:56:06   1558s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2989.5M, EPOCH TIME: 1671998166.937028
[12/25 13:56:06   1558s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.019, MEM:2985.5M, EPOCH TIME: 1671998166.956414
[12/25 13:56:06   1558s] 
[12/25 13:56:06   1558s] Creating Lib Analyzer ...
[12/25 13:56:07   1559s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 13:56:07   1559s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 13:56:07   1559s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/25 13:56:07   1559s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 13:56:07   1559s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 13:56:07   1559s] 
[12/25 13:56:07   1559s] {RT default_rc_corner 0 6 6 0}
[12/25 13:56:09   1561s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:01 mem=2991.5M
[12/25 13:56:09   1561s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:01 mem=2991.5M
[12/25 13:56:09   1561s] Creating Lib Analyzer, finished. 
[12/25 13:56:09   1561s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2654.5M, totSessionCpu=0:26:01 **
[12/25 13:56:09   1561s] *** optDesign -postCTS ***
[12/25 13:56:09   1561s] DRC Margin: user margin 0.0
[12/25 13:56:09   1561s] Hold Target Slack: user slack 0
[12/25 13:56:09   1561s] Setup Target Slack: user slack 0;
[12/25 13:56:09   1561s] setUsefulSkewMode -ecoRoute false
[12/25 13:56:09   1561s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2991.5M, EPOCH TIME: 1671998169.399794
[12/25 13:56:09   1561s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.081, MEM:2991.5M, EPOCH TIME: 1671998169.480366
[12/25 13:56:09   1561s] 
[12/25 13:56:09   1561s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:56:09   1561s] Deleting Lib Analyzer.
[12/25 13:56:09   1561s] 
[12/25 13:56:09   1561s] TimeStamp Deleting Cell Server End ...
[12/25 13:56:09   1561s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/25 13:56:09   1561s] 
[12/25 13:56:09   1561s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:56:09   1561s] Summary for sequential cells identification: 
[12/25 13:56:09   1561s]   Identified SBFF number: 148
[12/25 13:56:09   1561s]   Identified MBFF number: 0
[12/25 13:56:09   1561s]   Identified SB Latch number: 0
[12/25 13:56:09   1561s]   Identified MB Latch number: 0
[12/25 13:56:09   1561s]   Not identified SBFF number: 0
[12/25 13:56:09   1561s]   Not identified MBFF number: 0
[12/25 13:56:09   1561s]   Not identified SB Latch number: 0
[12/25 13:56:09   1561s]   Not identified MB Latch number: 0
[12/25 13:56:09   1561s]   Number of sequential cells which are not FFs: 106
[12/25 13:56:09   1561s]  Visiting view : slowView
[12/25 13:56:09   1561s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:56:09   1561s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:56:09   1561s]  Visiting view : fastView
[12/25 13:56:09   1561s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:56:09   1561s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:56:09   1561s] TLC MultiMap info (StdDelay):
[12/25 13:56:09   1561s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:56:09   1561s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:56:09   1561s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:56:09   1561s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:56:09   1561s]  Setting StdDelay to: 15.6ps
[12/25 13:56:09   1561s] 
[12/25 13:56:09   1561s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:56:09   1561s] 
[12/25 13:56:09   1561s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:56:09   1561s] 
[12/25 13:56:09   1561s] TimeStamp Deleting Cell Server End ...
[12/25 13:56:09   1561s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2991.5M, EPOCH TIME: 1671998169.574244
[12/25 13:56:09   1561s] All LLGs are deleted
[12/25 13:56:09   1561s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2991.5M, EPOCH TIME: 1671998169.574331
[12/25 13:56:09   1561s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:2991.5M, EPOCH TIME: 1671998169.577025
[12/25 13:56:09   1561s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.004, REAL:0.004, MEM:2985.5M, EPOCH TIME: 1671998169.578107
[12/25 13:56:09   1561s] Start to check current routing status for nets...
[12/25 13:56:10   1562s] All nets are already routed correctly.
[12/25 13:56:10   1562s] End to check current routing status for nets (mem=2985.5M)
[12/25 13:56:10   1562s] *** InitOpt #5 [finish] : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:26:02.4/0:13:35.4 (1.9), mem = 2985.5M
[12/25 13:56:10   1562s] 
[12/25 13:56:10   1562s] =============================================================================================
[12/25 13:56:10   1562s]  Step TAT Report for InitOpt #5                                                 21.10-p004_1
[12/25 13:56:10   1562s] =============================================================================================
[12/25 13:56:10   1562s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:56:10   1562s] ---------------------------------------------------------------------------------------------
[12/25 13:56:10   1562s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[12/25 13:56:10   1562s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  61.1 % )     0:00:02.3 /  0:00:02.3    1.0
[12/25 13:56:10   1562s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:56:10   1562s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:56:10   1562s] [ MISC                   ]          0:00:01.4  (  38.2 % )     0:00:01.4 /  0:00:01.4    1.0
[12/25 13:56:10   1562s] ---------------------------------------------------------------------------------------------
[12/25 13:56:10   1562s]  InitOpt #5 TOTAL                   0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.7    1.0
[12/25 13:56:10   1562s] ---------------------------------------------------------------------------------------------
[12/25 13:56:10   1562s] 
[12/25 13:56:10   1562s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:56:10   1562s] ### Creating PhyDesignMc. totSessionCpu=0:26:02 mem=2985.5M
[12/25 13:56:10   1562s] OPERPROF: Starting DPlace-Init at level 1, MEM:2985.5M, EPOCH TIME: 1671998170.373818
[12/25 13:56:10   1562s] z: 2, totalTracks: 1
[12/25 13:56:10   1562s] z: 4, totalTracks: 1
[12/25 13:56:10   1562s] z: 6, totalTracks: 1
[12/25 13:56:10   1562s] z: 8, totalTracks: 1
[12/25 13:56:10   1562s] #spOpts: VtWidth mergeVia=F 
[12/25 13:56:10   1562s] All LLGs are deleted
[12/25 13:56:10   1562s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2985.5M, EPOCH TIME: 1671998170.435134
[12/25 13:56:10   1562s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2985.5M, EPOCH TIME: 1671998170.435902
[12/25 13:56:10   1562s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2985.5M, EPOCH TIME: 1671998170.479816
[12/25 13:56:10   1562s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2985.5M, EPOCH TIME: 1671998170.484003
[12/25 13:56:10   1562s] Core basic site is TSMC65ADV10TSITE
[12/25 13:56:10   1562s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2985.5M, EPOCH TIME: 1671998170.489118
[12/25 13:56:10   1562s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.004, MEM:2985.5M, EPOCH TIME: 1671998170.492705
[12/25 13:56:10   1562s] Fast DP-INIT is on for default
[12/25 13:56:10   1562s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.051, REAL:0.039, MEM:2985.5M, EPOCH TIME: 1671998170.523026
[12/25 13:56:10   1562s] 
[12/25 13:56:10   1562s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:56:10   1562s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.105, REAL:0.093, MEM:2985.5M, EPOCH TIME: 1671998170.572893
[12/25 13:56:10   1562s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2985.5MB).
[12/25 13:56:10   1562s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.229, MEM:2985.5M, EPOCH TIME: 1671998170.602367
[12/25 13:56:10   1562s] TotalInstCnt at PhyDesignMc Initialization: 115,094
[12/25 13:56:10   1562s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:03 mem=2985.5M
[12/25 13:56:10   1562s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2985.5M, EPOCH TIME: 1671998170.940477
[12/25 13:56:10   1563s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.018, MEM:2985.5M, EPOCH TIME: 1671998170.958764
[12/25 13:56:10   1563s] TotalInstCnt at PhyDesignMc Destruction: 115,094
[12/25 13:56:10   1563s] GigaOpt Hold Optimizer is used
[12/25 13:56:10   1563s] End AAE Lib Interpolated Model. (MEM=2985.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:56:10   1563s] 
[12/25 13:56:10   1563s] Creating Lib Analyzer ...
[12/25 13:56:10   1563s] 
[12/25 13:56:10   1563s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:56:10   1563s] Summary for sequential cells identification: 
[12/25 13:56:10   1563s]   Identified SBFF number: 148
[12/25 13:56:10   1563s]   Identified MBFF number: 0
[12/25 13:56:10   1563s]   Identified SB Latch number: 0
[12/25 13:56:10   1563s]   Identified MB Latch number: 0
[12/25 13:56:10   1563s]   Not identified SBFF number: 0
[12/25 13:56:10   1563s]   Not identified MBFF number: 0
[12/25 13:56:10   1563s]   Not identified SB Latch number: 0
[12/25 13:56:10   1563s]   Not identified MB Latch number: 0
[12/25 13:56:10   1563s]   Number of sequential cells which are not FFs: 106
[12/25 13:56:10   1563s]  Visiting view : slowView
[12/25 13:56:10   1563s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:56:10   1563s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:56:10   1563s]  Visiting view : fastView
[12/25 13:56:10   1563s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:56:10   1563s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:56:10   1563s] TLC MultiMap info (StdDelay):
[12/25 13:56:10   1563s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:56:10   1563s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:56:10   1563s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:56:10   1563s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:56:10   1563s]  Setting StdDelay to: 15.6ps
[12/25 13:56:10   1563s] 
[12/25 13:56:10   1563s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:56:11   1563s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 13:56:11   1563s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 13:56:11   1563s] Total number of usable buffers from Lib Analyzer: 39 ( BUFX0P8BA10TR BUFHX1MA10TR BUFX2MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P2MA10TR BUFHX1P4MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR FRICGX0P8BA10TR FRICGX0P6BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFHX9MA10TR BUFHX13MA10TR FRICGX16BA10TR)
[12/25 13:56:11   1563s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 13:56:11   1563s] Total number of usable delay cells from Lib Analyzer: 1 ( DLY2X0P5MA10TR)
[12/25 13:56:11   1563s] 
[12/25 13:56:11   1563s] {RT default_rc_corner 0 6 6 0}
[12/25 13:56:12   1564s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:05 mem=2993.6M
[12/25 13:56:12   1564s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:05 mem=2993.6M
[12/25 13:56:12   1564s] Creating Lib Analyzer, finished. 
[12/25 13:56:12   1564s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:26:05 mem=2993.6M ***
[12/25 13:56:12   1564s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:26:04.7/0:13:37.7 (1.9), mem = 2993.6M
[12/25 13:56:12   1565s] Effort level <high> specified for reg2reg path_group
[12/25 13:56:14   1568s] Effort level <high> specified for reg2cgate path_group
[12/25 13:56:16   1575s] Saving timing graph ...
[12/25 13:56:17   1579s] Done save timing graph
[12/25 13:56:18   1579s] 
[12/25 13:56:18   1579s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:56:18   1579s] Deleting Lib Analyzer.
[12/25 13:56:18   1579s] 
[12/25 13:56:18   1579s] TimeStamp Deleting Cell Server End ...
[12/25 13:56:20   1586s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/25 13:56:20   1586s] Starting delay calculation for Hold views
[12/25 13:56:20   1586s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/25 13:56:20   1586s] #################################################################################
[12/25 13:56:20   1586s] # Design Stage: PreRoute
[12/25 13:56:20   1586s] # Design Name: toplevel_498
[12/25 13:56:20   1586s] # Design Mode: 90nm
[12/25 13:56:20   1586s] # Analysis Mode: MMMC Non-OCV 
[12/25 13:56:20   1586s] # Parasitics Mode: No SPEF/RCDB 
[12/25 13:56:20   1586s] # Signoff Settings: SI Off 
[12/25 13:56:20   1586s] #################################################################################
[12/25 13:56:21   1587s] Topological Sorting (REAL = 0:00:01.0, MEM = 3140.7M, InitMEM = 3140.7M)
[12/25 13:56:21   1587s] Calculate delays in BcWc mode...
[12/25 13:56:21   1587s] Start delay calculation (fullDC) (4 T). (MEM=3140.67)
[12/25 13:56:21   1587s] *** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
[12/25 13:56:21   1588s] End AAE Lib Interpolated Model. (MEM=3153.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:56:27   1611s] Total number of fetched objects 118364
[12/25 13:56:28   1611s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[12/25 13:56:28   1611s] End delay calculation. (MEM=3137.79 CPU=0:00:20.1 REAL=0:00:06.0)
[12/25 13:56:28   1611s] End delay calculation (fullDC). (MEM=3137.79 CPU=0:00:24.3 REAL=0:00:07.0)
[12/25 13:56:28   1611s] *** CDM Built up (cpu=0:00:24.9  real=0:00:08.0  mem= 3137.8M) ***
[12/25 13:56:29   1615s] *** Done Building Timing Graph (cpu=0:00:28.8 real=0:00:09.0 totSessionCpu=0:26:56 mem=3168.8M)
[12/25 13:56:31   1619s] 
[12/25 13:56:31   1619s] Active hold views:
[12/25 13:56:31   1619s]  fastView
[12/25 13:56:31   1619s]   Dominating endpoints: 0
[12/25 13:56:31   1619s]   Dominating TNS: -0.000
[12/25 13:56:31   1619s] 
[12/25 13:56:31   1619s] Done building cte hold timing graph (fixHold) cpu=0:00:55.1 real=0:00:19.0 totSessionCpu=0:27:00 mem=3168.3M ***
[12/25 13:56:41   1635s] Done building hold timer [377734 node(s), 811402 edge(s), 1 view(s)] (fixHold) cpu=0:01:11 real=0:00:29.0 totSessionCpu=0:27:15 mem=3302.0M ***
[12/25 13:56:42   1636s] Restoring timing graph ...
[12/25 13:56:44   1638s] Done restore timing graph
[12/25 13:56:44   1640s] Done building cte setup timing graph (fixHold) cpu=0:01:15 real=0:00:32.0 totSessionCpu=0:27:20 mem=3302.0M ***
[12/25 13:56:47   1643s] *info: category slack lower bound [L 0.0] default
[12/25 13:56:47   1643s] *info: category slack lower bound [H 0.0] reg2cgate 
[12/25 13:56:47   1643s] *info: category slack lower bound [H 0.0] reg2reg 
[12/25 13:56:47   1643s] --------------------------------------------------- 
[12/25 13:56:47   1643s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/25 13:56:47   1643s] --------------------------------------------------- 
[12/25 13:56:47   1643s]          WNS    reg2regWNS
[12/25 13:56:47   1643s]     0.005 ns      0.005 ns
[12/25 13:56:47   1643s] --------------------------------------------------- 
[12/25 13:56:48   1644s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/25 13:56:48   1644s] 
[12/25 13:56:48   1644s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:56:48   1644s] Summary for sequential cells identification: 
[12/25 13:56:48   1644s]   Identified SBFF number: 148
[12/25 13:56:48   1644s]   Identified MBFF number: 0
[12/25 13:56:48   1644s]   Identified SB Latch number: 0
[12/25 13:56:48   1644s]   Identified MB Latch number: 0
[12/25 13:56:48   1644s]   Not identified SBFF number: 0
[12/25 13:56:48   1644s]   Not identified MBFF number: 0
[12/25 13:56:48   1644s]   Not identified SB Latch number: 0
[12/25 13:56:48   1644s]   Not identified MB Latch number: 0
[12/25 13:56:48   1644s]   Number of sequential cells which are not FFs: 106
[12/25 13:56:48   1644s]  Visiting view : slowView
[12/25 13:56:48   1644s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:56:48   1644s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:56:48   1644s]  Visiting view : fastView
[12/25 13:56:48   1644s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:56:48   1644s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:56:48   1644s] TLC MultiMap info (StdDelay):
[12/25 13:56:48   1644s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:56:48   1644s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:56:48   1644s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:56:48   1644s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:56:48   1644s]  Setting StdDelay to: 15.6ps
[12/25 13:56:48   1644s] 
[12/25 13:56:48   1644s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:56:48   1644s] 
[12/25 13:56:48   1644s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:56:48   1644s] 
[12/25 13:56:48   1644s] TimeStamp Deleting Cell Server End ...
[12/25 13:56:48   1644s] 
[12/25 13:56:48   1644s] Creating Lib Analyzer ...
[12/25 13:56:48   1644s] 
[12/25 13:56:48   1644s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:56:48   1644s] Summary for sequential cells identification: 
[12/25 13:56:48   1644s]   Identified SBFF number: 148
[12/25 13:56:48   1644s]   Identified MBFF number: 0
[12/25 13:56:48   1644s]   Identified SB Latch number: 0
[12/25 13:56:48   1644s]   Identified MB Latch number: 0
[12/25 13:56:48   1644s]   Not identified SBFF number: 0
[12/25 13:56:48   1644s]   Not identified MBFF number: 0
[12/25 13:56:48   1644s]   Not identified SB Latch number: 0
[12/25 13:56:48   1644s]   Not identified MB Latch number: 0
[12/25 13:56:48   1644s]   Number of sequential cells which are not FFs: 106
[12/25 13:56:48   1644s]  Visiting view : slowView
[12/25 13:56:48   1644s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:56:48   1644s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:56:48   1644s]  Visiting view : fastView
[12/25 13:56:48   1644s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:56:48   1644s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:56:48   1644s] TLC MultiMap info (StdDelay):
[12/25 13:56:48   1644s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:56:48   1644s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:56:48   1644s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:56:48   1644s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:56:48   1644s]  Setting StdDelay to: 15.6ps
[12/25 13:56:48   1644s] 
[12/25 13:56:48   1644s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:56:48   1644s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 13:56:48   1644s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 13:56:48   1644s] Total number of usable buffers from Lib Analyzer: 39 ( BUFX0P8BA10TR BUFHX1MA10TR BUFX2MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P2MA10TR BUFHX1P4MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR FRICGX0P8BA10TR FRICGX0P6BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFHX9MA10TR BUFHX13MA10TR FRICGX16BA10TR)
[12/25 13:56:48   1644s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 13:56:48   1644s] Total number of usable delay cells from Lib Analyzer: 1 ( DLY2X0P5MA10TR)
[12/25 13:56:48   1644s] 
[12/25 13:56:48   1644s] {RT default_rc_corner 0 6 6 0}
[12/25 13:56:50   1646s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:26 mem=3303.5M
[12/25 13:56:50   1646s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:26 mem=3303.5M
[12/25 13:56:50   1646s] Creating Lib Analyzer, finished. 
[12/25 13:56:50   1646s] 
[12/25 13:56:50   1646s] *Info: minBufDelay = 39.6 ps, libStdDelay = 15.6 ps, minBufSize = 6400000 (4.0)
[12/25 13:56:50   1646s] *Info: worst delay setup view: slowView
[12/25 13:56:50   1646s] Footprint list for hold buffering (delay unit: ps)
[12/25 13:56:50   1646s] =================================================================
[12/25 13:56:50   1646s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[12/25 13:56:50   1646s] ------------------------------------------------------------------
[12/25 13:56:50   1646s] *Info:       22.0       2.36    4.0  29.91 BUFHX1MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       24.8       2.48    4.0  43.60 BUFX0P8BA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       19.9       2.17    6.0  14.27 BUFX2MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       21.6       2.41    6.0  19.79 BUFX1P7BA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       20.4       2.32    6.0  20.10 BUFHX1P4MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       20.8       2.39    6.0  20.43 BUFX1P4MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       21.7       2.44    6.0  23.86 BUFX1P2MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       48.7       2.68    6.0  60.83 DLY2X0P5MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       19.1       2.29    7.0   9.47 BUFX3MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       21.6       2.22    7.0  11.20 BUFX3BA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       20.3       2.21    7.0  11.32 BUFX2P5MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       21.3       2.34    7.0  13.39 BUFX2P5BA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       18.6       2.26    8.0   9.38 BUFHX3MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       19.3       2.30    8.0  11.20 BUFHX2P5MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       30.0       2.33    8.0  43.18 FRICGX0P8BA10TR (CK,ECK)
[12/25 13:56:50   1646s] *Info:       27.6       2.65    8.0  58.15 FRICGX0P6BA10TR (CK,ECK)
[12/25 13:56:50   1646s] *Info:       18.5       2.28   10.0   7.03 BUFX4MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       19.2       2.22   10.0   7.97 BUFX3P5MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       19.9       2.38   10.0   9.44 BUFX3P5BA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       25.7       2.35   10.0  16.83 FRICGX2BA10TR (CK,ECK)
[12/25 13:56:50   1646s] *Info:       24.6       2.39   10.0  19.80 FRICGX1P7BA10TR (CK,ECK)
[12/25 13:56:50   1646s] *Info:       26.9       2.51   10.0  27.88 FRICGX1P2BA10TR (CK,ECK)
[12/25 13:56:50   1646s] *Info:       18.7       2.20   11.0   5.61 BUFX5MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       20.2       2.24   11.0   6.64 BUFX5BA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       24.7       2.21   11.0  13.34 FRICGX2P5BA10TR (CK,ECK)
[12/25 13:56:50   1646s] *Info:       19.9       2.23   12.0   5.48 BUFX6BA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       18.9       2.12   12.0   5.55 BUFHX5MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       18.1       2.19   15.0   4.59 BUFHX6MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       25.1       2.25   15.0   8.33 FRICGX4BA10TR (CK,ECK)
[12/25 13:56:50   1646s] *Info:       24.7       2.28   15.0   9.50 FRICGX3P5BA10TR (CK,ECK)
[12/25 13:56:50   1646s] *Info:       19.4       2.21   16.0   3.68 BUFX7P5MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       20.8       2.25   16.0   4.35 BUFX7P5BA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       24.2       2.22   16.0   6.61 FRICGX5BA10TR (CK,ECK)
[12/25 13:56:50   1646s] *Info:       20.6       2.24   17.0   3.65 BUFX9BA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       18.8       2.16   19.0   3.64 BUFHX7P5MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       23.5       2.25   20.0   4.38 FRICGX7P5BA10TR (CK,ECK)
[12/25 13:56:50   1646s] *Info:       18.8       2.19   21.0   2.52 BUFX11MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       18.6       2.18   21.0   3.06 BUFHX9MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       18.3       2.16   29.0   2.11 BUFHX13MA10TR (A,Y)
[12/25 13:56:50   1646s] *Info:       23.2       2.19   34.0   2.07 FRICGX16BA10TR (CK,ECK)
[12/25 13:56:50   1646s] =================================================================
[12/25 13:56:51   1647s] 
[12/25 13:56:51   1647s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:56:51   1647s] Deleting Lib Analyzer.
[12/25 13:56:51   1647s] 
[12/25 13:56:51   1647s] TimeStamp Deleting Cell Server End ...
[12/25 13:56:51   1647s] 
[12/25 13:56:51   1647s] Creating Lib Analyzer ...
[12/25 13:56:51   1647s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/25 13:56:51   1647s] 
[12/25 13:56:51   1647s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:56:51   1647s] Summary for sequential cells identification: 
[12/25 13:56:51   1647s]   Identified SBFF number: 148
[12/25 13:56:51   1647s]   Identified MBFF number: 0
[12/25 13:56:51   1647s]   Identified SB Latch number: 0
[12/25 13:56:51   1647s]   Identified MB Latch number: 0
[12/25 13:56:51   1647s]   Not identified SBFF number: 0
[12/25 13:56:51   1647s]   Not identified MBFF number: 0
[12/25 13:56:51   1647s]   Not identified SB Latch number: 0
[12/25 13:56:51   1647s]   Not identified MB Latch number: 0
[12/25 13:56:51   1647s]   Number of sequential cells which are not FFs: 106
[12/25 13:56:51   1647s]  Visiting view : slowView
[12/25 13:56:51   1647s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:56:51   1647s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:56:51   1647s]  Visiting view : fastView
[12/25 13:56:51   1647s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:56:51   1647s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:56:51   1647s] TLC MultiMap info (StdDelay):
[12/25 13:56:51   1647s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:56:51   1647s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:56:51   1647s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:56:51   1647s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:56:51   1647s]  Setting StdDelay to: 15.6ps
[12/25 13:56:51   1647s] 
[12/25 13:56:51   1647s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:56:51   1648s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 13:56:51   1648s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 13:56:51   1648s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/25 13:56:51   1648s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 13:56:51   1648s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 13:56:51   1648s] 
[12/25 13:56:51   1648s] {RT default_rc_corner 0 6 6 0}
[12/25 13:56:53   1650s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:30 mem=3303.5M
[12/25 13:56:53   1650s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:30 mem=3303.5M
[12/25 13:56:53   1650s] Creating Lib Analyzer, finished. 
[12/25 13:56:53   1650s] Hold Timer stdDelay = 15.6ps
[12/25 13:56:53   1650s]  Visiting view : fastView
[12/25 13:56:53   1650s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:56:53   1650s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:56:53   1650s] Hold Timer stdDelay =  7.4ps (fastView)
[12/25 13:56:53   1650s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3303.5M, EPOCH TIME: 1671998213.908004
[12/25 13:56:53   1650s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.088, REAL:0.088, MEM:3303.5M, EPOCH TIME: 1671998213.996138
[12/25 13:56:55   1652s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView
Hold views included:
 fastView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  | 32.667  | 28.615  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.049  | -0.034  | -0.049  |  0.804  |
|           TNS (ns):| -7.626  | -7.577  | -0.049  |  0.000  |
|    Violating Paths:|   667   |   666   |    1    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.485%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:34, real = 0:00:49, mem = 2817.1M, totSessionCpu=0:27:32 **
[12/25 13:56:55   1652s] *** BuildHoldData #1 [finish] : cpu/real = 0:01:27.7/0:00:42.4 (2.1), totSession cpu/real = 0:27:32.4/0:14:20.1 (1.9), mem = 3145.0M
[12/25 13:56:55   1652s] 
[12/25 13:56:55   1652s] =============================================================================================
[12/25 13:56:55   1652s]  Step TAT Report for BuildHoldData #1                                           21.10-p004_1
[12/25 13:56:55   1652s] =============================================================================================
[12/25 13:56:55   1652s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:56:55   1652s] ---------------------------------------------------------------------------------------------
[12/25 13:56:55   1652s] [ ViewPruning            ]      5   0:00:03.2  (   7.6 % )     0:00:03.2 /  0:00:05.5    1.7
[12/25 13:56:55   1652s] [ OptSummaryReport       ]      1   0:00:00.3  (   0.6 % )     0:00:01.2 /  0:00:02.1    1.7
[12/25 13:56:55   1652s] [ DrvReport              ]      1   0:00:01.0  (   2.3 % )     0:00:01.0 /  0:00:01.9    1.9
[12/25 13:56:55   1652s] [ SlackTraversorInit     ]      3   0:00:03.2  (   7.6 % )     0:00:03.2 /  0:00:04.1    1.3
[12/25 13:56:55   1652s] [ CellServerInit         ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/25 13:56:55   1652s] [ LibAnalyzerInit        ]      2   0:00:03.9  (   9.2 % )     0:00:03.9 /  0:00:04.0    1.0
[12/25 13:56:55   1652s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:56:55   1652s] [ HoldTimerInit          ]      1   0:00:05.1  (  12.1 % )     0:00:05.1 /  0:00:10.2    2.0
[12/25 13:56:55   1652s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:56:55   1652s] [ HoldTimerNodeList      ]      1   0:00:03.4  (   7.9 % )     0:00:03.4 /  0:00:03.4    1.0
[12/25 13:56:55   1652s] [ HoldTimerRestoreData   ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/25 13:56:55   1652s] [ TimingUpdate           ]      5   0:00:01.1  (   2.6 % )     0:00:08.7 /  0:00:28.9    3.3
[12/25 13:56:55   1652s] [ FullDelayCalc          ]      1   0:00:07.6  (  17.8 % )     0:00:07.6 /  0:00:25.1    3.3
[12/25 13:56:55   1652s] [ TimingReport           ]      2   0:00:00.9  (   2.1 % )     0:00:00.9 /  0:00:01.9    2.1
[12/25 13:56:55   1652s] [ SaveTimingGraph        ]      1   0:00:01.3  (   3.1 % )     0:00:01.3 /  0:00:03.2    2.5
[12/25 13:56:55   1652s] [ RestoreTimingGraph     ]      1   0:00:01.1  (   2.5 % )     0:00:01.1 /  0:00:02.0    1.9
[12/25 13:56:55   1652s] [ MISC                   ]          0:00:10.2  (  24.0 % )     0:00:10.2 /  0:00:22.1    2.2
[12/25 13:56:55   1652s] ---------------------------------------------------------------------------------------------
[12/25 13:56:55   1652s]  BuildHoldData #1 TOTAL             0:00:42.4  ( 100.0 % )     0:00:42.4 /  0:01:27.7    2.1
[12/25 13:56:55   1652s] ---------------------------------------------------------------------------------------------
[12/25 13:56:55   1652s] 
[12/25 13:56:55   1652s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:27:32.4/0:14:20.1 (1.9), mem = 3145.0M
[12/25 13:56:55   1652s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.18
[12/25 13:56:55   1652s] #optDebug: Start CG creation (mem=3145.0M)
[12/25 13:56:55   1652s]  ...initializing CG  maxDriveDist 571.605500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 57.160500 
[12/25 13:56:55   1652s] (cpu=0:00:00.1, mem=3243.5M)
[12/25 13:56:55   1652s]  ...processing cgPrt (cpu=0:00:00.1, mem=3243.5M)
[12/25 13:56:55   1652s]  ...processing cgEgp (cpu=0:00:00.1, mem=3243.5M)
[12/25 13:56:55   1652s]  ...processing cgPbk (cpu=0:00:00.1, mem=3243.5M)
[12/25 13:56:55   1652s]  ...processing cgNrb(cpu=0:00:00.1, mem=3243.5M)
[12/25 13:56:55   1652s]  ...processing cgObs (cpu=0:00:00.1, mem=3243.5M)
[12/25 13:56:55   1652s]  ...processing cgCon (cpu=0:00:00.1, mem=3243.5M)
[12/25 13:56:55   1652s]  ...processing cgPdm (cpu=0:00:00.1, mem=3243.5M)
[12/25 13:56:55   1652s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3243.5M)
[12/25 13:56:55   1652s] ### Creating LA Mngr. totSessionCpu=0:27:33 mem=3243.5M
[12/25 13:56:55   1652s] ### Creating LA Mngr, finished. totSessionCpu=0:27:33 mem=3243.5M
[12/25 13:56:55   1652s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4000 dbu)
[12/25 13:56:55   1652s] *info: Run optDesign holdfix with 4 threads.
[12/25 13:56:55   1652s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 13:56:55   1653s] Info: 359 nets with fixed/cover wires excluded.
[12/25 13:56:55   1653s] Info: 359 clock nets excluded from IPO operation.
[12/25 13:56:56   1653s] --------------------------------------------------- 
[12/25 13:56:56   1653s]    Hold Timing Summary  - Initial 
[12/25 13:56:56   1653s] --------------------------------------------------- 
[12/25 13:56:56   1653s]  Target slack:       0.0000 ns
[12/25 13:56:56   1653s]  View: fastView 
[12/25 13:56:56   1653s]    WNS:      -0.0485
[12/25 13:56:56   1653s]    TNS:      -7.6253
[12/25 13:56:56   1653s]    VP :          665
[12/25 13:56:56   1653s]    Worst hold path end point: U12860/A 
[12/25 13:56:56   1653s] --------------------------------------------------- 
[12/25 13:56:56   1654s] Info: Done creating the CCOpt slew target map.
[12/25 13:56:56   1654s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 13:56:56   1654s] ### Creating PhyDesignMc. totSessionCpu=0:27:34 mem=3378.9M
[12/25 13:56:56   1654s] OPERPROF: Starting DPlace-Init at level 1, MEM:3378.9M, EPOCH TIME: 1671998216.802325
[12/25 13:56:56   1654s] z: 2, totalTracks: 1
[12/25 13:56:56   1654s] z: 4, totalTracks: 1
[12/25 13:56:56   1654s] z: 6, totalTracks: 1
[12/25 13:56:56   1654s] z: 8, totalTracks: 1
[12/25 13:56:56   1654s] #spOpts: VtWidth mergeVia=F 
[12/25 13:56:56   1654s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3378.9M, EPOCH TIME: 1671998216.912748
[12/25 13:56:56   1654s] 
[12/25 13:56:56   1654s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:56:56   1654s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.079, REAL:0.079, MEM:3378.9M, EPOCH TIME: 1671998216.992014
[12/25 13:56:57   1654s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3378.9MB).
[12/25 13:56:57   1654s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.219, REAL:0.220, MEM:3378.9M, EPOCH TIME: 1671998217.022182
[12/25 13:56:57   1655s] TotalInstCnt at PhyDesignMc Initialization: 115,094
[12/25 13:56:57   1655s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:36 mem=3410.9M
[12/25 13:56:57   1655s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3410.9M, EPOCH TIME: 1671998217.667877
[12/25 13:56:57   1655s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3410.9M, EPOCH TIME: 1671998217.670468
[12/25 13:56:58   1655s] 
[12/25 13:56:58   1655s] *** Starting Core Fixing (fixHold) cpu=0:01:31 real=0:00:46.0 totSessionCpu=0:27:36 mem=3410.9M density=83.485% ***
[12/25 13:56:58   1655s] Optimizer Target Slack 0.000 StdDelay is 0.01560  
[12/25 13:57:04   1662s] ### Creating RouteCongInterface, started
[12/25 13:57:05   1663s] 
[12/25 13:57:05   1663s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/25 13:57:05   1663s] 
[12/25 13:57:05   1663s] #optDebug: {0, 0.900}
[12/25 13:57:05   1663s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  | 32.667  | 28.615  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

Density: 83.485%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[12/25 13:57:05   1664s] *info: Hold Batch Commit is enabled
[12/25 13:57:05   1664s] *info: Levelized Batch Commit is enabled
[12/25 13:57:05   1664s] 
[12/25 13:57:05   1664s] Phase I ......
[12/25 13:57:05   1664s] Executing transform: ECO Safe Resize
[12/25 13:57:05   1664s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/25 13:57:05   1664s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/25 13:57:05   1664s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/25 13:57:05   1664s] Worst hold path end point:
[12/25 13:57:05   1664s]   U12860/A
[12/25 13:57:05   1664s]     net: vproc_top_u_core_core_clock_gate_i_en_latch (nrTerm=2)
[12/25 13:57:05   1664s] |   0|  -0.049|    -7.63|     665|          0|       0(     0)|   83.49%|   0:00:00.0|  3512.7M|
[12/25 13:57:06   1665s] Worst hold path end point:
[12/25 13:57:06   1665s]   U12860/A
[12/25 13:57:06   1665s]     net: vproc_top_u_core_core_clock_gate_i_en_latch (nrTerm=2)
[12/25 13:57:06   1665s] |   1|  -0.049|    -7.63|     665|          0|       0(     0)|   83.49%|   0:00:00.0|  3512.7M|
[12/25 13:57:06   1665s] 
[12/25 13:57:06   1665s] Capturing REF for hold ...
[12/25 13:57:06   1665s]    Hold Timing Snapshot: (REF)
[12/25 13:57:06   1665s]              All PG WNS: -0.049
[12/25 13:57:06   1665s]              All PG TNS: -7.625
[12/25 13:57:06   1665s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/25 13:57:06   1665s] Executing transform: AddBuffer + LegalResize
[12/25 13:57:06   1665s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/25 13:57:06   1665s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/25 13:57:06   1665s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/25 13:57:06   1666s] Worst hold path end point:
[12/25 13:57:06   1666s]   U12860/A
[12/25 13:57:06   1666s]     net: vproc_top_u_core_core_clock_gate_i_en_latch (nrTerm=2)
[12/25 13:57:06   1666s] |   0|  -0.049|    -7.63|     665|          0|       0(     0)|   83.49%|   0:00:00.0|  3512.7M|
[12/25 13:57:08   1672s] Worst hold path end point:
[12/25 13:57:08   1672s]   vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_3__genblk1_unit_genblk1_mul_genblk5_2__mul_block_genblk1_op1_q_reg_5_/D
[12/25 13:57:08   1672s]     net: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_PHN2331_unit_mux_genblk1_3__genblk1_unit_genblk1_mul_operand1_q_21 (nrTerm=2)
[12/25 13:57:08   1672s] |   1|  -0.000|    -0.00|       4|        656|       0(     0)|   83.66%|   0:00:01.0|  3633.7M|
[12/25 13:57:08   1672s] |   2|   0.000|     0.00|       0|          2|       2(     2)|   83.66%|   0:00:01.0|  3639.7M|
[12/25 13:57:08   1672s] 
[12/25 13:57:08   1672s] Capturing REF for hold ...
[12/25 13:57:08   1672s]    Hold Timing Snapshot: (REF)
[12/25 13:57:08   1672s]              All PG WNS: 0.000
[12/25 13:57:08   1672s]              All PG TNS: 0.000
[12/25 13:57:08   1672s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/25 13:57:08   1672s] 
[12/25 13:57:08   1672s] *info:    Total 658 cells added for Phase I
[12/25 13:57:08   1672s] *info:        in which 0 is ripple commits (0.000%)
[12/25 13:57:08   1672s] *info:    Total 2 instances resized for Phase I
[12/25 13:57:08   1672s] *info:        in which 2 FF resizing 
[12/25 13:57:08   1672s] *info:        in which 0 ripple resizing (0.000%)
[12/25 13:57:09   1673s] --------------------------------------------------- 
[12/25 13:57:09   1673s]    Hold Timing Summary  - Phase I 
[12/25 13:57:09   1673s] --------------------------------------------------- 
[12/25 13:57:09   1673s]  Target slack:       0.0000 ns
[12/25 13:57:09   1673s]  View: fastView 
[12/25 13:57:09   1673s]    WNS:       0.0000
[12/25 13:57:09   1673s]    TNS:       0.0000
[12/25 13:57:09   1673s]    VP :            0
[12/25 13:57:09   1673s]    Worst hold path end point: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_2__genblk1_unit_genblk1_div_state_ex3_q_reg_id__0_/D 
[12/25 13:57:09   1673s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  | 32.667  | 28.615  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

Density: 83.658%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[12/25 13:57:09   1675s] 
[12/25 13:57:09   1675s] *** Finished Core Fixing (fixHold) cpu=0:01:51 real=0:00:57.0 totSessionCpu=0:27:55 mem=3685.5M density=83.658% ***
[12/25 13:57:09   1675s] 
[12/25 13:57:09   1675s] *info:
[12/25 13:57:09   1675s] *info: Added a total of 658 cells to fix/reduce hold violation
[12/25 13:57:09   1675s] *info:          in which 614 termBuffering
[12/25 13:57:09   1675s] *info:          in which 0 dummyBuffering
[12/25 13:57:09   1675s] *info:
[12/25 13:57:09   1675s] *info: Summary: 
[12/25 13:57:09   1675s] *info:           12 cells of type 'BUFHX0P7MA10TR' (4.0, 	42.369) used
[12/25 13:57:09   1675s] *info:          594 cells of type 'BUFHX1MA10TR' (4.0, 	29.914) used
[12/25 13:57:09   1675s] *info:            1 cell  of type 'BUFHX2MA10TR' (7.0, 	14.119) used
[12/25 13:57:09   1675s] *info:            1 cell  of type 'BUFX0P7BA10TR' (4.0, 	49.502) used
[12/25 13:57:09   1675s] *info:           18 cells of type 'BUFX0P7MA10TR' (4.0, 	43.072) used
[12/25 13:57:09   1675s] *info:           32 cells of type 'DLY2X0P5MA10TR' (6.0, 	60.825) used
[12/25 13:57:09   1675s] *info:
[12/25 13:57:09   1675s] *info: Total 2 instances resized
[12/25 13:57:09   1675s] *info:       in which 2 FF resizing
[12/25 13:57:09   1675s] *info:
[12/25 13:57:09   1675s] 
[12/25 13:57:09   1675s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3685.5M, EPOCH TIME: 1671998229.997868
[12/25 13:57:10   1675s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.024, REAL:0.024, MEM:3555.5M, EPOCH TIME: 1671998230.021498
[12/25 13:57:10   1675s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3555.5M, EPOCH TIME: 1671998230.055258
[12/25 13:57:10   1675s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3555.5M, EPOCH TIME: 1671998230.055375
[12/25 13:57:10   1675s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3555.5M, EPOCH TIME: 1671998230.158404
[12/25 13:57:10   1675s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.124, REAL:0.125, MEM:3555.5M, EPOCH TIME: 1671998230.283231
[12/25 13:57:10   1675s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3555.5M, EPOCH TIME: 1671998230.312414
[12/25 13:57:10   1675s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.002, REAL:0.002, MEM:3555.5M, EPOCH TIME: 1671998230.314727
[12/25 13:57:10   1675s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.258, REAL:0.259, MEM:3555.5M, EPOCH TIME: 1671998230.314838
[12/25 13:57:10   1675s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.258, REAL:0.260, MEM:3555.5M, EPOCH TIME: 1671998230.314864
[12/25 13:57:10   1675s] TDRefine: refinePlace mode is spiral
[12/25 13:57:10   1675s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2702082.13
[12/25 13:57:10   1675s] OPERPROF: Starting RefinePlace at level 1, MEM:3555.5M, EPOCH TIME: 1671998230.314935
[12/25 13:57:10   1675s] *** Starting refinePlace (0:27:56 mem=3555.5M) ***
[12/25 13:57:10   1675s] Total net bbox length = 2.227e+06 (1.165e+06 1.062e+06) (ext = 1.413e+03)
[12/25 13:57:10   1675s] 
[12/25 13:57:10   1675s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:57:10   1675s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/25 13:57:10   1675s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:57:10   1675s] Enhanced MH flow has been turned off for floorplan mode.
[12/25 13:57:10   1675s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/25 13:57:10   1675s] Type 'man IMPSP-5140' for more detail.
[12/25 13:57:10   1675s] **WARN: (IMPSP-315):	Found 127752 instances insts with no PG Term connections.
[12/25 13:57:10   1675s] Type 'man IMPSP-315' for more detail.
[12/25 13:57:10   1675s] (I)      Default power domain name = toplevel_498
[12/25 13:57:10   1675s] .Default power domain name = toplevel_498
[12/25 13:57:10   1675s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3556.5M, EPOCH TIME: 1671998230.527793
[12/25 13:57:10   1675s] Starting refinePlace ...
[12/25 13:57:10   1675s] Default power domain name = toplevel_498
[12/25 13:57:10   1675s] .One DDP V2 for no tweak run.
[12/25 13:57:10   1675s] Default power domain name = toplevel_498
[12/25 13:57:10   1675s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/25 13:57:10   1676s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=3592.5MB) @(0:27:56 - 0:27:56).
[12/25 13:57:10   1676s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:57:10   1676s] wireLenOptFixPriorityInst 30605 inst fixed
[12/25 13:57:11   1676s] 
[12/25 13:57:11   1676s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/25 13:57:12   1678s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/25 13:57:12   1678s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/25 13:57:12   1678s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/25 13:57:12   1678s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:02.0, mem=3592.5MB) @(0:27:56 - 0:27:58).
[12/25 13:57:12   1678s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 13:57:12   1678s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 3592.5MB
[12/25 13:57:12   1678s] Statistics of distance of Instance movement in refine placement:
[12/25 13:57:12   1678s]   maximum (X+Y) =         0.00 um
[12/25 13:57:12   1678s]   mean    (X+Y) =         0.00 um
[12/25 13:57:12   1678s] Summary Report:
[12/25 13:57:12   1678s] Instances move: 0 (out of 115394 movable)
[12/25 13:57:12   1678s] Instances flipped: 0
[12/25 13:57:12   1678s] Mean displacement: 0.00 um
[12/25 13:57:12   1678s] Max displacement: 0.00 um 
[12/25 13:57:12   1678s] Total instances moved : 0
[12/25 13:57:12   1678s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.658, REAL:1.714, MEM:3592.5M, EPOCH TIME: 1671998232.242115
[12/25 13:57:12   1678s] Total net bbox length = 2.227e+06 (1.165e+06 1.062e+06) (ext = 1.413e+03)
[12/25 13:57:12   1678s] Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 3592.5MB
[12/25 13:57:12   1678s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:02.0, mem=3592.5MB) @(0:27:56 - 0:27:59).
[12/25 13:57:12   1678s] *** Finished refinePlace (0:27:59 mem=3592.5M) ***
[12/25 13:57:12   1678s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2702082.13
[12/25 13:57:12   1678s] OPERPROF: Finished RefinePlace at level 1, CPU:2.940, REAL:1.997, MEM:3592.5M, EPOCH TIME: 1671998232.312229
[12/25 13:57:12   1679s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3592.5M, EPOCH TIME: 1671998232.826882
[12/25 13:57:12   1679s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.020, MEM:3557.5M, EPOCH TIME: 1671998232.846434
[12/25 13:57:12   1679s] *** maximum move = 0.00 um ***
[12/25 13:57:12   1679s] *** Finished re-routing un-routed nets (3557.5M) ***
[12/25 13:57:12   1679s] OPERPROF: Starting DPlace-Init at level 1, MEM:3557.5M, EPOCH TIME: 1671998232.911663
[12/25 13:57:13   1679s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3557.5M, EPOCH TIME: 1671998233.021963
[12/25 13:57:13   1679s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.138, REAL:0.138, MEM:3557.5M, EPOCH TIME: 1671998233.160408
[12/25 13:57:13   1679s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3557.5M, EPOCH TIME: 1671998233.189550
[12/25 13:57:13   1679s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.002, REAL:0.002, MEM:3557.5M, EPOCH TIME: 1671998233.191446
[12/25 13:57:13   1679s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.275, REAL:0.280, MEM:3557.5M, EPOCH TIME: 1671998233.191561
[12/25 13:57:13   1680s] 
[12/25 13:57:13   1680s] *** Finish Physical Update (cpu=0:00:05.3 real=0:00:04.0 mem=3557.5M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  | 32.667  | 28.615  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

Density: 83.658%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[12/25 13:57:14   1681s] *** Finish Post CTS Hold Fixing (cpu=0:01:57 real=0:01:02 totSessionCpu=0:28:02 mem=3629.0M density=83.658%) ***
[12/25 13:57:14   1681s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.18
[12/25 13:57:14   1681s] **INFO: total 56798 insts, 56128 nets marked don't touch
[12/25 13:57:14   1681s] **INFO: total 56798 insts, 56128 nets marked don't touch DB property
[12/25 13:57:14   1681s] **INFO: total 56798 insts, 56128 nets unmarked don't touch

[12/25 13:57:14   1682s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3518.7M, EPOCH TIME: 1671998234.715531
[12/25 13:57:14   1682s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.023, MEM:3136.7M, EPOCH TIME: 1671998234.738395
[12/25 13:57:14   1682s] TotalInstCnt at PhyDesignMc Destruction: 115,752
[12/25 13:57:14   1682s] *** HoldOpt #1 [finish] : cpu/real = 0:00:29.6/0:00:19.7 (1.5), totSession cpu/real = 0:28:02.1/0:14:39.8 (1.9), mem = 3136.7M
[12/25 13:57:14   1682s] 
[12/25 13:57:14   1682s] =============================================================================================
[12/25 13:57:14   1682s]  Step TAT Report for HoldOpt #1                                                 21.10-p004_1
[12/25 13:57:14   1682s] =============================================================================================
[12/25 13:57:14   1682s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:57:14   1682s] ---------------------------------------------------------------------------------------------
[12/25 13:57:14   1682s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.4 % )     0:00:01.5 /  0:00:03.0    2.0
[12/25 13:57:14   1682s] [ SlackTraversorInit     ]      1   0:00:00.8  (   3.8 % )     0:00:00.8 /  0:00:00.8    1.0
[12/25 13:57:14   1682s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:57:14   1682s] [ PlacerInterfaceInit    ]      1   0:00:00.9  (   4.4 % )     0:00:00.9 /  0:00:01.4    1.6
[12/25 13:57:14   1682s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   2.7 % )     0:00:00.5 /  0:00:00.6    1.1
[12/25 13:57:14   1682s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/25 13:57:14   1682s] [ OptimizationStep       ]      2   0:00:00.3  (   1.4 % )     0:00:02.8 /  0:00:08.9    3.1
[12/25 13:57:14   1682s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:01.7 /  0:00:05.6    3.3
[12/25 13:57:14   1682s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:57:14   1682s] [ OptEval                ]      3   0:00:01.0  (   5.2 % )     0:00:01.0 /  0:00:04.1    4.0
[12/25 13:57:14   1682s] [ OptCommit              ]      3   0:00:00.1  (   0.5 % )     0:00:00.6 /  0:00:01.5    2.3
[12/25 13:57:14   1682s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.3    2.5
[12/25 13:57:14   1682s] [ IncrDelayCalc          ]     10   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    3.8
[12/25 13:57:14   1682s] [ HoldReEval             ]      2   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.9    4.0
[12/25 13:57:14   1682s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:57:14   1682s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:57:14   1682s] [ HoldValidateSetup      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:57:14   1682s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:57:14   1682s] [ HoldCollectNode        ]      6   0:00:01.1  (   5.5 % )     0:00:01.1 /  0:00:03.6    3.4
[12/25 13:57:14   1682s] [ HoldSortNodeList       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:57:14   1682s] [ HoldBottleneckCount    ]      4   0:00:05.8  (  29.2 % )     0:00:05.8 /  0:00:05.7    1.0
[12/25 13:57:14   1682s] [ HoldCacheNodeWeight    ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:57:14   1682s] [ HoldBuildSlackGraph    ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:57:14   1682s] [ HoldDBCommit           ]      5   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/25 13:57:14   1682s] [ HoldTimerCalcSummary   ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 13:57:14   1682s] [ RefinePlace            ]      1   0:00:03.9  (  19.6 % )     0:00:03.9 /  0:00:05.3    1.4
[12/25 13:57:14   1682s] [ TimingUpdate           ]      3   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/25 13:57:14   1682s] [ TimingReport           ]      3   0:00:01.3  (   6.5 % )     0:00:01.3 /  0:00:02.7    2.2
[12/25 13:57:14   1682s] [ IncrTimingUpdate       ]      6   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.8
[12/25 13:57:14   1682s] [ MISC                   ]          0:00:03.2  (  16.2 % )     0:00:03.2 /  0:00:03.2    1.0
[12/25 13:57:14   1682s] ---------------------------------------------------------------------------------------------
[12/25 13:57:14   1682s]  HoldOpt #1 TOTAL                   0:00:19.7  ( 100.0 % )     0:00:19.7 /  0:00:29.6    1.5
[12/25 13:57:14   1682s] ---------------------------------------------------------------------------------------------
[12/25 13:57:14   1682s] 
[12/25 13:57:14   1682s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3136.7M, EPOCH TIME: 1671998234.850599
[12/25 13:57:14   1682s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.084, REAL:0.084, MEM:3136.7M, EPOCH TIME: 1671998234.934541
[12/25 13:57:15   1682s] *** Steiner Routed Nets: 1.109%; Threshold: 100; Threshold for Hold: 100
[12/25 13:57:15   1682s] ### Creating LA Mngr. totSessionCpu=0:28:02 mem=3136.7M
[12/25 13:57:15   1682s] ### Creating LA Mngr, finished. totSessionCpu=0:28:02 mem=3136.7M
[12/25 13:57:15   1682s] Re-routed 0 nets
[12/25 13:57:15   1682s] GigaOpt_HOLD: Recover setup timing after hold fixing
[12/25 13:57:15   1682s] 
[12/25 13:57:15   1682s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:57:15   1682s] Deleting Lib Analyzer.
[12/25 13:57:15   1682s] 
[12/25 13:57:15   1682s] TimeStamp Deleting Cell Server End ...
[12/25 13:57:15   1682s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/25 13:57:15   1682s] 
[12/25 13:57:15   1682s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:57:15   1682s] Summary for sequential cells identification: 
[12/25 13:57:15   1682s]   Identified SBFF number: 148
[12/25 13:57:15   1682s]   Identified MBFF number: 0
[12/25 13:57:15   1682s]   Identified SB Latch number: 0
[12/25 13:57:15   1682s]   Identified MB Latch number: 0
[12/25 13:57:15   1682s]   Not identified SBFF number: 0
[12/25 13:57:15   1682s]   Not identified MBFF number: 0
[12/25 13:57:15   1682s]   Not identified SB Latch number: 0
[12/25 13:57:15   1682s]   Not identified MB Latch number: 0
[12/25 13:57:15   1682s]   Number of sequential cells which are not FFs: 106
[12/25 13:57:15   1682s]  Visiting view : slowView
[12/25 13:57:15   1682s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:57:15   1682s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:57:15   1682s]  Visiting view : fastView
[12/25 13:57:15   1682s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:57:15   1682s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:57:15   1682s] TLC MultiMap info (StdDelay):
[12/25 13:57:15   1682s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:57:15   1682s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:57:15   1682s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:57:15   1682s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:57:15   1682s]  Setting StdDelay to: 15.6ps
[12/25 13:57:15   1682s] 
[12/25 13:57:15   1682s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:57:15   1682s] 
[12/25 13:57:15   1682s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:57:15   1682s] 
[12/25 13:57:15   1682s] TimeStamp Deleting Cell Server End ...
[12/25 13:57:16   1683s] 
[12/25 13:57:16   1683s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 13:57:16   1683s] Summary for sequential cells identification: 
[12/25 13:57:16   1683s]   Identified SBFF number: 148
[12/25 13:57:16   1683s]   Identified MBFF number: 0
[12/25 13:57:16   1683s]   Identified SB Latch number: 0
[12/25 13:57:16   1683s]   Identified MB Latch number: 0
[12/25 13:57:16   1683s]   Not identified SBFF number: 0
[12/25 13:57:16   1683s]   Not identified MBFF number: 0
[12/25 13:57:16   1683s]   Not identified SB Latch number: 0
[12/25 13:57:16   1683s]   Not identified MB Latch number: 0
[12/25 13:57:16   1683s]   Number of sequential cells which are not FFs: 106
[12/25 13:57:16   1683s]  Visiting view : slowView
[12/25 13:57:16   1683s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 13:57:16   1683s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 13:57:16   1683s]  Visiting view : fastView
[12/25 13:57:16   1683s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 13:57:16   1683s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 13:57:16   1683s] TLC MultiMap info (StdDelay):
[12/25 13:57:16   1683s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 13:57:16   1683s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 13:57:16   1683s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 13:57:16   1683s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 13:57:16   1683s]  Setting StdDelay to: 15.6ps
[12/25 13:57:16   1683s] 
[12/25 13:57:16   1683s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 13:57:16   1683s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[12/25 13:57:16   1683s] GigaOpt: WNS bump threshold: 0.0078
[12/25 13:57:16   1683s] GigaOpt: Skipping postEco optimization
[12/25 13:57:16   1684s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[12/25 13:57:16   1684s] GigaOpt: Skipping nonLegal postEco optimization
[12/25 13:57:19   1686s] 
[12/25 13:57:19   1686s] Active setup views:
[12/25 13:57:19   1686s]  slowView
[12/25 13:57:19   1686s]   Dominating endpoints: 0
[12/25 13:57:19   1686s]   Dominating TNS: -0.000
[12/25 13:57:19   1686s] 
[12/25 13:57:19   1686s] Started Early Global Route kernel ( Curr Mem: 3235.09 MB )
[12/25 13:57:19   1686s] (I)      ==================== Layers =====================
[12/25 13:57:19   1686s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:57:19   1686s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 13:57:19   1686s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:57:19   1686s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 13:57:19   1686s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 13:57:19   1686s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 13:57:19   1686s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 13:57:19   1686s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 13:57:19   1686s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 13:57:19   1686s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 13:57:19   1686s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 13:57:19   1686s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 13:57:19   1686s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 13:57:19   1686s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 13:57:19   1686s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 13:57:19   1686s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 13:57:19   1686s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 13:57:19   1686s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 13:57:19   1686s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 13:57:19   1686s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 13:57:19   1686s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:57:19   1686s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 13:57:19   1686s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 13:57:19   1686s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 13:57:19   1686s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 13:57:19   1686s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 13:57:19   1686s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 13:57:19   1686s] (I)      Started Import and model ( Curr Mem: 3235.09 MB )
[12/25 13:57:19   1686s] (I)      Default power domain name = toplevel_498
[12/25 13:57:19   1686s] .== Non-default Options ==
[12/25 13:57:19   1686s] (I)      Build term to term wires                           : false
[12/25 13:57:19   1686s] (I)      Maximum routing layer                              : 6
[12/25 13:57:19   1686s] (I)      Number of threads                                  : 4
[12/25 13:57:19   1686s] (I)      Method to set GCell size                           : row
[12/25 13:57:19   1686s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/25 13:57:19   1686s] (I)      Use row-based GCell size
[12/25 13:57:19   1686s] (I)      Use row-based GCell align
[12/25 13:57:19   1686s] (I)      layer 0 area = 168000
[12/25 13:57:19   1686s] (I)      layer 1 area = 208000
[12/25 13:57:19   1686s] (I)      layer 2 area = 208000
[12/25 13:57:19   1686s] (I)      layer 3 area = 208000
[12/25 13:57:19   1686s] (I)      layer 4 area = 208000
[12/25 13:57:19   1686s] (I)      layer 5 area = 208000
[12/25 13:57:19   1686s] (I)      GCell unit size   : 4000
[12/25 13:57:19   1686s] (I)      GCell multiplier  : 1
[12/25 13:57:19   1686s] (I)      GCell row height  : 4000
[12/25 13:57:19   1686s] (I)      Actual row height : 4000
[12/25 13:57:19   1686s] (I)      GCell align ref   : 0 0
[12/25 13:57:19   1686s] [NR-eGR] Track table information for default rule: 
[12/25 13:57:19   1686s] [NR-eGR] M1 has no routable track
[12/25 13:57:19   1686s] [NR-eGR] M2 has single uniform track structure
[12/25 13:57:19   1686s] [NR-eGR] M3 has single uniform track structure
[12/25 13:57:19   1686s] [NR-eGR] M4 has single uniform track structure
[12/25 13:57:19   1686s] [NR-eGR] M5 has single uniform track structure
[12/25 13:57:19   1686s] [NR-eGR] M6 has single uniform track structure
[12/25 13:57:19   1686s] (I)      =============== Default via ================
[12/25 13:57:19   1686s] (I)      +---+------------------+-------------------+
[12/25 13:57:19   1686s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/25 13:57:19   1686s] (I)      +---+------------------+-------------------+
[12/25 13:57:19   1686s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/25 13:57:19   1686s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/25 13:57:19   1686s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/25 13:57:19   1686s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/25 13:57:19   1686s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/25 13:57:19   1686s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/25 13:57:19   1686s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/25 13:57:19   1686s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/25 13:57:19   1686s] (I)      +---+------------------+-------------------+
[12/25 13:57:19   1687s] [NR-eGR] Read 16854 PG shapes
[12/25 13:57:19   1687s] [NR-eGR] Read 0 clock shapes
[12/25 13:57:19   1687s] [NR-eGR] Read 0 other shapes
[12/25 13:57:19   1687s] [NR-eGR] #Routing Blockages  : 0
[12/25 13:57:19   1687s] [NR-eGR] #Instance Blockages : 0
[12/25 13:57:19   1687s] [NR-eGR] #PG Blockages       : 16854
[12/25 13:57:19   1687s] [NR-eGR] #Halo Blockages     : 0
[12/25 13:57:19   1687s] [NR-eGR] #Boundary Blockages : 0
[12/25 13:57:19   1687s] [NR-eGR] #Clock Blockages    : 0
[12/25 13:57:19   1687s] [NR-eGR] #Other Blockages    : 0
[12/25 13:57:19   1687s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/25 13:57:19   1687s] [NR-eGR] Num Prerouted Nets = 359  Num Prerouted Wires = 75222
[12/25 13:57:19   1687s] [NR-eGR] Read 118951 nets ( ignored 359 )
[12/25 13:57:19   1687s] (I)      early_global_route_priority property id does not exist.
[12/25 13:57:19   1687s] (I)      Read Num Blocks=16854  Num Prerouted Wires=75222  Num CS=0
[12/25 13:57:19   1687s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 38669
[12/25 13:57:19   1687s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 32174
[12/25 13:57:19   1687s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 4352
[12/25 13:57:19   1687s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 27
[12/25 13:57:20   1687s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/25 13:57:20   1687s] (I)      Number of ignored nets                =    359
[12/25 13:57:20   1687s] (I)      Number of connected nets              =      0
[12/25 13:57:20   1687s] (I)      Number of fixed nets                  =    359.  Ignored: Yes
[12/25 13:57:20   1687s] (I)      Number of clock nets                  =    359.  Ignored: No
[12/25 13:57:20   1687s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/25 13:57:20   1687s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/25 13:57:20   1687s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/25 13:57:20   1687s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/25 13:57:20   1687s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/25 13:57:20   1687s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/25 13:57:20   1687s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/25 13:57:20   1687s] (I)      Ndr track 0 does not exist
[12/25 13:57:20   1687s] (I)      Ndr track 0 does not exist
[12/25 13:57:20   1687s] (I)      ---------------------Grid Graph Info--------------------
[12/25 13:57:20   1687s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/25 13:57:20   1687s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/25 13:57:20   1687s] (I)      Site width          :   400  (dbu)
[12/25 13:57:20   1687s] (I)      Row height          :  4000  (dbu)
[12/25 13:57:20   1687s] (I)      GCell row height    :  4000  (dbu)
[12/25 13:57:20   1687s] (I)      GCell width         :  4000  (dbu)
[12/25 13:57:20   1687s] (I)      GCell height        :  4000  (dbu)
[12/25 13:57:20   1687s] (I)      Grid                :   400   400     6
[12/25 13:57:20   1687s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/25 13:57:20   1687s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/25 13:57:20   1687s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/25 13:57:20   1687s] (I)      Default wire width  :   180   200   200   200   200   200
[12/25 13:57:20   1687s] (I)      Default wire space  :   180   200   200   200   200   200
[12/25 13:57:20   1687s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/25 13:57:20   1687s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/25 13:57:20   1687s] (I)      First track coord   :     0   200   200   200   200   200
[12/25 13:57:20   1687s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/25 13:57:20   1687s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/25 13:57:20   1687s] (I)      Num of masks        :     1     1     1     1     1     1
[12/25 13:57:20   1687s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/25 13:57:20   1687s] (I)      --------------------------------------------------------
[12/25 13:57:20   1687s] 
[12/25 13:57:20   1687s] [NR-eGR] ============ Routing rule table ============
[12/25 13:57:20   1687s] [NR-eGR] Rule id: 0  Nets: 118592
[12/25 13:57:20   1687s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/25 13:57:20   1687s] (I)                    Layer    2    3    4    5    6 
[12/25 13:57:20   1687s] (I)                    Pitch  400  400  400  400  400 
[12/25 13:57:20   1687s] (I)             #Used tracks    1    1    1    1    1 
[12/25 13:57:20   1687s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:57:20   1687s] [NR-eGR] Rule id: 1  Nets: 0
[12/25 13:57:20   1687s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/25 13:57:20   1687s] (I)                    Layer    2    3    4    5    6 
[12/25 13:57:20   1687s] (I)                    Pitch  800  800  800  800  800 
[12/25 13:57:20   1687s] (I)             #Used tracks    2    2    2    2    2 
[12/25 13:57:20   1687s] (I)       #Fully used tracks    1    1    1    1    1 
[12/25 13:57:20   1687s] [NR-eGR] ========================================
[12/25 13:57:20   1687s] [NR-eGR] 
[12/25 13:57:20   1687s] (I)      =============== Blocked Tracks ===============
[12/25 13:57:20   1687s] (I)      +-------+---------+----------+---------------+
[12/25 13:57:20   1687s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/25 13:57:20   1687s] (I)      +-------+---------+----------+---------------+
[12/25 13:57:20   1687s] (I)      |     1 |       0 |        0 |         0.00% |
[12/25 13:57:20   1687s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/25 13:57:20   1687s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/25 13:57:20   1687s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/25 13:57:20   1687s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/25 13:57:20   1687s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/25 13:57:20   1687s] (I)      +-------+---------+----------+---------------+
[12/25 13:57:20   1687s] (I)      Finished Import and model ( CPU: 0.95 sec, Real: 0.95 sec, Curr Mem: 3235.09 MB )
[12/25 13:57:20   1687s] (I)      Reset routing kernel
[12/25 13:57:20   1687s] (I)      Started Global Routing ( Curr Mem: 3235.09 MB )
[12/25 13:57:20   1687s] (I)      totalPins=429420  totalGlobalPin=417421 (97.21%)
[12/25 13:57:20   1687s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/25 13:57:20   1687s] [NR-eGR] Layer group 1: route 118592 net(s) in layer range [2, 6]
[12/25 13:57:20   1687s] (I)      
[12/25 13:57:20   1687s] (I)      ============  Phase 1a Route ============
[12/25 13:57:20   1688s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/25 13:57:20   1688s] (I)      Usage: 1355206 = (700265 H, 654941 V) = (22.21% H, 13.71% V) = (1.401e+06um H, 1.310e+06um V)
[12/25 13:57:20   1688s] (I)      
[12/25 13:57:20   1688s] (I)      ============  Phase 1b Route ============
[12/25 13:57:20   1688s] (I)      Usage: 1355245 = (700275 H, 654970 V) = (22.21% H, 13.71% V) = (1.401e+06um H, 1.310e+06um V)
[12/25 13:57:20   1688s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.710490e+06um
[12/25 13:57:20   1688s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/25 13:57:20   1688s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/25 13:57:20   1688s] (I)      
[12/25 13:57:20   1688s] (I)      ============  Phase 1c Route ============
[12/25 13:57:20   1688s] (I)      Level2 Grid: 80 x 80
[12/25 13:57:20   1688s] (I)      Usage: 1355245 = (700275 H, 654970 V) = (22.21% H, 13.71% V) = (1.401e+06um H, 1.310e+06um V)
[12/25 13:57:20   1688s] (I)      
[12/25 13:57:20   1688s] (I)      ============  Phase 1d Route ============
[12/25 13:57:21   1689s] (I)      Usage: 1355237 = (700240 H, 654997 V) = (22.21% H, 13.71% V) = (1.400e+06um H, 1.310e+06um V)
[12/25 13:57:21   1689s] (I)      
[12/25 13:57:21   1689s] (I)      ============  Phase 1e Route ============
[12/25 13:57:21   1689s] (I)      Usage: 1355237 = (700240 H, 654997 V) = (22.21% H, 13.71% V) = (1.400e+06um H, 1.310e+06um V)
[12/25 13:57:21   1689s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.710474e+06um
[12/25 13:57:21   1689s] (I)      
[12/25 13:57:21   1689s] (I)      ============  Phase 1l Route ============
[12/25 13:57:21   1689s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/25 13:57:21   1689s] (I)      Layer  2:    1586783    604670        41           0     1596000    ( 0.00%) 
[12/25 13:57:21   1689s] (I)      Layer  3:    1586081    642363        51           0     1596000    ( 0.00%) 
[12/25 13:57:21   1689s] (I)      Layer  4:    1586783    307319         0           0     1596000    ( 0.00%) 
[12/25 13:57:21   1689s] (I)      Layer  5:    1564328    199911       157           0     1596000    ( 0.00%) 
[12/25 13:57:21   1689s] (I)      Layer  6:    1596000     34995         0           0     1596000    ( 0.00%) 
[12/25 13:57:21   1689s] (I)      Total:       7919975   1789258       249           0     7980000    ( 0.00%) 
[12/25 13:57:21   1689s] (I)      
[12/25 13:57:21   1689s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/25 13:57:21   1689s] [NR-eGR]                        OverCon           OverCon            
[12/25 13:57:21   1689s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/25 13:57:21   1689s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/25 13:57:21   1689s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:57:21   1689s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:57:21   1689s] [NR-eGR]      M2 ( 2)        40( 0.03%)         0( 0.00%)   ( 0.03%) 
[12/25 13:57:21   1689s] [NR-eGR]      M3 ( 3)        44( 0.03%)         1( 0.00%)   ( 0.03%) 
[12/25 13:57:21   1689s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:57:21   1689s] [NR-eGR]      M5 ( 5)       116( 0.07%)         4( 0.00%)   ( 0.08%) 
[12/25 13:57:21   1689s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/25 13:57:21   1689s] [NR-eGR] ---------------------------------------------------------------
[12/25 13:57:21   1689s] [NR-eGR]        Total       200( 0.03%)         5( 0.00%)   ( 0.03%) 
[12/25 13:57:21   1689s] [NR-eGR] 
[12/25 13:57:21   1689s] (I)      Finished Global Routing ( CPU: 2.49 sec, Real: 1.63 sec, Curr Mem: 3309.82 MB )
[12/25 13:57:21   1689s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/25 13:57:21   1689s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/25 13:57:21   1689s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.48 sec, Real: 2.62 sec, Curr Mem: 3309.82 MB )
[12/25 13:57:21   1689s] (I)      ======================================== Runtime Summary ========================================
[12/25 13:57:21   1689s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/25 13:57:21   1689s] (I)      -------------------------------------------------------------------------------------------------
[12/25 13:57:21   1689s] (I)       Early Global Route kernel                   100.00%  733.69 sec  736.31 sec  2.62 sec  3.48 sec 
[12/25 13:57:21   1689s] (I)       +-Import and model                           36.25%  733.69 sec  734.64 sec  0.95 sec  0.95 sec 
[12/25 13:57:21   1689s] (I)       | +-Create place DB                          21.24%  733.69 sec  734.25 sec  0.56 sec  0.55 sec 
[12/25 13:57:21   1689s] (I)       | | +-Import place data                      21.23%  733.69 sec  734.25 sec  0.56 sec  0.55 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Read instances and placement          6.10%  733.69 sec  733.85 sec  0.16 sec  0.16 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Read nets                            15.13%  733.85 sec  734.25 sec  0.40 sec  0.40 sec 
[12/25 13:57:21   1689s] (I)       | +-Create route DB                          13.57%  734.25 sec  734.60 sec  0.36 sec  0.35 sec 
[12/25 13:57:21   1689s] (I)       | | +-Import route data (4T)                 13.56%  734.25 sec  734.60 sec  0.36 sec  0.35 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.10%  734.25 sec  734.28 sec  0.03 sec  0.03 sec 
[12/25 13:57:21   1689s] (I)       | | | | +-Read routing blockages              0.00%  734.25 sec  734.25 sec  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)       | | | | +-Read instance blockages             1.00%  734.25 sec  734.28 sec  0.03 sec  0.03 sec 
[12/25 13:57:21   1689s] (I)       | | | | +-Read PG blockages                   0.08%  734.28 sec  734.28 sec  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)       | | | | +-Read clock blockages                0.00%  734.28 sec  734.28 sec  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)       | | | | +-Read other blockages                0.00%  734.28 sec  734.28 sec  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)       | | | | +-Read boundary cut boxes             0.00%  734.28 sec  734.28 sec  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Read blackboxes                       0.00%  734.28 sec  734.28 sec  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Read prerouted                        4.97%  734.28 sec  734.41 sec  0.13 sec  0.13 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Read unlegalized nets                 1.03%  734.41 sec  734.44 sec  0.03 sec  0.03 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Read nets                             1.60%  734.44 sec  734.48 sec  0.04 sec  0.04 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Set up via pillars                    0.07%  734.49 sec  734.50 sec  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Initialize 3D grid graph              0.05%  734.51 sec  734.51 sec  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Model blockage capacity               3.24%  734.51 sec  734.59 sec  0.09 sec  0.08 sec 
[12/25 13:57:21   1689s] (I)       | | | | +-Initialize 3D capacity              3.14%  734.51 sec  734.59 sec  0.08 sec  0.08 sec 
[12/25 13:57:21   1689s] (I)       | +-Read aux data                             0.00%  734.60 sec  734.60 sec  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)       | +-Others data preparation                   0.42%  734.60 sec  734.62 sec  0.01 sec  0.01 sec 
[12/25 13:57:21   1689s] (I)       | +-Create route kernel                       0.16%  734.62 sec  734.62 sec  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)       +-Global Routing                             62.02%  734.64 sec  736.27 sec  1.63 sec  2.49 sec 
[12/25 13:57:21   1689s] (I)       | +-Initialization                            1.25%  734.64 sec  734.67 sec  0.03 sec  0.03 sec 
[12/25 13:57:21   1689s] (I)       | +-Net group 1                              59.46%  734.68 sec  736.24 sec  1.56 sec  2.42 sec 
[12/25 13:57:21   1689s] (I)       | | +-Generate topology (4T)                  2.81%  734.68 sec  734.75 sec  0.07 sec  0.15 sec 
[12/25 13:57:21   1689s] (I)       | | +-Phase 1a                               20.26%  734.78 sec  735.31 sec  0.53 sec  0.89 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Pattern routing (4T)                 14.52%  734.78 sec  735.16 sec  0.38 sec  0.74 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.89%  735.16 sec  735.24 sec  0.08 sec  0.08 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Add via demand to 2D                  2.83%  735.24 sec  735.31 sec  0.07 sec  0.07 sec 
[12/25 13:57:21   1689s] (I)       | | +-Phase 1b                                5.96%  735.31 sec  735.47 sec  0.16 sec  0.20 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Monotonic routing (4T)                5.87%  735.31 sec  735.47 sec  0.15 sec  0.20 sec 
[12/25 13:57:21   1689s] (I)       | | +-Phase 1c                                1.30%  735.47 sec  735.50 sec  0.03 sec  0.03 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Two level Routing                     1.30%  735.47 sec  735.50 sec  0.03 sec  0.03 sec 
[12/25 13:57:21   1689s] (I)       | | | | +-Two Level Routing (Regular)         0.91%  735.47 sec  735.50 sec  0.02 sec  0.02 sec 
[12/25 13:57:21   1689s] (I)       | | | | +-Two Level Routing (Strong)          0.30%  735.50 sec  735.50 sec  0.01 sec  0.01 sec 
[12/25 13:57:21   1689s] (I)       | | +-Phase 1d                               13.42%  735.50 sec  735.86 sec  0.35 sec  0.35 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Detoured routing                     13.42%  735.50 sec  735.86 sec  0.35 sec  0.35 sec 
[12/25 13:57:21   1689s] (I)       | | +-Phase 1e                                0.03%  735.86 sec  735.86 sec  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Route legalization                    0.00%  735.86 sec  735.86 sec  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)       | | +-Phase 1l                               14.53%  735.86 sec  736.24 sec  0.38 sec  0.76 sec 
[12/25 13:57:21   1689s] (I)       | | | +-Layer assignment (4T)                14.12%  735.87 sec  736.24 sec  0.37 sec  0.75 sec 
[12/25 13:57:21   1689s] (I)       | +-Clean cong LA                             0.00%  736.24 sec  736.24 sec  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)       +-Export 3D cong map                          1.17%  736.27 sec  736.30 sec  0.03 sec  0.03 sec 
[12/25 13:57:21   1689s] (I)       | +-Export 2D cong map                        0.15%  736.30 sec  736.30 sec  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)      ======================= Summary by functions ========================
[12/25 13:57:21   1689s] (I)       Lv  Step                                      %      Real       CPU 
[12/25 13:57:21   1689s] (I)      ---------------------------------------------------------------------
[12/25 13:57:21   1689s] (I)        0  Early Global Route kernel           100.00%  2.62 sec  3.48 sec 
[12/25 13:57:21   1689s] (I)        1  Global Routing                       62.02%  1.63 sec  2.49 sec 
[12/25 13:57:21   1689s] (I)        1  Import and model                     36.25%  0.95 sec  0.95 sec 
[12/25 13:57:21   1689s] (I)        1  Export 3D cong map                    1.17%  0.03 sec  0.03 sec 
[12/25 13:57:21   1689s] (I)        2  Net group 1                          59.46%  1.56 sec  2.42 sec 
[12/25 13:57:21   1689s] (I)        2  Create place DB                      21.24%  0.56 sec  0.55 sec 
[12/25 13:57:21   1689s] (I)        2  Create route DB                      13.57%  0.36 sec  0.35 sec 
[12/25 13:57:21   1689s] (I)        2  Initialization                        1.25%  0.03 sec  0.03 sec 
[12/25 13:57:21   1689s] (I)        2  Others data preparation               0.42%  0.01 sec  0.01 sec 
[12/25 13:57:21   1689s] (I)        2  Create route kernel                   0.16%  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)        2  Export 2D cong map                    0.15%  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)        3  Import place data                    21.23%  0.56 sec  0.55 sec 
[12/25 13:57:21   1689s] (I)        3  Phase 1a                             20.26%  0.53 sec  0.89 sec 
[12/25 13:57:21   1689s] (I)        3  Phase 1l                             14.53%  0.38 sec  0.76 sec 
[12/25 13:57:21   1689s] (I)        3  Import route data (4T)               13.56%  0.36 sec  0.35 sec 
[12/25 13:57:21   1689s] (I)        3  Phase 1d                             13.42%  0.35 sec  0.35 sec 
[12/25 13:57:21   1689s] (I)        3  Phase 1b                              5.96%  0.16 sec  0.20 sec 
[12/25 13:57:21   1689s] (I)        3  Generate topology (4T)                2.81%  0.07 sec  0.15 sec 
[12/25 13:57:21   1689s] (I)        3  Phase 1c                              1.30%  0.03 sec  0.03 sec 
[12/25 13:57:21   1689s] (I)        3  Phase 1e                              0.03%  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)        4  Read nets                            16.73%  0.44 sec  0.44 sec 
[12/25 13:57:21   1689s] (I)        4  Pattern routing (4T)                 14.52%  0.38 sec  0.74 sec 
[12/25 13:57:21   1689s] (I)        4  Layer assignment (4T)                14.12%  0.37 sec  0.75 sec 
[12/25 13:57:21   1689s] (I)        4  Detoured routing                     13.42%  0.35 sec  0.35 sec 
[12/25 13:57:21   1689s] (I)        4  Read instances and placement          6.10%  0.16 sec  0.16 sec 
[12/25 13:57:21   1689s] (I)        4  Monotonic routing (4T)                5.87%  0.15 sec  0.20 sec 
[12/25 13:57:21   1689s] (I)        4  Read prerouted                        4.97%  0.13 sec  0.13 sec 
[12/25 13:57:21   1689s] (I)        4  Model blockage capacity               3.24%  0.09 sec  0.08 sec 
[12/25 13:57:21   1689s] (I)        4  Pattern Routing Avoiding Blockages    2.89%  0.08 sec  0.08 sec 
[12/25 13:57:21   1689s] (I)        4  Add via demand to 2D                  2.83%  0.07 sec  0.07 sec 
[12/25 13:57:21   1689s] (I)        4  Two level Routing                     1.30%  0.03 sec  0.03 sec 
[12/25 13:57:21   1689s] (I)        4  Read blockages ( Layer 2-6 )          1.10%  0.03 sec  0.03 sec 
[12/25 13:57:21   1689s] (I)        4  Read unlegalized nets                 1.03%  0.03 sec  0.03 sec 
[12/25 13:57:21   1689s] (I)        4  Set up via pillars                    0.07%  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)        4  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)        5  Initialize 3D capacity                3.14%  0.08 sec  0.08 sec 
[12/25 13:57:21   1689s] (I)        5  Read instance blockages               1.00%  0.03 sec  0.03 sec 
[12/25 13:57:21   1689s] (I)        5  Two Level Routing (Regular)           0.91%  0.02 sec  0.02 sec 
[12/25 13:57:21   1689s] (I)        5  Two Level Routing (Strong)            0.30%  0.01 sec  0.01 sec 
[12/25 13:57:21   1689s] (I)        5  Read PG blockages                     0.08%  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/25 13:57:21   1689s] OPERPROF: Starting HotSpotCal at level 1, MEM:3309.8M, EPOCH TIME: 1671998241.731016
[12/25 13:57:21   1689s] [hotspot] +------------+---------------+---------------+
[12/25 13:57:21   1689s] [hotspot] |            |   max hotspot | total hotspot |
[12/25 13:57:21   1689s] [hotspot] +------------+---------------+---------------+
[12/25 13:57:21   1689s] [hotspot] | normalized |          0.00 |          0.00 |
[12/25 13:57:21   1689s] [hotspot] +------------+---------------+---------------+
[12/25 13:57:21   1689s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/25 13:57:21   1689s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/25 13:57:21   1689s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.020, MEM:3302.6M, EPOCH TIME: 1671998241.750598
[12/25 13:57:21   1689s] [hotspot] Hotspot report including placement blocked areas
[12/25 13:57:21   1689s] OPERPROF: Starting HotSpotCal at level 1, MEM:3302.6M, EPOCH TIME: 1671998241.750789
[12/25 13:57:21   1689s] [hotspot] +------------+---------------+---------------+
[12/25 13:57:21   1689s] [hotspot] |            |   max hotspot | total hotspot |
[12/25 13:57:21   1689s] [hotspot] +------------+---------------+---------------+
[12/25 13:57:21   1689s] [hotspot] | normalized |          0.00 |          0.00 |
[12/25 13:57:21   1689s] [hotspot] +------------+---------------+---------------+
[12/25 13:57:21   1689s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/25 13:57:21   1689s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/25 13:57:21   1689s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.022, REAL:0.018, MEM:3302.6M, EPOCH TIME: 1671998241.768514
[12/25 13:57:22   1690s] Reported timing to dir ./timingReports
[12/25 13:57:22   1690s] **optDesign ... cpu = 0:02:12, real = 0:01:16, mem = 2644.4M, totSessionCpu=0:28:11 **
[12/25 13:57:22   1690s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3068.0M, EPOCH TIME: 1671998242.643969
[12/25 13:57:22   1690s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.079, REAL:0.079, MEM:3068.0M, EPOCH TIME: 1671998242.723352
[12/25 13:57:22   1690s] 
[12/25 13:57:22   1690s] TimeStamp Deleting Cell Server Begin ...
[12/25 13:57:22   1690s] 
[12/25 13:57:22   1690s] TimeStamp Deleting Cell Server End ...
[12/25 13:57:24   1697s] Starting delay calculation for Hold views
[12/25 13:57:25   1697s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/25 13:57:25   1697s] #################################################################################
[12/25 13:57:25   1697s] # Design Stage: PreRoute
[12/25 13:57:25   1697s] # Design Name: toplevel_498
[12/25 13:57:25   1697s] # Design Mode: 90nm
[12/25 13:57:25   1697s] # Analysis Mode: MMMC Non-OCV 
[12/25 13:57:25   1697s] # Parasitics Mode: No SPEF/RCDB 
[12/25 13:57:25   1697s] # Signoff Settings: SI Off 
[12/25 13:57:25   1697s] #################################################################################
[12/25 13:57:25   1698s] Topological Sorting (REAL = 0:00:00.0, MEM = 3124.2M, InitMEM = 3110.2M)
[12/25 13:57:25   1698s] Calculate delays in BcWc mode...
[12/25 13:57:25   1698s] Start delay calculation (fullDC) (4 T). (MEM=3124.19)
[12/25 13:57:25   1698s] *** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
[12/25 13:57:26   1699s] End AAE Lib Interpolated Model. (MEM=3136.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:57:32   1721s] Total number of fetched objects 119022
[12/25 13:57:32   1722s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[12/25 13:57:32   1722s] End delay calculation. (MEM=3285.95 CPU=0:00:19.8 REAL=0:00:05.0)
[12/25 13:57:32   1722s] End delay calculation (fullDC). (MEM=3285.95 CPU=0:00:24.0 REAL=0:00:07.0)
[12/25 13:57:32   1722s] *** CDM Built up (cpu=0:00:24.6  real=0:00:07.0  mem= 3286.0M) ***
[12/25 13:57:33   1726s] *** Done Building Timing Graph (cpu=0:00:28.5 real=0:00:09.0 totSessionCpu=0:28:46 mem=3317.0M)
[12/25 13:57:37   1734s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/25 13:57:37   1734s] Starting delay calculation for Setup views
[12/25 13:57:37   1735s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/25 13:57:37   1735s] #################################################################################
[12/25 13:57:37   1735s] # Design Stage: PreRoute
[12/25 13:57:37   1735s] # Design Name: toplevel_498
[12/25 13:57:37   1735s] # Design Mode: 90nm
[12/25 13:57:37   1735s] # Analysis Mode: MMMC Non-OCV 
[12/25 13:57:37   1735s] # Parasitics Mode: No SPEF/RCDB 
[12/25 13:57:37   1735s] # Signoff Settings: SI Off 
[12/25 13:57:37   1735s] #################################################################################
[12/25 13:57:37   1735s] Topological Sorting (REAL = 0:00:00.0, MEM = 3143.4M, InitMEM = 3129.5M)
[12/25 13:57:37   1735s] Calculate delays in BcWc mode...
[12/25 13:57:37   1735s] Start delay calculation (fullDC) (4 T). (MEM=3143.44)
[12/25 13:57:37   1735s] *** Calculating scaling factor for slowLib libraries using the default operating condition of each library.
[12/25 13:57:38   1736s] End AAE Lib Interpolated Model. (MEM=3155.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:57:44   1758s] Total number of fetched objects 119022
[12/25 13:57:44   1759s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/25 13:57:44   1759s] End delay calculation. (MEM=3306.2 CPU=0:00:19.9 REAL=0:00:05.0)
[12/25 13:57:44   1759s] End delay calculation (fullDC). (MEM=3306.2 CPU=0:00:24.0 REAL=0:00:07.0)
[12/25 13:57:44   1759s] *** CDM Built up (cpu=0:00:24.6  real=0:00:07.0  mem= 3306.2M) ***
[12/25 13:57:46   1763s] *** Done Building Timing Graph (cpu=0:00:28.5 real=0:00:09.0 totSessionCpu=0:29:23 mem=3337.2M)
[12/25 13:57:55   1773s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 
Hold views included:
 fastView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  | 32.667  | 28.615  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.003  |  0.804  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.658%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:01:23, REAL=0:00:33.0, MEM=3143.1M
[12/25 13:57:55   1773s] **optDesign ... cpu = 0:03:35, real = 0:01:49, mem = 2813.6M, totSessionCpu=0:29:33 **
[12/25 13:57:55   1773s] *** Finished optDesign ***
[12/25 13:57:55   1773s] 
[12/25 13:57:55   1773s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:03:34 real=  0:01:49)
[12/25 13:57:55   1773s] Info: pop threads available for lower-level modules during optimization.
[12/25 13:57:55   1773s] Info: Destroy the CCOpt slew target map.
[12/25 13:57:55   1773s] clean pInstBBox. size 0
[12/25 13:57:56   1773s] All LLGs are deleted
[12/25 13:57:56   1773s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3143.1M, EPOCH TIME: 1671998276.159886
[12/25 13:57:56   1773s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3143.1M, EPOCH TIME: 1671998276.162478
[12/25 13:57:56   1773s] *** optDesign #4 [finish] : cpu/real = 0:03:34.9/0:01:49.5 (2.0), totSession cpu/real = 0:29:33.6/0:15:21.2 (1.9), mem = 3143.1M
[12/25 13:57:56   1773s] 
[12/25 13:57:56   1773s] =============================================================================================
[12/25 13:57:56   1773s]  Final TAT Report for optDesign #4                                              21.10-p004_1
[12/25 13:57:56   1773s] =============================================================================================
[12/25 13:57:56   1773s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 13:57:56   1773s] ---------------------------------------------------------------------------------------------
[12/25 13:57:56   1773s] [ InitOpt                ]      1   0:00:03.7  (   3.4 % )     0:00:03.7 /  0:00:03.7    1.0
[12/25 13:57:56   1773s] [ HoldOpt                ]      1   0:00:14.3  (  13.1 % )     0:00:19.7 /  0:00:29.6    1.5
[12/25 13:57:56   1773s] [ ViewPruning            ]      8   0:00:04.3  (   4.0 % )     0:00:04.3 /  0:00:06.7    1.5
[12/25 13:57:56   1773s] [ BuildHoldData          ]      1   0:00:28.4  (  25.9 % )     0:00:42.4 /  0:01:27.7    2.1
[12/25 13:57:56   1773s] [ OptSummaryReport       ]      5   0:00:05.6  (   5.1 % )     0:00:36.1 /  0:01:27.7    2.4
[12/25 13:57:56   1773s] [ DrvReport              ]      2   0:00:05.3  (   4.8 % )     0:00:05.3 /  0:00:06.2    1.2
[12/25 13:57:56   1773s] [ SlackTraversorInit     ]      3   0:00:02.3  (   2.1 % )     0:00:02.3 /  0:00:02.3    1.0
[12/25 13:57:56   1773s] [ CellServerInit         ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.4
[12/25 13:57:56   1773s] [ LibAnalyzerInit        ]      1   0:00:01.6  (   1.5 % )     0:00:01.6 /  0:00:01.7    1.0
[12/25 13:57:56   1773s] [ RefinePlace            ]      1   0:00:03.9  (   3.5 % )     0:00:03.9 /  0:00:05.3    1.4
[12/25 13:57:56   1773s] [ EarlyGlobalRoute       ]      1   0:00:02.6  (   2.4 % )     0:00:02.6 /  0:00:03.5    1.3
[12/25 13:57:56   1773s] [ TimingUpdate           ]     11   0:00:03.8  (   3.4 % )     0:00:26.8 /  0:01:26.1    3.2
[12/25 13:57:56   1773s] [ FullDelayCalc          ]      3   0:00:23.0  (  21.0 % )     0:00:23.0 /  0:01:14.8    3.3
[12/25 13:57:56   1773s] [ TimingReport           ]      7   0:00:03.0  (   2.8 % )     0:00:03.0 /  0:00:06.4    2.1
[12/25 13:57:56   1773s] [ GenerateReports        ]      2   0:00:05.0  (   4.6 % )     0:00:05.0 /  0:00:05.0    1.0
[12/25 13:57:56   1773s] [ MISC                   ]          0:00:02.5  (   2.3 % )     0:00:02.5 /  0:00:02.5    1.0
[12/25 13:57:56   1773s] ---------------------------------------------------------------------------------------------
[12/25 13:57:56   1773s]  optDesign #4 TOTAL                 0:01:49.5  ( 100.0 % )     0:01:49.5 /  0:03:34.9    2.0
[12/25 13:57:56   1773s] ---------------------------------------------------------------------------------------------
[12/25 13:57:56   1773s] 
[12/25 13:57:56   1773s] <CMD> setFillerMode -core {"FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR"} -corePrefix FILL -merge true
[12/25 13:57:56   1773s] <CMD> addFiller
[12/25 13:57:56   1773s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3143.1M, EPOCH TIME: 1671998276.173827
[12/25 13:57:56   1773s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3143.1M, EPOCH TIME: 1671998276.174104
[12/25 13:57:56   1773s] z: 2, totalTracks: 1
[12/25 13:57:56   1773s] z: 4, totalTracks: 1
[12/25 13:57:56   1773s] z: 6, totalTracks: 1
[12/25 13:57:56   1773s] z: 8, totalTracks: 1
[12/25 13:57:56   1773s] All LLGs are deleted
[12/25 13:57:56   1773s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3143.1M, EPOCH TIME: 1671998276.234538
[12/25 13:57:56   1773s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3143.1M, EPOCH TIME: 1671998276.235282
[12/25 13:57:56   1773s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3143.1M, EPOCH TIME: 1671998276.281673
[12/25 13:57:56   1773s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3143.1M, EPOCH TIME: 1671998276.281928
[12/25 13:57:56   1773s] Core basic site is TSMC65ADV10TSITE
[12/25 13:57:56   1773s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3143.1M, EPOCH TIME: 1671998276.287427
[12/25 13:57:56   1774s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.569, REAL:0.151, MEM:3151.9M, EPOCH TIME: 1671998276.438491
[12/25 13:57:56   1774s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/25 13:57:56   1774s] SiteArray: use 6,553,600 bytes
[12/25 13:57:56   1774s] SiteArray: current memory after site array memory allocation 3151.9M
[12/25 13:57:56   1774s] SiteArray: FP blocked sites are writable
[12/25 13:57:56   1774s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.622, REAL:0.193, MEM:3144.6M, EPOCH TIME: 1671998276.474954
[12/25 13:57:56   1774s] 
[12/25 13:57:56   1774s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:57:56   1774s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.671, REAL:0.242, MEM:3144.6M, EPOCH TIME: 1671998276.523802
[12/25 13:57:56   1774s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:00.0, mem=3144.6MB).
[12/25 13:57:56   1774s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.797, REAL:0.369, MEM:3144.6M, EPOCH TIME: 1671998276.543304
[12/25 13:57:56   1774s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3144.6M, EPOCH TIME: 1671998276.543336
[12/25 13:57:56   1774s]   Signal wire search tree: 160913 elements. (cpu=0:00:00.1, mem=0.0M)
[12/25 13:57:56   1774s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.121, REAL:0.122, MEM:3144.6M, EPOCH TIME: 1671998276.664916
[12/25 13:57:56   1774s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3144.6M, EPOCH TIME: 1671998276.942354
[12/25 13:57:56   1774s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3144.6M, EPOCH TIME: 1671998276.942480
[12/25 13:57:56   1774s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3144.6M, EPOCH TIME: 1671998276.971898
[12/25 13:57:56   1774s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3144.6M, EPOCH TIME: 1671998276.973917
[12/25 13:57:56   1774s] AddFiller init all instances time CPU:0.008, REAL:0.008
[12/25 13:57:58   1776s] AddFiller main function time CPU:1.233, REAL:1.031
[12/25 13:57:58   1776s] Filler instance commit time CPU:0.565, REAL:0.566
[12/25 13:57:58   1776s] *INFO: Adding fillers to top-module.
[12/25 13:57:58   1776s] *INFO:   Added 0 filler inst  (cell FILL128A10TR / prefix FILL).
[12/25 13:57:58   1776s] *INFO:   Added 63 filler insts (cell FILL64A10TR / prefix FILL).
[12/25 13:57:58   1776s] *INFO:   Added 732 filler insts (cell FILL32A10TR / prefix FILL).
[12/25 13:57:58   1776s] *INFO:   Added 4512 filler insts (cell FILL16A10TR / prefix FILL).
[12/25 13:57:58   1776s] *INFO:   Added 8765 filler insts (cell FILLCAP8A10TR / prefix FILL).
[12/25 13:57:58   1776s] *INFO:   Added 11328 filler insts (cell FILL4A10TR / prefix FILL).
[12/25 13:57:58   1776s] *INFO:   Added 13225 filler insts (cell FILL2A10TR / prefix FILL).
[12/25 13:57:58   1776s] *INFO:   Added 14192 filler insts (cell FILL1A10TR / prefix FILL).
[12/25 13:57:58   1776s] *INFO: Swapped 0 special filler inst. 
[12/25 13:57:58   1776s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:1.251, REAL:1.044, MEM:3144.6M, EPOCH TIME: 1671998278.018077
[12/25 13:57:58   1776s] *INFO: Total 52817 filler insts added - prefix FILL (CPU: 0:00:02.5).
[12/25 13:57:58   1776s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:1.253, REAL:1.046, MEM:3144.6M, EPOCH TIME: 1671998278.018176
[12/25 13:57:58   1776s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3144.6M, EPOCH TIME: 1671998278.018222
[12/25 13:57:58   1776s] For 52817 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/25 13:57:58   1776s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.010, MEM:3144.6M, EPOCH TIME: 1671998278.027827
[12/25 13:57:58   1776s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:1.292, REAL:1.085, MEM:3144.6M, EPOCH TIME: 1671998278.027896
[12/25 13:57:58   1776s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:1.292, REAL:1.086, MEM:3144.6M, EPOCH TIME: 1671998278.027923
[12/25 13:57:58   1776s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3144.6M, EPOCH TIME: 1671998278.030075
[12/25 13:57:58   1776s] All LLGs are deleted
[12/25 13:57:58   1776s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3144.6M, EPOCH TIME: 1671998278.046280
[12/25 13:57:58   1776s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.060, REAL:0.061, MEM:3144.6M, EPOCH TIME: 1671998278.106882
[12/25 13:57:58   1776s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.085, REAL:0.086, MEM:3101.6M, EPOCH TIME: 1671998278.115685
[12/25 13:57:58   1776s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:2.574, REAL:1.942, MEM:3101.6M, EPOCH TIME: 1671998278.115778
[12/25 13:57:58   1776s] <CMD> routeDesign -globalDetail
[12/25 13:57:58   1776s] #% Begin routeDesign (date=12/25 13:57:58, mem=2743.7M)
[12/25 13:57:58   1776s] ### Time Record (routeDesign) is installed.
[12/25 13:57:58   1776s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2743.74 (MB), peak = 3114.54 (MB)
[12/25 13:57:58   1776s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/25 13:57:58   1776s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/25 13:57:58   1776s] **INFO: User settings:
[12/25 13:57:58   1776s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[12/25 13:57:58   1776s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/25 13:57:58   1776s] setNanoRouteMode -grouteExpTdStdDelay               15.6
[12/25 13:57:58   1776s] setNanoRouteMode -routeInsertAntennaDiode           false
[12/25 13:57:58   1776s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[12/25 13:57:58   1776s] setNanoRouteMode -routeTopRoutingLayer              6
[12/25 13:57:58   1776s] setDesignMode -topRoutingLayer                      M6
[12/25 13:57:58   1776s] setExtractRCMode -engine                            preRoute
[12/25 13:57:58   1776s] setDelayCalMode -enable_high_fanout                 true
[12/25 13:57:58   1776s] setDelayCalMode -engine                             aae
[12/25 13:57:58   1776s] setDelayCalMode -ignoreNetLoad                      false
[12/25 13:57:58   1776s] setDelayCalMode -socv_accuracy_mode                 low
[12/25 13:57:58   1776s] setSIMode -separate_delta_delay_on_data             true
[12/25 13:57:58   1776s] 
[12/25 13:57:58   1776s] #default_rc_corner has no qx tech file defined
[12/25 13:57:58   1776s] #No active RC corner or QRC tech file is missing.
[12/25 13:57:58   1776s] #**INFO: setDesignMode -flowEffort standard
[12/25 13:57:58   1776s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/25 13:57:58   1776s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/25 13:57:58   1776s] OPERPROF: Starting checkPlace at level 1, MEM:3101.6M, EPOCH TIME: 1671998278.166525
[12/25 13:57:58   1776s] z: 2, totalTracks: 1
[12/25 13:57:58   1776s] z: 4, totalTracks: 1
[12/25 13:57:58   1776s] z: 6, totalTracks: 1
[12/25 13:57:58   1776s] z: 8, totalTracks: 1
[12/25 13:57:58   1776s] All LLGs are deleted
[12/25 13:57:58   1776s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3101.6M, EPOCH TIME: 1671998278.235036
[12/25 13:57:58   1776s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3101.6M, EPOCH TIME: 1671998278.235791
[12/25 13:57:58   1776s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3101.6M, EPOCH TIME: 1671998278.242066
[12/25 13:57:58   1776s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3101.6M, EPOCH TIME: 1671998278.247676
[12/25 13:57:58   1776s] Core basic site is TSMC65ADV10TSITE
[12/25 13:57:58   1776s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3101.6M, EPOCH TIME: 1671998278.254728
[12/25 13:57:58   1776s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.005, MEM:3101.6M, EPOCH TIME: 1671998278.259310
[12/25 13:57:58   1776s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/25 13:57:58   1776s] SiteArray: use 6,553,600 bytes
[12/25 13:57:58   1776s] SiteArray: current memory after site array memory allocation 3101.6M
[12/25 13:57:58   1776s] SiteArray: FP blocked sites are writable
[12/25 13:57:58   1776s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.053, REAL:0.040, MEM:3101.6M, EPOCH TIME: 1671998278.288095
[12/25 13:57:58   1776s] 
[12/25 13:57:58   1776s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 13:57:58   1776s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.068, REAL:0.055, MEM:3101.6M, EPOCH TIME: 1671998278.297540
[12/25 13:57:58   1776s] Begin checking placement ... (start mem=3101.6M, init mem=3101.6M)
[12/25 13:57:58   1776s] 
[12/25 13:57:58   1776s] Running CheckPlace using 4 threads!...
[12/25 13:57:59   1778s] 
[12/25 13:57:59   1778s] ...checkPlace MT is done!
[12/25 13:57:59   1778s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3105.6M, EPOCH TIME: 1671998279.144125
[12/25 13:57:59   1778s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.083, REAL:0.083, MEM:3105.6M, EPOCH TIME: 1671998279.227122
[12/25 13:57:59   1778s] *info: Placed = 180569         (Fixed = 12359)
[12/25 13:57:59   1778s] *info: Unplaced = 0           
[12/25 13:57:59   1778s] Placement Density:100.00%(625920/625920)
[12/25 13:57:59   1778s] Placement Density (including fixed std cells):100.00%(640000/640000)
[12/25 13:57:59   1778s] All LLGs are deleted
[12/25 13:57:59   1778s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3105.6M, EPOCH TIME: 1671998279.267235
[12/25 13:57:59   1778s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.056, REAL:0.057, MEM:3105.6M, EPOCH TIME: 1671998279.323978
[12/25 13:57:59   1778s] Finished checkPlace (total: cpu=0:00:02.2, real=0:00:01.0; vio checks: cpu=0:00:02.0, real=0:00:01.0; mem=3105.6M)
[12/25 13:57:59   1778s] OPERPROF: Finished checkPlace at level 1, CPU:2.245, REAL:1.161, MEM:3105.6M, EPOCH TIME: 1671998279.327576
[12/25 13:57:59   1778s] 
[12/25 13:57:59   1778s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/25 13:57:59   1778s] *** Changed status on (359) nets in Clock.
[12/25 13:57:59   1778s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3105.6M) ***
[12/25 13:57:59   1778s] % Begin globalDetailRoute (date=12/25 13:57:59, mem=2743.3M)
[12/25 13:57:59   1778s] 
[12/25 13:57:59   1778s] globalDetailRoute
[12/25 13:57:59   1778s] 
[12/25 13:57:59   1778s] #Start globalDetailRoute on Sun Dec 25 13:57:59 2022
[12/25 13:57:59   1778s] #
[12/25 13:57:59   1778s] ### Time Record (globalDetailRoute) is installed.
[12/25 13:57:59   1778s] ### Time Record (Pre Callback) is installed.
[12/25 13:57:59   1778s] ### Time Record (Pre Callback) is uninstalled.
[12/25 13:57:59   1778s] ### Time Record (DB Import) is installed.
[12/25 13:57:59   1778s] ### Time Record (Timing Data Generation) is installed.
[12/25 13:57:59   1778s] #Generating timing data, please wait...
[12/25 13:58:00   1779s] #118951 total nets, 118951 already routed, 118951 will ignore in trialRoute
[12/25 13:58:00   1779s] ### run_trial_route starts on Sun Dec 25 13:58:00 2022 with memory = 2734.00 (MB), peak = 3114.54 (MB)
[12/25 13:58:01   1780s] ### run_trial_route cpu:00:00:02, real:00:00:01, mem:2.7 GB, peak:3.0 GB --1.14 [4]--
[12/25 13:58:01   1780s] ### dump_timing_file starts on Sun Dec 25 13:58:01 2022 with memory = 2784.79 (MB), peak = 3114.54 (MB)
[12/25 13:58:01   1780s] ### extractRC starts on Sun Dec 25 13:58:01 2022 with memory = 2784.79 (MB), peak = 3114.54 (MB)
[12/25 13:58:01   1780s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/25 13:58:01   1780s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/25 13:58:01   1781s] {RT default_rc_corner 0 6 6 0}
[12/25 13:58:02   1782s] ### extractRC cpu:00:00:01, real:00:00:01, mem:2.7 GB, peak:3.0 GB --1.00 [4]--
[12/25 13:58:02   1782s] #Dump tif for version 2.1
[12/25 13:58:08   1788s] End AAE Lib Interpolated Model. (MEM=3200.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 13:58:14   1810s] Total number of fetched objects 119022
[12/25 13:58:14   1811s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/25 13:58:14   1811s] End delay calculation. (MEM=3310.14 CPU=0:00:19.7 REAL=0:00:05.0)
[12/25 13:58:31   1831s] #Generating timing data took: cpu time = 00:00:51, elapsed time = 00:00:30, memory = 2658.21 (MB), peak = 3114.54 (MB)
[12/25 13:58:31   1831s] ### dump_timing_file cpu:00:00:51, real:00:00:30, mem:2.6 GB, peak:3.0 GB --1.73 [4]--
[12/25 13:58:31   1832s] #Done generating timing data.
[12/25 13:58:31   1832s] ### Time Record (Timing Data Generation) is uninstalled.
[12/25 13:58:31   1832s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/25 13:58:32   1833s] ### Net info: total nets: 122585
[12/25 13:58:32   1833s] ### Net info: dirty nets: 1319
[12/25 13:58:32   1833s] ### Net info: marked as disconnected nets: 0
[12/25 13:58:32   1834s] #num needed restored net=0
[12/25 13:58:32   1834s] #need_extraction net=0 (total=122585)
[12/25 13:58:32   1834s] ### Net info: fully routed nets: 359
[12/25 13:58:32   1834s] ### Net info: trivial (< 2 pins) nets: 3634
[12/25 13:58:32   1834s] ### Net info: unrouted nets: 118592
[12/25 13:58:32   1834s] ### Net info: re-extraction nets: 0
[12/25 13:58:32   1834s] ### Net info: ignored nets: 0
[12/25 13:58:32   1834s] ### Net info: skip routing nets: 0
[12/25 13:58:32   1834s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/25 13:58:32   1834s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/25 13:58:33   1834s] #Start reading timing information from file .timing_file_2702082.tif.gz ...
[12/25 13:58:34   1836s] #Read in timing information for 21 ports, 115752 instances from timing file .timing_file_2702082.tif.gz.
[12/25 13:58:34   1836s] ### import design signature (32): route=574996932 fixed_route=1831175620 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1555913101 dirty_area=0 del_dirty_area=0 cell=1243196993 placement=1619699873 pin_access=1180877041 inst_pattern=1
[12/25 13:58:34   1836s] ### Time Record (DB Import) is uninstalled.
[12/25 13:58:34   1836s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/25 13:58:34   1836s] #RTESIG:78da8d92314fc330108599f91527b74390dae2731c3b190b0209a982aa2aac95214e1a29
[12/25 13:58:34   1836s] #       7590e30cfdf7b865488ad2044fcfbaefeedd933d997e3c6d80305c209d7f53ca7708af1b
[12/25 13:58:34   1836s] #       8634a2628e11e7f70c77bef4fe406e27d3b7f596c9043255d61a82cfaa2a67901e8d3a14
[12/25 13:58:34   1836s] #       5f90ea4c35a5835a3b5798fcee17e74c0285a0304ee7dacea0a9b5fd83081903518dab08
[12/25 13:58:34   1836s] #       044e5ba3ecb1974b4271e9dcc320170c305a087a3a106465a5dc15328ec7c74502c72121
[12/25 13:58:34   1836s] #       05907d91ef7d80da595fe9e764e4b9da29932a9b7a569be6708d94404c65f42095840cc8
[12/25 13:58:34   1836s] #       f3cb6a35e29b703e1e22f149cfc390c54ba4db0d9c2e82b73a64ad46d1eac7e5bad3d169
[12/25 13:58:34   1836s] #       e8f26739b6a77fbb7fec29c1d96698893990f3a4614746198218fe9d8c721c33f40c1f60
[12/25 13:58:34   1836s] #       6e7e00e9c601bf
[12/25 13:58:34   1836s] #
[12/25 13:58:34   1836s] ### Time Record (Data Preparation) is installed.
[12/25 13:58:34   1836s] #RTESIG:78da8dd24f4fc230140070cf7e8a97c26126807d5dd76e47349a9810250b7a25d575b064
[12/25 13:58:34   1836s] #       74a6eb0e7c7bcb3c8006567a7acdfbb5eff5cf68fcf194036138433afda694af115e7386
[12/25 13:58:34   1836s] #       34a1628a09e7f70cd73ef5fe406e47e3b7e58ac90c4a55b71aa2cfa6a92750ec8dda555f
[12/25 13:58:34   1836s] #       50e85275b583563b5799cddd2fe74c0285a8324e6fb49d40d76afb8f089902519d6b0844
[12/25 13:58:34   1836s] #       4e5ba3ecfeaccb62f1b7f219835c30c06426e8614054d68d7217649a86b74b0486919002
[12/25 13:58:34   1836s] #       c8b6da6cfd015a677de6bc938977ad53a650b6f0569b6e77494a20a6317a58650990bebb
[12/25 13:58:34   1836s] #       40e12c66409e5f168b90e33c7cdacc5f49bf19b2748e7495c36122f8318ed93146718c1f
[12/25 13:58:34   1836s] #       e7cb9315270b4e7d1f86faf48f7c459f129ced864dcaafba4146198218fec68c720c15f4
[12/25 13:58:34   1836s] #       860f989b1f50220e79
[12/25 13:58:34   1836s] #
[12/25 13:58:34   1836s] ### Time Record (Data Preparation) is uninstalled.
[12/25 13:58:34   1836s] ### Time Record (Global Routing) is installed.
[12/25 13:58:34   1836s] ### Time Record (Global Routing) is uninstalled.
[12/25 13:58:34   1836s] #Total number of trivial nets (e.g. < 2 pins) = 3632 (skipped).
[12/25 13:58:34   1836s] #Total number of routable nets = 118953.
[12/25 13:58:34   1836s] #Total number of nets in the design = 122585.
[12/25 13:58:34   1836s] #118597 routable nets do not have any wires.
[12/25 13:58:34   1836s] #356 routable nets have routed wires.
[12/25 13:58:34   1836s] #118597 nets will be global routed.
[12/25 13:58:34   1836s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/25 13:58:34   1836s] #356 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/25 13:58:34   1836s] #Using multithreading with 4 threads.
[12/25 13:58:34   1836s] ### Time Record (Data Preparation) is installed.
[12/25 13:58:35   1836s] #Start routing data preparation on Sun Dec 25 13:58:35 2022
[12/25 13:58:35   1836s] #
[12/25 13:58:35   1837s] #Minimum voltage of a net in the design = 0.000.
[12/25 13:58:35   1837s] #Maximum voltage of a net in the design = 1.100.
[12/25 13:58:35   1837s] #Voltage range [0.000 - 1.100] has 122583 nets.
[12/25 13:58:35   1837s] #Voltage range [0.000 - 0.000] has 1 net.
[12/25 13:58:35   1837s] #Voltage range [0.900 - 1.100] has 1 net.
[12/25 13:58:35   1837s] ### Time Record (Cell Pin Access) is installed.
[12/25 13:58:35   1837s] #Rebuild pin access data for design.
[12/25 13:58:35   1837s] #Initial pin access analysis.
[12/25 13:58:37   1845s] #Detail pin access analysis.
[12/25 13:58:37   1845s] ### Time Record (Cell Pin Access) is uninstalled.
[12/25 13:58:38   1846s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/25 13:58:38   1846s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 13:58:38   1846s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 13:58:38   1846s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 13:58:38   1846s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 13:58:38   1846s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 13:58:38   1846s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 13:58:38   1846s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/25 13:58:38   1846s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/25 13:58:39   1846s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2769.96 (MB), peak = 3114.54 (MB)
[12/25 13:58:39   1847s] #Regenerating Ggrids automatically.
[12/25 13:58:39   1847s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/25 13:58:39   1847s] #Using automatically generated G-grids.
[12/25 13:58:39   1847s] #Done routing data preparation.
[12/25 13:58:39   1847s] #cpu time = 00:00:11, elapsed time = 00:00:05, memory = 2775.02 (MB), peak = 3114.54 (MB)
[12/25 13:58:40   1848s] #
[12/25 13:58:40   1848s] #Connectivity extraction summary:
[12/25 13:58:40   1848s] #2 routed nets are extracted.
[12/25 13:58:40   1848s] #359 routed net(s) are imported.
[12/25 13:58:40   1848s] #118592 (96.74%) nets are without wires.
[12/25 13:58:40   1848s] #3632 nets are fixed|skipped|trivial (not extracted).
[12/25 13:58:40   1848s] #Total number of nets = 122585.
[12/25 13:58:40   1848s] #
[12/25 13:58:40   1848s] #
[12/25 13:58:40   1848s] #Finished routing data preparation on Sun Dec 25 13:58:40 2022
[12/25 13:58:40   1848s] #
[12/25 13:58:40   1848s] #Cpu time = 00:00:12
[12/25 13:58:40   1848s] #Elapsed time = 00:00:05
[12/25 13:58:40   1848s] #Increased memory = 24.52 (MB)
[12/25 13:58:40   1848s] #Total memory = 2776.79 (MB)
[12/25 13:58:40   1848s] #Peak memory = 3114.54 (MB)
[12/25 13:58:40   1848s] #
[12/25 13:58:40   1848s] ### Time Record (Data Preparation) is uninstalled.
[12/25 13:58:40   1848s] ### Time Record (Global Routing) is installed.
[12/25 13:58:40   1848s] #
[12/25 13:58:40   1848s] #Start global routing on Sun Dec 25 13:58:40 2022
[12/25 13:58:40   1848s] #
[12/25 13:58:40   1848s] #
[12/25 13:58:40   1848s] #Start global routing initialization on Sun Dec 25 13:58:40 2022
[12/25 13:58:40   1848s] #
[12/25 13:58:40   1848s] #Number of eco nets is 3
[12/25 13:58:40   1848s] #
[12/25 13:58:40   1848s] #Start global routing data preparation on Sun Dec 25 13:58:40 2022
[12/25 13:58:40   1848s] #
[12/25 13:58:40   1848s] ### build_merged_routing_blockage_rect_list starts on Sun Dec 25 13:58:40 2022 with memory = 2785.97 (MB), peak = 3114.54 (MB)
[12/25 13:58:40   1848s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.99 [4]--
[12/25 13:58:40   1848s] #Start routing resource analysis on Sun Dec 25 13:58:40 2022
[12/25 13:58:40   1848s] #
[12/25 13:58:40   1848s] ### init_is_bin_blocked starts on Sun Dec 25 13:58:40 2022 with memory = 2785.97 (MB), peak = 3114.54 (MB)
[12/25 13:58:40   1848s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [4]--
[12/25 13:58:40   1848s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Dec 25 13:58:40 2022 with memory = 2792.34 (MB), peak = 3114.54 (MB)
[12/25 13:58:40   1850s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:00, mem:2.7 GB, peak:3.0 GB --3.86 [4]--
[12/25 13:58:40   1850s] ### adjust_flow_cap starts on Sun Dec 25 13:58:40 2022 with memory = 2796.34 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.96 [4]--
[12/25 13:58:41   1850s] ### adjust_flow_per_partial_route_obs starts on Sun Dec 25 13:58:41 2022 with memory = 2797.09 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [4]--
[12/25 13:58:41   1850s] ### set_via_blocked starts on Sun Dec 25 13:58:41 2022 with memory = 2797.09 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.97 [4]--
[12/25 13:58:41   1850s] ### copy_flow starts on Sun Dec 25 13:58:41 2022 with memory = 2797.09 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --2.21 [4]--
[12/25 13:58:41   1850s] #Routing resource analysis is done on Sun Dec 25 13:58:41 2022
[12/25 13:58:41   1850s] #
[12/25 13:58:41   1850s] ### report_flow_cap starts on Sun Dec 25 13:58:41 2022 with memory = 2795.06 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] #  Resource Analysis:
[12/25 13:58:41   1850s] #
[12/25 13:58:41   1850s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/25 13:58:41   1850s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/25 13:58:41   1850s] #  --------------------------------------------------------------
[12/25 13:58:41   1850s] #  M1             H          60        3940       71289    94.22%
[12/25 13:58:41   1850s] #  M2             V        3797         203       71289     0.00%
[12/25 13:58:41   1850s] #  M3             H        3811         189       71289     0.00%
[12/25 13:58:41   1850s] #  M4             V        3857         143       71289     0.00%
[12/25 13:58:41   1850s] #  M5             H        3819         181       71289     4.49%
[12/25 13:58:41   1850s] #  M6             V        4000           0       71289     0.00%
[12/25 13:58:41   1850s] #  --------------------------------------------------------------
[12/25 13:58:41   1850s] #  Total                  19346      19.39%      427734    16.45%
[12/25 13:58:41   1850s] #
[12/25 13:58:41   1850s] #  359 nets (0.29%) with 1 preferred extra spacing.
[12/25 13:58:41   1850s] #
[12/25 13:58:41   1850s] #
[12/25 13:58:41   1850s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.08 [4]--
[12/25 13:58:41   1850s] ### analyze_m2_tracks starts on Sun Dec 25 13:58:41 2022 with memory = 2795.38 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [4]--
[12/25 13:58:41   1850s] ### report_initial_resource starts on Sun Dec 25 13:58:41 2022 with memory = 2795.38 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [4]--
[12/25 13:58:41   1850s] ### mark_pg_pins_accessibility starts on Sun Dec 25 13:58:41 2022 with memory = 2795.38 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.01 [4]--
[12/25 13:58:41   1850s] ### set_net_region starts on Sun Dec 25 13:58:41 2022 with memory = 2795.38 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.00 [4]--
[12/25 13:58:41   1850s] #
[12/25 13:58:41   1850s] #Global routing data preparation is done on Sun Dec 25 13:58:41 2022
[12/25 13:58:41   1850s] #
[12/25 13:58:41   1850s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2795.07 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] #
[12/25 13:58:41   1850s] ### prepare_level starts on Sun Dec 25 13:58:41 2022 with memory = 2795.07 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] ### init level 1 starts on Sun Dec 25 13:58:41 2022 with memory = 2795.07 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.99 [4]--
[12/25 13:58:41   1850s] ### Level 1 hgrid = 267 X 267
[12/25 13:58:41   1850s] ### init level 2 starts on Sun Dec 25 13:58:41 2022 with memory = 2795.07 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.76 [4]--
[12/25 13:58:41   1850s] ### Level 2 hgrid = 67 X 67
[12/25 13:58:41   1850s] ### init level 3 starts on Sun Dec 25 13:58:41 2022 with memory = 2797.52 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.13 [4]--
[12/25 13:58:41   1850s] ### Level 3 hgrid = 17 X 17  (large_net only)
[12/25 13:58:41   1850s] ### prepare_level_flow starts on Sun Dec 25 13:58:41 2022 with memory = 2797.73 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] ### init_flow_edge starts on Sun Dec 25 13:58:41 2022 with memory = 2797.73 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.90 [4]--
[12/25 13:58:41   1850s] ### init_flow_edge starts on Sun Dec 25 13:58:41 2022 with memory = 2797.74 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --2.08 [4]--
[12/25 13:58:41   1850s] ### init_flow_edge starts on Sun Dec 25 13:58:41 2022 with memory = 2797.80 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.17 [4]--
[12/25 13:58:41   1850s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.75 [4]--
[12/25 13:58:41   1850s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.51 [4]--
[12/25 13:58:41   1850s] #
[12/25 13:58:41   1850s] #Global routing initialization is done on Sun Dec 25 13:58:41 2022
[12/25 13:58:41   1850s] #
[12/25 13:58:41   1850s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2797.48 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] #
[12/25 13:58:41   1850s] ### routing large nets 
[12/25 13:58:41   1850s] #start global routing iteration 1...
[12/25 13:58:41   1850s] ### init_flow_edge starts on Sun Dec 25 13:58:41 2022 with memory = 2797.48 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1850s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.19 [4]--
[12/25 13:58:41   1850s] ### routing at level 3 (topmost level) iter 0
[12/25 13:58:41   1850s] ### Uniform Hboxes (4x4)
[12/25 13:58:41   1851s] ### routing at level 2 iter 0 for 0 hboxes
[12/25 13:58:41   1851s] ### Uniform Hboxes (17x17)
[12/25 13:58:41   1851s] ### routing at level 1 iter 0 for 0 hboxes
[12/25 13:58:41   1851s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2811.82 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1851s] #
[12/25 13:58:41   1851s] #start global routing iteration 2...
[12/25 13:58:41   1851s] ### init_flow_edge starts on Sun Dec 25 13:58:41 2022 with memory = 2811.82 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1851s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --1.57 [4]--
[12/25 13:58:41   1851s] ### cal_flow starts on Sun Dec 25 13:58:41 2022 with memory = 2812.30 (MB), peak = 3114.54 (MB)
[12/25 13:58:41   1851s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB --0.99 [4]--
[12/25 13:58:41   1851s] ### Uniform Hboxes (3x3)
[12/25 13:58:42   1851s] ### routing at level 1 iter 0 for 0 hboxes
[12/25 13:58:51   1867s] ### measure_qor starts on Sun Dec 25 13:58:51 2022 with memory = 2963.45 (MB), peak = 3114.54 (MB)
[12/25 13:58:51   1867s] ### measure_congestion starts on Sun Dec 25 13:58:51 2022 with memory = 2963.45 (MB), peak = 3114.54 (MB)
[12/25 13:58:51   1867s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --0.99 [4]--
[12/25 13:58:51   1868s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --3.11 [4]--
[12/25 13:58:51   1868s] #cpu time = 00:00:17, elapsed time = 00:00:10, memory = 2920.11 (MB), peak = 3114.54 (MB)
[12/25 13:58:51   1868s] #
[12/25 13:58:51   1868s] #start global routing iteration 3...
[12/25 13:58:52   1868s] ### init_flow_edge starts on Sun Dec 25 13:58:52 2022 with memory = 2920.11 (MB), peak = 3114.54 (MB)
[12/25 13:58:52   1868s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --1.92 [4]--
[12/25 13:58:52   1868s] ### cal_flow starts on Sun Dec 25 13:58:52 2022 with memory = 2920.11 (MB), peak = 3114.54 (MB)
[12/25 13:58:52   1868s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --0.99 [4]--
[12/25 13:58:52   1868s] ### routing at level 2 (topmost level) iter 0
[12/25 13:58:59   1875s] ### measure_qor starts on Sun Dec 25 13:58:59 2022 with memory = 2920.86 (MB), peak = 3114.54 (MB)
[12/25 13:58:59   1875s] ### measure_congestion starts on Sun Dec 25 13:58:59 2022 with memory = 2920.86 (MB), peak = 3114.54 (MB)
[12/25 13:58:59   1875s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --1.00 [4]--
[12/25 13:58:59   1875s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --3.21 [4]--
[12/25 13:58:59   1875s] ### routing at level 2 (topmost level) iter 1
[12/25 13:59:01   1878s] ### measure_qor starts on Sun Dec 25 13:59:01 2022 with memory = 2920.86 (MB), peak = 3114.54 (MB)
[12/25 13:59:01   1878s] ### measure_congestion starts on Sun Dec 25 13:59:01 2022 with memory = 2920.86 (MB), peak = 3114.54 (MB)
[12/25 13:59:01   1878s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --0.99 [4]--
[12/25 13:59:01   1878s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --3.08 [4]--
[12/25 13:59:01   1878s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2919.57 (MB), peak = 3114.54 (MB)
[12/25 13:59:01   1878s] #
[12/25 13:59:01   1878s] #start global routing iteration 4...
[12/25 13:59:02   1878s] ### Uniform Hboxes (3x3)
[12/25 13:59:02   1878s] ### routing at level 1 iter 0 for 0 hboxes
[12/25 13:59:09   1888s] ### measure_qor starts on Sun Dec 25 13:59:09 2022 with memory = 2924.72 (MB), peak = 3114.54 (MB)
[12/25 13:59:09   1888s] ### measure_congestion starts on Sun Dec 25 13:59:09 2022 with memory = 2924.72 (MB), peak = 3114.54 (MB)
[12/25 13:59:09   1888s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --0.99 [4]--
[12/25 13:59:09   1888s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --2.94 [4]--
[12/25 13:59:09   1888s] ### measure_congestion starts on Sun Dec 25 13:59:09 2022 with memory = 2924.72 (MB), peak = 3114.54 (MB)
[12/25 13:59:09   1888s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --0.99 [4]--
[12/25 13:59:09   1889s] ### Uniform Hboxes (3x3)
[12/25 13:59:09   1889s] ### routing at level 1 iter 1 for 0 hboxes
[12/25 14:00:06   1974s] ### measure_qor starts on Sun Dec 25 14:00:06 2022 with memory = 3089.11 (MB), peak = 3114.54 (MB)
[12/25 14:00:06   1974s] ### measure_congestion starts on Sun Dec 25 14:00:06 2022 with memory = 3089.11 (MB), peak = 3114.54 (MB)
[12/25 14:00:06   1974s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB --0.99 [4]--
[12/25 14:00:06   1974s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB --3.52 [4]--
[12/25 14:00:06   1975s] #cpu time = 00:01:37, elapsed time = 00:01:05, memory = 3032.04 (MB), peak = 3114.54 (MB)
[12/25 14:00:06   1975s] #
[12/25 14:00:06   1975s] ### route_end starts on Sun Dec 25 14:00:06 2022 with memory = 3032.04 (MB), peak = 3114.54 (MB)
[12/25 14:00:06   1975s] #
[12/25 14:00:06   1975s] #Total number of trivial nets (e.g. < 2 pins) = 3632 (skipped).
[12/25 14:00:06   1975s] #Total number of nets with skipped attribute = 2 (skipped).
[12/25 14:00:06   1975s] #Total number of routable nets = 118951.
[12/25 14:00:06   1975s] #Total number of nets in the design = 122585.
[12/25 14:00:06   1975s] #
[12/25 14:00:06   1975s] #118951 routable nets have routed wires.
[12/25 14:00:06   1975s] #2 skipped nets have only detail routed wires.
[12/25 14:00:06   1975s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/25 14:00:06   1975s] #356 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/25 14:00:06   1975s] #
[12/25 14:00:06   1975s] #Routed nets constraints summary:
[12/25 14:00:06   1975s] #------------------------------------------------
[12/25 14:00:06   1975s] #        Rules   Pref Extra Space   Unconstrained  
[12/25 14:00:06   1975s] #------------------------------------------------
[12/25 14:00:06   1975s] #      Default                  3          118592  
[12/25 14:00:06   1975s] #------------------------------------------------
[12/25 14:00:06   1975s] #        Total                  3          118592  
[12/25 14:00:06   1975s] #------------------------------------------------
[12/25 14:00:06   1975s] #
[12/25 14:00:06   1975s] #Routing constraints summary of the whole design:
[12/25 14:00:06   1975s] #------------------------------------------------
[12/25 14:00:06   1975s] #        Rules   Pref Extra Space   Unconstrained  
[12/25 14:00:06   1975s] #------------------------------------------------
[12/25 14:00:06   1975s] #      Default                359          118594  
[12/25 14:00:06   1975s] #------------------------------------------------
[12/25 14:00:06   1975s] #        Total                359          118594  
[12/25 14:00:06   1975s] #------------------------------------------------
[12/25 14:00:06   1975s] #
[12/25 14:00:06   1975s] ### adjust_flow_per_partial_route_obs starts on Sun Dec 25 14:00:06 2022 with memory = 3032.04 (MB), peak = 3114.54 (MB)
[12/25 14:00:06   1975s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB --1.05 [4]--
[12/25 14:00:06   1975s] ### cal_base_flow starts on Sun Dec 25 14:00:06 2022 with memory = 3032.04 (MB), peak = 3114.54 (MB)
[12/25 14:00:06   1975s] ### init_flow_edge starts on Sun Dec 25 14:00:06 2022 with memory = 3032.04 (MB), peak = 3114.54 (MB)
[12/25 14:00:06   1975s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB --1.58 [4]--
[12/25 14:00:06   1975s] ### cal_flow starts on Sun Dec 25 14:00:06 2022 with memory = 3032.16 (MB), peak = 3114.54 (MB)
[12/25 14:00:07   1976s] ### cal_flow cpu:00:00:01, real:00:00:01, mem:3.0 GB, peak:3.0 GB --1.00 [4]--
[12/25 14:00:07   1976s] ### cal_base_flow cpu:00:00:01, real:00:00:01, mem:3.0 GB, peak:3.0 GB --1.00 [4]--
[12/25 14:00:07   1976s] ### report_overcon starts on Sun Dec 25 14:00:07 2022 with memory = 3032.16 (MB), peak = 3114.54 (MB)
[12/25 14:00:07   1976s] #
[12/25 14:00:07   1976s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/25 14:00:07   1976s] #
[12/25 14:00:07   1976s] #                 OverCon       OverCon       OverCon       OverCon          
[12/25 14:00:07   1976s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/25 14:00:07   1976s] #     Layer           (1)           (2)           (3)           (4)   OverCon  Flow/Cap
[12/25 14:00:07   1976s] #  ----------------------------------------------------------------------------------------
[12/25 14:00:07   1976s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.89  
[12/25 14:00:07   1976s] #  M2           32(0.04%)      3(0.00%)      3(0.00%)      1(0.00%)   (0.05%)     0.51  
[12/25 14:00:07   1976s] #  M3           81(0.11%)      9(0.01%)      1(0.00%)      0(0.00%)   (0.13%)     0.55  
[12/25 14:00:07   1976s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.26  
[12/25 14:00:07   1976s] #  M5            4(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)     0.17  
[12/25 14:00:07   1976s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[12/25 14:00:07   1976s] #  ----------------------------------------------------------------------------------------
[12/25 14:00:07   1976s] #     Total    117(0.03%)     12(0.00%)      4(0.00%)      1(0.00%)   (0.04%)
[12/25 14:00:07   1976s] #
[12/25 14:00:07   1976s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[12/25 14:00:07   1976s] #  Overflow after GR: 0.03% H + 0.01% V
[12/25 14:00:07   1976s] #
[12/25 14:00:07   1976s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB --0.99 [4]--
[12/25 14:00:07   1976s] ### cal_base_flow starts on Sun Dec 25 14:00:07 2022 with memory = 3032.16 (MB), peak = 3114.54 (MB)
[12/25 14:00:07   1976s] ### init_flow_edge starts on Sun Dec 25 14:00:07 2022 with memory = 3032.16 (MB), peak = 3114.54 (MB)
[12/25 14:00:07   1976s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB --1.56 [4]--
[12/25 14:00:07   1976s] ### cal_flow starts on Sun Dec 25 14:00:07 2022 with memory = 3032.32 (MB), peak = 3114.54 (MB)
[12/25 14:00:07   1976s] ### cal_flow cpu:00:00:01, real:00:00:01, mem:3.0 GB, peak:3.0 GB --1.00 [4]--
[12/25 14:00:07   1976s] ### cal_base_flow cpu:00:00:01, real:00:00:01, mem:3.0 GB, peak:3.0 GB --1.00 [4]--
[12/25 14:00:07   1976s] ### generate_cong_map_content starts on Sun Dec 25 14:00:07 2022 with memory = 3032.32 (MB), peak = 3114.54 (MB)
[12/25 14:00:07   1976s] ### Sync with Inovus CongMap starts on Sun Dec 25 14:00:07 2022 with memory = 3033.40 (MB), peak = 3114.54 (MB)
[12/25 14:00:07   1976s] #Hotspot report including placement blocked areas
[12/25 14:00:07   1976s] OPERPROF: Starting HotSpotCal at level 1, MEM:3422.0M, EPOCH TIME: 1671998407.943920
[12/25 14:00:07   1976s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/25 14:00:07   1976s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[12/25 14:00:07   1976s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/25 14:00:07   1976s] [hotspot] |   M1(H)    |          0.00 |          0.00 |   (none)                            |
[12/25 14:00:08   1976s] [hotspot] |   M2(V)    |          0.00 |          0.00 |   (none)                            |
[12/25 14:00:08   1976s] [hotspot] |   M3(H)    |          0.52 |          0.79 |   607.74   431.85   639.74   463.85 |
[12/25 14:00:08   1976s] [hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[12/25 14:00:08   1976s] [hotspot] |   M5(H)    |         26.49 |         26.49 |   783.74    -0.15   800.26    31.85 |
[12/25 14:00:08   1976s] [hotspot] |   M6(V)    |          0.00 |          0.00 |   (none)                            |
[12/25 14:00:08   1976s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/25 14:00:08   1976s] [hotspot] |   worst    | (M5)    26.49 | (M5)    26.49 |                                     |
[12/25 14:00:08   1976s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/25 14:00:08   1977s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[12/25 14:00:08   1977s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/25 14:00:08   1977s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/25 14:00:08   1977s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/25 14:00:08   1977s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/25 14:00:08   1977s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.432, REAL:0.160, MEM:3422.0M, EPOCH TIME: 1671998408.103461
[12/25 14:00:08   1977s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB --2.69 [4]--
[12/25 14:00:08   1977s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB --2.68 [4]--
[12/25 14:00:08   1977s] ### update starts on Sun Dec 25 14:00:08 2022 with memory = 3033.60 (MB), peak = 3114.54 (MB)
[12/25 14:00:08   1977s] #Complete Global Routing.
[12/25 14:00:08   1977s] #Total number of nets with non-default rule or having extra spacing = 359
[12/25 14:00:08   1977s] #Total wire length = 2775795 um.
[12/25 14:00:08   1977s] #Total half perimeter of net bounding box = 2339444 um.
[12/25 14:00:08   1977s] #Total wire length on LAYER M1 = 200 um.
[12/25 14:00:08   1977s] #Total wire length on LAYER M2 = 658125 um.
[12/25 14:00:08   1977s] #Total wire length on LAYER M3 = 1056006 um.
[12/25 14:00:08   1977s] #Total wire length on LAYER M4 = 635450 um.
[12/25 14:00:08   1977s] #Total wire length on LAYER M5 = 376105 um.
[12/25 14:00:08   1977s] #Total wire length on LAYER M6 = 49908 um.
[12/25 14:00:08   1977s] #Total wire length on LAYER M7 = 0 um.
[12/25 14:00:08   1977s] #Total wire length on LAYER M8 = 0 um.
[12/25 14:00:08   1977s] #Total wire length on LAYER M9 = 0 um.
[12/25 14:00:08   1977s] #Total number of vias = 911967
[12/25 14:00:08   1977s] #Up-Via Summary (total 911967):
[12/25 14:00:08   1977s] #           
[12/25 14:00:08   1977s] #-----------------------
[12/25 14:00:08   1977s] # M1             455972
[12/25 14:00:08   1977s] # M2             346004
[12/25 14:00:08   1977s] # M3              84786
[12/25 14:00:08   1977s] # M4              23409
[12/25 14:00:08   1977s] # M5               1796
[12/25 14:00:08   1977s] #-----------------------
[12/25 14:00:08   1977s] #                911967 
[12/25 14:00:08   1977s] #
[12/25 14:00:08   1977s] ### update cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB --2.62 [4]--
[12/25 14:00:08   1977s] ### report_overcon starts on Sun Dec 25 14:00:08 2022 with memory = 3035.66 (MB), peak = 3114.54 (MB)
[12/25 14:00:08   1977s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB --1.00 [4]--
[12/25 14:00:08   1977s] ### report_overcon starts on Sun Dec 25 14:00:08 2022 with memory = 3035.66 (MB), peak = 3114.54 (MB)
[12/25 14:00:08   1977s] #Max overcon = 4 tracks.
[12/25 14:00:08   1977s] #Total overcon = 0.04%.
[12/25 14:00:08   1977s] #Worst layer Gcell overcon rate = 0.13%.
[12/25 14:00:08   1977s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB --0.99 [4]--
[12/25 14:00:08   1977s] ### route_end cpu:00:00:03, real:00:00:02, mem:3.0 GB, peak:3.0 GB --1.33 [4]--
[12/25 14:00:08   1978s] ### global_route design signature (35): route=892015548 net_attr=2131947621
[12/25 14:00:08   1978s] #
[12/25 14:00:08   1978s] #Global routing statistics:
[12/25 14:00:08   1978s] #Cpu time = 00:02:10
[12/25 14:00:08   1978s] #Elapsed time = 00:01:28
[12/25 14:00:08   1978s] #Increased memory = 249.07 (MB)
[12/25 14:00:08   1978s] #Total memory = 3025.85 (MB)
[12/25 14:00:08   1978s] #Peak memory = 3114.54 (MB)
[12/25 14:00:08   1978s] #
[12/25 14:00:08   1978s] #Finished global routing on Sun Dec 25 14:00:08 2022
[12/25 14:00:08   1978s] #
[12/25 14:00:08   1978s] #
[12/25 14:00:08   1978s] ### Time Record (Global Routing) is uninstalled.
[12/25 14:00:08   1978s] ### Time Record (Data Preparation) is installed.
[12/25 14:00:08   1978s] ### Time Record (Data Preparation) is uninstalled.
[12/25 14:00:09   1979s] ### track-assign external-init starts on Sun Dec 25 14:00:09 2022 with memory = 3019.68 (MB), peak = 3114.54 (MB)
[12/25 14:00:09   1979s] ### Time Record (Track Assignment) is installed.
[12/25 14:00:09   1979s] ### Time Record (Track Assignment) is uninstalled.
[12/25 14:00:09   1979s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --1.65 [4]--
[12/25 14:00:09   1979s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3019.68 (MB), peak = 3114.54 (MB)
[12/25 14:00:09   1979s] ### track-assign engine-init starts on Sun Dec 25 14:00:09 2022 with memory = 3019.68 (MB), peak = 3114.54 (MB)
[12/25 14:00:09   1979s] ### Time Record (Track Assignment) is installed.
[12/25 14:00:10   1980s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB --1.17 [4]--
[12/25 14:00:10   1980s] ### track-assign core-engine starts on Sun Dec 25 14:00:10 2022 with memory = 3019.68 (MB), peak = 3114.54 (MB)
[12/25 14:00:10   1980s] #Start Track Assignment.
[12/25 14:00:16   2001s] #Done with 229347 horizontal wires in 9 hboxes and 208219 vertical wires in 9 hboxes.
[12/25 14:00:23   2025s] #Done with 55298 horizontal wires in 9 hboxes and 42410 vertical wires in 9 hboxes.
[12/25 14:00:25   2030s] #Done with 9 horizontal wires in 9 hboxes and 9 vertical wires in 9 hboxes.
[12/25 14:00:25   2030s] #
[12/25 14:00:25   2030s] #Track assignment summary:
[12/25 14:00:25   2030s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/25 14:00:25   2030s] #------------------------------------------------------------------------
[12/25 14:00:25   2030s] # M1           186.99 	101.40%  	  0.00% 	101.40%
[12/25 14:00:25   2030s] # M2        632611.30 	  0.04%  	  0.00% 	  0.00%
[12/25 14:00:25   2030s] # M3        976322.57 	  0.10%  	  0.00% 	  0.01%
[12/25 14:00:25   2030s] # M4        591354.30 	  0.02%  	  0.00% 	  0.00%
[12/25 14:00:25   2030s] # M5        375792.02 	  0.00%  	  0.00% 	  0.00%
[12/25 14:00:25   2030s] # M6         49940.30 	  0.00%  	  0.00% 	  0.00%
[12/25 14:00:25   2030s] #------------------------------------------------------------------------
[12/25 14:00:25   2030s] # All     2626207.47  	  0.06% 	  0.00% 	  0.00%
[12/25 14:00:25   2030s] #Complete Track Assignment.
[12/25 14:00:25   2030s] #Total number of nets with non-default rule or having extra spacing = 359
[12/25 14:00:25   2030s] #Total wire length = 2748974 um.
[12/25 14:00:25   2030s] #Total half perimeter of net bounding box = 2339444 um.
[12/25 14:00:25   2030s] #Total wire length on LAYER M1 = 184 um.
[12/25 14:00:25   2030s] #Total wire length on LAYER M2 = 644825 um.
[12/25 14:00:25   2030s] #Total wire length on LAYER M3 = 1045358 um.
[12/25 14:00:25   2030s] #Total wire length on LAYER M4 = 633070 um.
[12/25 14:00:25   2030s] #Total wire length on LAYER M5 = 375622 um.
[12/25 14:00:25   2030s] #Total wire length on LAYER M6 = 49914 um.
[12/25 14:00:25   2030s] #Total wire length on LAYER M7 = 0 um.
[12/25 14:00:25   2030s] #Total wire length on LAYER M8 = 0 um.
[12/25 14:00:25   2030s] #Total wire length on LAYER M9 = 0 um.
[12/25 14:00:25   2030s] #Total number of vias = 911967
[12/25 14:00:25   2030s] #Up-Via Summary (total 911967):
[12/25 14:00:25   2030s] #           
[12/25 14:00:25   2030s] #-----------------------
[12/25 14:00:25   2030s] # M1             455972
[12/25 14:00:25   2030s] # M2             346004
[12/25 14:00:25   2030s] # M3              84786
[12/25 14:00:25   2030s] # M4              23409
[12/25 14:00:25   2030s] # M5               1796
[12/25 14:00:25   2030s] #-----------------------
[12/25 14:00:25   2030s] #                911967 
[12/25 14:00:25   2030s] #
[12/25 14:00:25   2030s] ### track_assign design signature (38): route=1037152280
[12/25 14:00:25   2030s] ### track-assign core-engine cpu:00:00:51, real:00:00:15, mem:3.0 GB, peak:3.0 GB --3.28 [4]--
[12/25 14:00:25   2030s] ### Time Record (Track Assignment) is uninstalled.
[12/25 14:00:25   2031s] #cpu time = 00:00:52, elapsed time = 00:00:16, memory = 3018.46 (MB), peak = 3114.54 (MB)
[12/25 14:00:25   2031s] #
[12/25 14:00:26   2031s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/25 14:00:26   2031s] #Cpu time = 00:03:15
[12/25 14:00:26   2031s] #Elapsed time = 00:01:51
[12/25 14:00:26   2031s] #Increased memory = 266.20 (MB)
[12/25 14:00:26   2031s] #Total memory = 3018.46 (MB)
[12/25 14:00:26   2031s] #Peak memory = 3114.54 (MB)
[12/25 14:00:26   2031s] #Using multithreading with 4 threads.
[12/25 14:00:26   2032s] ### Time Record (Detail Routing) is installed.
[12/25 14:00:27   2033s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/25 14:00:27   2034s] #
[12/25 14:00:27   2034s] #Start Detail Routing..
[12/25 14:00:27   2034s] #start initial detail routing ...
[12/25 14:00:28   2034s] ### Design has 0 dirty nets, 198345 dirty-areas)
[12/25 14:05:32   3235s] #   number of violations = 13057
[12/25 14:05:32   3235s] #
[12/25 14:05:32   3235s] #    By Layer and Type :
[12/25 14:05:32   3235s] #	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
[12/25 14:05:32   3235s] #	M1           13       13        4        0        0    11514        0    11544
[12/25 14:05:32   3235s] #	M2          202      124     1113        2        1        0       55     1497
[12/25 14:05:32   3235s] #	M3            4        3        8        0        0        0        0       15
[12/25 14:05:32   3235s] #	M4            0        0        1        0        0        0        0        1
[12/25 14:05:32   3235s] #	Totals      219      140     1126        2        1    11514       55    13057
[12/25 14:05:32   3235s] #54764 out of 180569 instances (30.3%) need to be verified(marked ipoed), dirty area = 20.8%.
[12/25 14:05:49   3305s] #   number of violations = 13149
[12/25 14:05:50   3305s] #
[12/25 14:05:50   3305s] #    By Layer and Type :
[12/25 14:05:50   3305s] #	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
[12/25 14:05:50   3305s] #	M1           13       13        4        0        0    11597        0    11627
[12/25 14:05:50   3305s] #	M2          202      129     1115        2        1        0       57     1506
[12/25 14:05:50   3305s] #	M3            4        3        8        0        0        0        0       15
[12/25 14:05:50   3305s] #	M4            0        0        1        0        0        0        0        1
[12/25 14:05:50   3305s] #	Totals      219      145     1128        2        1    11597       57    13149
[12/25 14:05:50   3305s] #cpu time = 00:21:11, elapsed time = 00:05:22, memory = 3015.88 (MB), peak = 3288.44 (MB)
[12/25 14:05:52   3316s] #start 1st optimization iteration ...
[12/25 14:06:04   3361s] #    completing 10% with 11173 violations
[12/25 14:06:04   3361s] #    elapsed time = 00:00:11, memory = 3159.75 (MB)
[12/25 14:06:16   3409s] #    completing 20% with 9278 violations
[12/25 14:06:16   3409s] #    elapsed time = 00:00:24, memory = 3168.57 (MB)
[12/25 14:06:26   3450s] #    completing 30% with 7629 violations
[12/25 14:06:26   3450s] #    elapsed time = 00:00:34, memory = 3192.21 (MB)
[12/25 14:06:37   3491s] #    completing 40% with 6196 violations
[12/25 14:06:37   3491s] #    elapsed time = 00:00:44, memory = 3188.43 (MB)
[12/25 14:06:46   3530s] #    completing 50% with 4928 violations
[12/25 14:06:46   3530s] #    elapsed time = 00:00:54, memory = 3191.07 (MB)
[12/25 14:06:56   3565s] #    completing 60% with 3766 violations
[12/25 14:06:56   3565s] #    elapsed time = 00:01:03, memory = 3189.00 (MB)
[12/25 14:07:05   3603s] #    completing 70% with 2724 violations
[12/25 14:07:05   3603s] #    elapsed time = 00:01:13, memory = 3190.09 (MB)
[12/25 14:07:14   3637s] #    completing 80% with 1715 violations
[12/25 14:07:14   3637s] #    elapsed time = 00:01:22, memory = 3189.69 (MB)
[12/25 14:07:22   3668s] #    completing 90% with 987 violations
[12/25 14:07:22   3668s] #    elapsed time = 00:01:29, memory = 3185.91 (MB)
[12/25 14:07:29   3698s] #    completing 100% with 218 violations
[12/25 14:07:29   3698s] #    elapsed time = 00:01:37, memory = 3190.68 (MB)
[12/25 14:07:30   3700s] #   number of violations = 218
[12/25 14:07:30   3700s] #
[12/25 14:07:30   3700s] #    By Layer and Type :
[12/25 14:07:30   3700s] #	         MetSpc    NSMet   EOLSpc   MinStp     Loop   CutSpc   Totals
[12/25 14:07:30   3700s] #	M1            0        0        0        0        0      200      200
[12/25 14:07:30   3700s] #	M2            5        1        2        2        8        0       18
[12/25 14:07:30   3700s] #	Totals        5        1        2        2        8      200      218
[12/25 14:07:30   3700s] #cpu time = 00:06:24, elapsed time = 00:01:37, memory = 3034.19 (MB), peak = 3288.44 (MB)
[12/25 14:07:30   3700s] #start 2nd optimization iteration ...
[12/25 14:07:35   3721s] #   number of violations = 49
[12/25 14:07:35   3721s] #
[12/25 14:07:35   3721s] #    By Layer and Type :
[12/25 14:07:35   3721s] #	         MetSpc   EOLSpc     Loop   CutSpc   Totals
[12/25 14:07:35   3721s] #	M1            0        0        0       45       45
[12/25 14:07:35   3721s] #	M2            1        1        2        0        4
[12/25 14:07:35   3721s] #	Totals        1        1        2       45       49
[12/25 14:07:35   3721s] #cpu time = 00:00:21, elapsed time = 00:00:05, memory = 3015.39 (MB), peak = 3288.44 (MB)
[12/25 14:07:35   3721s] #start 3rd optimization iteration ...
[12/25 14:07:37   3726s] #   number of violations = 27
[12/25 14:07:37   3726s] #
[12/25 14:07:37   3726s] #    By Layer and Type :
[12/25 14:07:37   3726s] #	         EOLSpc   CutSpc   Totals
[12/25 14:07:37   3726s] #	M1            0       26       26
[12/25 14:07:37   3726s] #	M2            1        0        1
[12/25 14:07:37   3726s] #	Totals        1       26       27
[12/25 14:07:37   3726s] #cpu time = 00:00:06, elapsed time = 00:00:02, memory = 3014.64 (MB), peak = 3288.44 (MB)
[12/25 14:07:37   3726s] #start 4th optimization iteration ...
[12/25 14:07:37   3730s] #   number of violations = 11
[12/25 14:07:37   3730s] #
[12/25 14:07:37   3730s] #    By Layer and Type :
[12/25 14:07:37   3730s] #	         MetSpc     Loop   CutSpc   Totals
[12/25 14:07:37   3730s] #	M1            0        0        8        8
[12/25 14:07:37   3730s] #	M2            2        1        0        3
[12/25 14:07:37   3730s] #	Totals        2        1        8       11
[12/25 14:07:37   3730s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3015.94 (MB), peak = 3288.44 (MB)
[12/25 14:07:38   3730s] #start 5th optimization iteration ...
[12/25 14:07:38   3732s] #   number of violations = 6
[12/25 14:07:38   3732s] #
[12/25 14:07:38   3732s] #    By Layer and Type :
[12/25 14:07:38   3732s] #	         MetSpc   CutSpc   Totals
[12/25 14:07:38   3732s] #	M1            0        5        5
[12/25 14:07:38   3732s] #	M2            1        0        1
[12/25 14:07:38   3732s] #	Totals        1        5        6
[12/25 14:07:38   3732s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3016.11 (MB), peak = 3288.44 (MB)
[12/25 14:07:38   3732s] #start 6th optimization iteration ...
[12/25 14:07:39   3733s] #   number of violations = 4
[12/25 14:07:39   3733s] #
[12/25 14:07:39   3733s] #    By Layer and Type :
[12/25 14:07:39   3733s] #	         CutSpc   Totals
[12/25 14:07:39   3733s] #	M1            4        4
[12/25 14:07:39   3733s] #	Totals        4        4
[12/25 14:07:39   3733s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3014.32 (MB), peak = 3288.44 (MB)
[12/25 14:07:39   3733s] #start 7th optimization iteration ...
[12/25 14:07:39   3735s] #   number of violations = 5
[12/25 14:07:39   3735s] #
[12/25 14:07:39   3735s] #    By Layer and Type :
[12/25 14:07:39   3735s] #	         CutSpc   Totals
[12/25 14:07:39   3735s] #	M1            5        5
[12/25 14:07:39   3735s] #	Totals        5        5
[12/25 14:07:39   3735s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3014.00 (MB), peak = 3288.44 (MB)
[12/25 14:07:39   3735s] #start 8th optimization iteration ...
[12/25 14:07:40   3736s] #   number of violations = 2
[12/25 14:07:40   3736s] #
[12/25 14:07:40   3736s] #    By Layer and Type :
[12/25 14:07:40   3736s] #	         CutSpc   Totals
[12/25 14:07:40   3736s] #	M1            2        2
[12/25 14:07:40   3736s] #	Totals        2        2
[12/25 14:07:40   3736s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3013.47 (MB), peak = 3288.44 (MB)
[12/25 14:07:40   3736s] #start 9th optimization iteration ...
[12/25 14:07:40   3738s] #   number of violations = 3
[12/25 14:07:40   3738s] #
[12/25 14:07:40   3738s] #    By Layer and Type :
[12/25 14:07:40   3738s] #	         CutSpc   Totals
[12/25 14:07:40   3738s] #	M1            3        3
[12/25 14:07:40   3738s] #	Totals        3        3
[12/25 14:07:40   3738s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3014.04 (MB), peak = 3288.44 (MB)
[12/25 14:07:40   3738s] #start 10th optimization iteration ...
[12/25 14:07:41   3739s] #   number of violations = 3
[12/25 14:07:41   3739s] #
[12/25 14:07:41   3739s] #    By Layer and Type :
[12/25 14:07:41   3739s] #	         CutSpc   Totals
[12/25 14:07:41   3739s] #	M1            3        3
[12/25 14:07:41   3739s] #	Totals        3        3
[12/25 14:07:41   3739s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3014.59 (MB), peak = 3288.44 (MB)
[12/25 14:07:41   3739s] #start 11th optimization iteration ...
[12/25 14:07:41   3740s] #   number of violations = 3
[12/25 14:07:41   3740s] #
[12/25 14:07:41   3740s] #    By Layer and Type :
[12/25 14:07:41   3740s] #	         CutSpc   Totals
[12/25 14:07:41   3740s] #	M1            3        3
[12/25 14:07:41   3740s] #	Totals        3        3
[12/25 14:07:41   3740s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3013.59 (MB), peak = 3288.44 (MB)
[12/25 14:07:41   3741s] #start 12th optimization iteration ...
[12/25 14:07:42   3742s] #   number of violations = 2
[12/25 14:07:42   3742s] #
[12/25 14:07:42   3742s] #    By Layer and Type :
[12/25 14:07:42   3742s] #	         CutSpc   Totals
[12/25 14:07:42   3742s] #	M1            2        2
[12/25 14:07:42   3742s] #	Totals        2        2
[12/25 14:07:42   3742s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3012.80 (MB), peak = 3288.44 (MB)
[12/25 14:07:42   3742s] #start 13th optimization iteration ...
[12/25 14:07:42   3743s] #   number of violations = 2
[12/25 14:07:42   3743s] #
[12/25 14:07:42   3743s] #    By Layer and Type :
[12/25 14:07:42   3743s] #	         CutSpc   Totals
[12/25 14:07:42   3743s] #	M1            2        2
[12/25 14:07:42   3743s] #	Totals        2        2
[12/25 14:07:42   3743s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3012.88 (MB), peak = 3288.44 (MB)
[12/25 14:07:42   3743s] #start 14th optimization iteration ...
[12/25 14:07:43   3745s] #   number of violations = 2
[12/25 14:07:43   3745s] #
[12/25 14:07:43   3745s] #    By Layer and Type :
[12/25 14:07:43   3745s] #	         CutSpc   Totals
[12/25 14:07:43   3745s] #	M1            2        2
[12/25 14:07:43   3745s] #	Totals        2        2
[12/25 14:07:43   3745s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3013.25 (MB), peak = 3288.44 (MB)
[12/25 14:07:43   3745s] #start 15th optimization iteration ...
[12/25 14:07:43   3746s] #   number of violations = 1
[12/25 14:07:43   3746s] #
[12/25 14:07:43   3746s] #    By Layer and Type :
[12/25 14:07:43   3746s] #	         CutSpc   Totals
[12/25 14:07:43   3746s] #	M1            1        1
[12/25 14:07:43   3746s] #	Totals        1        1
[12/25 14:07:43   3746s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3013.22 (MB), peak = 3288.44 (MB)
[12/25 14:07:43   3746s] #start 16th optimization iteration ...
[12/25 14:07:44   3748s] #   number of violations = 1
[12/25 14:07:44   3748s] #
[12/25 14:07:44   3748s] #    By Layer and Type :
[12/25 14:07:44   3748s] #	         CutSpc   Totals
[12/25 14:07:44   3748s] #	M1            1        1
[12/25 14:07:44   3748s] #	Totals        1        1
[12/25 14:07:44   3748s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3013.07 (MB), peak = 3288.44 (MB)
[12/25 14:07:44   3748s] #start 17th optimization iteration ...
[12/25 14:07:45   3749s] #   number of violations = 1
[12/25 14:07:45   3749s] #
[12/25 14:07:45   3749s] #    By Layer and Type :
[12/25 14:07:45   3749s] #	         CutSpc   Totals
[12/25 14:07:45   3749s] #	M1            1        1
[12/25 14:07:45   3749s] #	Totals        1        1
[12/25 14:07:45   3749s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3012.32 (MB), peak = 3288.44 (MB)
[12/25 14:07:45   3749s] #start 18th optimization iteration ...
[12/25 14:07:45   3750s] #   number of violations = 1
[12/25 14:07:45   3750s] #
[12/25 14:07:45   3750s] #    By Layer and Type :
[12/25 14:07:45   3750s] #	         CutSpc   Totals
[12/25 14:07:45   3750s] #	M1            1        1
[12/25 14:07:45   3750s] #	Totals        1        1
[12/25 14:07:45   3750s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3012.49 (MB), peak = 3288.44 (MB)
[12/25 14:07:45   3750s] #start 19th optimization iteration ...
[12/25 14:07:46   3751s] #   number of violations = 1
[12/25 14:07:46   3751s] #
[12/25 14:07:46   3751s] #    By Layer and Type :
[12/25 14:07:46   3751s] #	         CutSpc   Totals
[12/25 14:07:46   3751s] #	M1            1        1
[12/25 14:07:46   3751s] #	Totals        1        1
[12/25 14:07:46   3751s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3012.44 (MB), peak = 3288.44 (MB)
[12/25 14:07:46   3751s] #start 20th optimization iteration ...
[12/25 14:07:46   3753s] #   number of violations = 1
[12/25 14:07:46   3753s] #
[12/25 14:07:46   3753s] #    By Layer and Type :
[12/25 14:07:46   3753s] #	         CutSpc   Totals
[12/25 14:07:46   3753s] #	M1            1        1
[12/25 14:07:46   3753s] #	Totals        1        1
[12/25 14:07:46   3753s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3012.18 (MB), peak = 3288.44 (MB)
[12/25 14:07:46   3754s] #Complete Detail Routing.
[12/25 14:07:47   3754s] #Total number of nets with non-default rule or having extra spacing = 359
[12/25 14:07:47   3754s] #Total wire length = 3025169 um.
[12/25 14:07:47   3754s] #Total half perimeter of net bounding box = 2339444 um.
[12/25 14:07:47   3754s] #Total wire length on LAYER M1 = 12508 um.
[12/25 14:07:47   3754s] #Total wire length on LAYER M2 = 717748 um.
[12/25 14:07:47   3754s] #Total wire length on LAYER M3 = 1046417 um.
[12/25 14:07:47   3754s] #Total wire length on LAYER M4 = 764067 um.
[12/25 14:07:47   3754s] #Total wire length on LAYER M5 = 429207 um.
[12/25 14:07:47   3754s] #Total wire length on LAYER M6 = 55221 um.
[12/25 14:07:47   3754s] #Total wire length on LAYER M7 = 0 um.
[12/25 14:07:47   3754s] #Total wire length on LAYER M8 = 0 um.
[12/25 14:07:47   3754s] #Total wire length on LAYER M9 = 0 um.
[12/25 14:07:47   3754s] #Total number of vias = 1065134
[12/25 14:07:47   3754s] #Up-Via Summary (total 1065134):
[12/25 14:07:47   3754s] #           
[12/25 14:07:47   3754s] #-----------------------
[12/25 14:07:47   3754s] # M1             458899
[12/25 14:07:47   3754s] # M2             427428
[12/25 14:07:47   3754s] # M3             137657
[12/25 14:07:47   3754s] # M4              38465
[12/25 14:07:47   3754s] # M5               2685
[12/25 14:07:47   3754s] #-----------------------
[12/25 14:07:47   3754s] #               1065134 
[12/25 14:07:47   3754s] #
[12/25 14:07:47   3754s] #Total number of DRC violations = 1
[12/25 14:07:47   3754s] #Total number of violations on LAYER M1 = 1
[12/25 14:07:47   3754s] #Total number of violations on LAYER M2 = 0
[12/25 14:07:47   3754s] #Total number of violations on LAYER M3 = 0
[12/25 14:07:47   3754s] #Total number of violations on LAYER M4 = 0
[12/25 14:07:47   3754s] #Total number of violations on LAYER M5 = 0
[12/25 14:07:47   3754s] #Total number of violations on LAYER M6 = 0
[12/25 14:07:47   3754s] #Total number of violations on LAYER M7 = 0
[12/25 14:07:47   3754s] #Total number of violations on LAYER M8 = 0
[12/25 14:07:47   3754s] #Total number of violations on LAYER M9 = 0
[12/25 14:07:47   3755s] ### Time Record (Detail Routing) is uninstalled.
[12/25 14:07:47   3755s] #Cpu time = 00:28:44
[12/25 14:07:47   3755s] #Elapsed time = 00:07:21
[12/25 14:07:47   3755s] #Increased memory = -6.36 (MB)
[12/25 14:07:47   3755s] #Total memory = 3012.10 (MB)
[12/25 14:07:47   3755s] #Peak memory = 3288.44 (MB)
[12/25 14:07:47   3755s] ### Time Record (Antenna Fixing) is installed.
[12/25 14:07:47   3756s] #
[12/25 14:07:47   3756s] #start routing for process antenna violation fix ...
[12/25 14:07:47   3757s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/25 14:07:49   3762s] #
[12/25 14:07:49   3762s] #    By Layer and Type :
[12/25 14:07:49   3762s] #	         CutSpc   Totals
[12/25 14:07:49   3762s] #	M1            1        1
[12/25 14:07:49   3762s] #	Totals        1        1
[12/25 14:07:49   3762s] #cpu time = 00:00:07, elapsed time = 00:00:02, memory = 3012.05 (MB), peak = 3288.44 (MB)
[12/25 14:07:49   3762s] #
[12/25 14:07:49   3763s] #Total number of nets with non-default rule or having extra spacing = 359
[12/25 14:07:49   3763s] #Total wire length = 3025169 um.
[12/25 14:07:49   3763s] #Total half perimeter of net bounding box = 2339444 um.
[12/25 14:07:49   3763s] #Total wire length on LAYER M1 = 12508 um.
[12/25 14:07:49   3763s] #Total wire length on LAYER M2 = 717748 um.
[12/25 14:07:49   3763s] #Total wire length on LAYER M3 = 1046417 um.
[12/25 14:07:49   3763s] #Total wire length on LAYER M4 = 764067 um.
[12/25 14:07:49   3763s] #Total wire length on LAYER M5 = 429207 um.
[12/25 14:07:49   3763s] #Total wire length on LAYER M6 = 55221 um.
[12/25 14:07:49   3763s] #Total wire length on LAYER M7 = 0 um.
[12/25 14:07:49   3763s] #Total wire length on LAYER M8 = 0 um.
[12/25 14:07:49   3763s] #Total wire length on LAYER M9 = 0 um.
[12/25 14:07:49   3763s] #Total number of vias = 1065134
[12/25 14:07:49   3763s] #Up-Via Summary (total 1065134):
[12/25 14:07:49   3763s] #           
[12/25 14:07:49   3763s] #-----------------------
[12/25 14:07:49   3763s] # M1             458899
[12/25 14:07:49   3763s] # M2             427428
[12/25 14:07:49   3763s] # M3             137657
[12/25 14:07:49   3763s] # M4              38465
[12/25 14:07:49   3763s] # M5               2685
[12/25 14:07:49   3763s] #-----------------------
[12/25 14:07:49   3763s] #               1065134 
[12/25 14:07:49   3763s] #
[12/25 14:07:49   3763s] #Total number of DRC violations = 1
[12/25 14:07:49   3763s] #Total number of process antenna violations = 0
[12/25 14:07:49   3763s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/25 14:07:49   3763s] #Total number of violations on LAYER M1 = 1
[12/25 14:07:49   3763s] #Total number of violations on LAYER M2 = 0
[12/25 14:07:49   3763s] #Total number of violations on LAYER M3 = 0
[12/25 14:07:49   3763s] #Total number of violations on LAYER M4 = 0
[12/25 14:07:49   3763s] #Total number of violations on LAYER M5 = 0
[12/25 14:07:49   3763s] #Total number of violations on LAYER M6 = 0
[12/25 14:07:49   3763s] #Total number of violations on LAYER M7 = 0
[12/25 14:07:49   3763s] #Total number of violations on LAYER M8 = 0
[12/25 14:07:49   3763s] #Total number of violations on LAYER M9 = 0
[12/25 14:07:49   3763s] #
[12/25 14:07:52   3774s] #
[12/25 14:07:52   3775s] #Total number of nets with non-default rule or having extra spacing = 359
[12/25 14:07:52   3775s] #Total wire length = 3025169 um.
[12/25 14:07:52   3775s] #Total half perimeter of net bounding box = 2339444 um.
[12/25 14:07:52   3775s] #Total wire length on LAYER M1 = 12508 um.
[12/25 14:07:52   3775s] #Total wire length on LAYER M2 = 717748 um.
[12/25 14:07:52   3775s] #Total wire length on LAYER M3 = 1046417 um.
[12/25 14:07:52   3775s] #Total wire length on LAYER M4 = 764067 um.
[12/25 14:07:52   3775s] #Total wire length on LAYER M5 = 429207 um.
[12/25 14:07:52   3775s] #Total wire length on LAYER M6 = 55221 um.
[12/25 14:07:52   3775s] #Total wire length on LAYER M7 = 0 um.
[12/25 14:07:52   3775s] #Total wire length on LAYER M8 = 0 um.
[12/25 14:07:52   3775s] #Total wire length on LAYER M9 = 0 um.
[12/25 14:07:52   3775s] #Total number of vias = 1065134
[12/25 14:07:52   3775s] #Up-Via Summary (total 1065134):
[12/25 14:07:52   3775s] #           
[12/25 14:07:52   3775s] #-----------------------
[12/25 14:07:52   3775s] # M1             458899
[12/25 14:07:52   3775s] # M2             427428
[12/25 14:07:52   3775s] # M3             137657
[12/25 14:07:52   3775s] # M4              38465
[12/25 14:07:52   3775s] # M5               2685
[12/25 14:07:52   3775s] #-----------------------
[12/25 14:07:52   3775s] #               1065134 
[12/25 14:07:52   3775s] #
[12/25 14:07:52   3775s] #Total number of DRC violations = 1
[12/25 14:07:52   3775s] #Total number of process antenna violations = 0
[12/25 14:07:52   3775s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/25 14:07:52   3775s] #Total number of violations on LAYER M1 = 1
[12/25 14:07:52   3775s] #Total number of violations on LAYER M2 = 0
[12/25 14:07:52   3775s] #Total number of violations on LAYER M3 = 0
[12/25 14:07:52   3775s] #Total number of violations on LAYER M4 = 0
[12/25 14:07:52   3775s] #Total number of violations on LAYER M5 = 0
[12/25 14:07:52   3775s] #Total number of violations on LAYER M6 = 0
[12/25 14:07:52   3775s] #Total number of violations on LAYER M7 = 0
[12/25 14:07:52   3775s] #Total number of violations on LAYER M8 = 0
[12/25 14:07:52   3775s] #Total number of violations on LAYER M9 = 0
[12/25 14:07:52   3775s] #
[12/25 14:07:52   3775s] ### Time Record (Antenna Fixing) is uninstalled.
[12/25 14:07:52   3775s] #detailRoute Statistics:
[12/25 14:07:52   3775s] #Cpu time = 00:29:03
[12/25 14:07:52   3775s] #Elapsed time = 00:07:26
[12/25 14:07:52   3775s] #Increased memory = -6.53 (MB)
[12/25 14:07:52   3775s] #Total memory = 3011.94 (MB)
[12/25 14:07:52   3775s] #Peak memory = 3288.44 (MB)
[12/25 14:07:52   3775s] ### global_detail_route design signature (89): route=1470700418 flt_obj=0 vio=10528728 shield_wire=1
[12/25 14:07:52   3775s] ### Time Record (DB Export) is installed.
[12/25 14:07:53   3777s] ### export design design signature (90): route=1470700418 fixed_route=1195581670 flt_obj=0 vio=10528728 swire=282492057 shield_wire=1 net_attr=1631041553 dirty_area=0 del_dirty_area=0 cell=1243196993 placement=1619699873 pin_access=1177251230 inst_pattern=1
[12/25 14:07:55   3780s] ### Time Record (DB Export) is uninstalled.
[12/25 14:07:55   3780s] ### Time Record (Post Callback) is installed.
[12/25 14:07:55   3780s] ### Time Record (Post Callback) is uninstalled.
[12/25 14:07:55   3780s] #
[12/25 14:07:55   3780s] #globalDetailRoute statistics:
[12/25 14:07:55   3780s] #Cpu time = 00:33:22
[12/25 14:07:55   3780s] #Elapsed time = 00:09:56
[12/25 14:07:55   3780s] #Increased memory = 103.73 (MB)
[12/25 14:07:55   3780s] #Total memory = 2847.03 (MB)
[12/25 14:07:55   3780s] #Peak memory = 3288.44 (MB)
[12/25 14:07:55   3780s] #Number of warnings = 3
[12/25 14:07:55   3780s] #Total number of warnings = 12
[12/25 14:07:55   3780s] #Number of fails = 0
[12/25 14:07:55   3780s] #Total number of fails = 0
[12/25 14:07:55   3780s] #Complete globalDetailRoute on Sun Dec 25 14:07:55 2022
[12/25 14:07:55   3780s] #
[12/25 14:07:55   3781s] ### import design signature (91): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1177251230 inst_pattern=1
[12/25 14:07:55   3781s] ### Time Record (globalDetailRoute) is uninstalled.
[12/25 14:07:55   3781s] % End globalDetailRoute (date=12/25 14:07:55, total cpu=0:33:23, real=0:09:56, peak res=3288.4M, current mem=2835.8M)
[12/25 14:07:55   3781s] #Default setup view is reset to slowView.
[12/25 14:07:55   3781s] #Default setup view is reset to slowView.
[12/25 14:07:55   3781s] AAE_INFO: Post Route call back at the end of routeDesign
[12/25 14:07:55   3781s] #routeDesign: cpu time = 00:33:25, elapsed time = 00:09:58, memory = 2791.70 (MB), peak = 3288.44 (MB)
[12/25 14:07:55   3781s] 
[12/25 14:07:55   3781s] *** Summary of all messages that are not suppressed in this session:
[12/25 14:07:55   3781s] Severity  ID               Count  Summary                                  
[12/25 14:07:55   3781s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/25 14:07:55   3781s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/25 14:07:55   3781s] *** Message Summary: 2 warning(s), 0 error(s)
[12/25 14:07:55   3781s] 
[12/25 14:07:55   3781s] ### Time Record (routeDesign) is uninstalled.
[12/25 14:07:55   3781s] ### 
[12/25 14:07:55   3781s] ###   Scalability Statistics
[12/25 14:07:55   3781s] ### 
[12/25 14:07:55   3781s] ### --------------------------------+----------------+----------------+----------------+
[12/25 14:07:55   3781s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/25 14:07:55   3781s] ### --------------------------------+----------------+----------------+----------------+
[12/25 14:07:55   3781s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/25 14:07:55   3781s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/25 14:07:55   3781s] ###   Timing Data Generation        |        00:00:54|        00:00:32|             1.7|
[12/25 14:07:55   3781s] ###   DB Import                     |        00:00:04|        00:00:03|             1.2|
[12/25 14:07:55   3781s] ###   DB Export                     |        00:00:05|        00:00:02|             2.1|
[12/25 14:07:55   3781s] ###   Cell Pin Access               |        00:00:08|        00:00:02|             3.8|
[12/25 14:07:55   3781s] ###   Data Preparation              |        00:00:04|        00:00:03|             1.2|
[12/25 14:07:55   3781s] ###   Global Routing                |        00:02:10|        00:01:28|             1.5|
[12/25 14:07:55   3781s] ###   Track Assignment              |        00:00:51|        00:00:16|             3.2|
[12/25 14:07:55   3781s] ###   Detail Routing                |        00:28:43|        00:07:21|             3.9|
[12/25 14:07:55   3781s] ###   Antenna Fixing                |        00:00:20|        00:00:05|             3.6|
[12/25 14:07:55   3781s] ###   Entire Command                |        00:33:25|        00:09:58|             3.4|
[12/25 14:07:55   3781s] ### --------------------------------+----------------+----------------+----------------+
[12/25 14:07:55   3781s] ### 
[12/25 14:07:55   3781s] #% End routeDesign (date=12/25 14:07:55, total cpu=0:33:25, real=0:09:57, peak res=3288.4M, current mem=2791.7M)
[12/25 14:07:55   3781s] <CMD> setDelayCalMode -engine aae -SIAware true
[12/25 14:07:55   3781s] AAE_INFO: switching -siAware from false to true ...
[12/25 14:07:55   3781s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/25 14:07:55   3781s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[12/25 14:07:55   3781s] <CMD> optDesign -postRoute
[12/25 14:07:55   3781s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2791.7M, totSessionCpu=1:03:01 **
[12/25 14:07:56   3781s] **INFO: User settings:
[12/25 14:07:56   3781s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/25 14:07:56   3781s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/25 14:07:56   3781s] setNanoRouteMode -grouteExpTdStdDelay                           15.6
[12/25 14:07:56   3781s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[12/25 14:07:56   3781s] setNanoRouteMode -routeFillerInstPrefix                         FILL
[12/25 14:07:56   3781s] setNanoRouteMode -routeInsertAntennaDiode                       false
[12/25 14:07:56   3781s] setNanoRouteMode -routeReInsertFillerCellList                   {FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR}
[12/25 14:07:56   3781s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[12/25 14:07:56   3781s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/25 14:07:56   3781s] setNanoRouteMode -routeTopRoutingLayer                          6
[12/25 14:07:56   3781s] setDesignMode -topRoutingLayer                                  M6
[12/25 14:07:56   3781s] setExtractRCMode -engine                                        preRoute
[12/25 14:07:56   3781s] setUsefulSkewMode -ecoRoute                                     false
[12/25 14:07:56   3781s] setDelayCalMode -enable_high_fanout                             true
[12/25 14:07:56   3781s] setDelayCalMode -engine                                         aae
[12/25 14:07:56   3781s] setDelayCalMode -ignoreNetLoad                                  false
[12/25 14:07:56   3781s] setDelayCalMode -SIAware                                        true
[12/25 14:07:56   3781s] setDelayCalMode -socv_accuracy_mode                             low
[12/25 14:07:56   3781s] setOptMode -activeHoldViews                                     { fastView }
[12/25 14:07:56   3781s] setOptMode -activeSetupViews                                    { slowView }
[12/25 14:07:56   3781s] setOptMode -allEndPoints                                        true
[12/25 14:07:56   3781s] setOptMode -autoHoldViews                                       { fastView}
[12/25 14:07:56   3781s] setOptMode -autoSetupViews                                      { slowView}
[12/25 14:07:56   3781s] setOptMode -autoTDGRSetupViews                                  { slowView}
[12/25 14:07:56   3781s] setOptMode -autoViewHoldTargetSlack                             0
[12/25 14:07:56   3781s] setOptMode -drcMargin                                           0
[12/25 14:07:56   3781s] setOptMode -effort                                              high
[12/25 14:07:56   3781s] setOptMode -fixDrc                                              true
[12/25 14:07:56   3781s] setOptMode -fixFanoutLoad                                       true
[12/25 14:07:56   3781s] setOptMode -fixHoldAllowSetupTnsDegrade                         false
[12/25 14:07:56   3781s] setOptMode -leakagePowerEffort                                  none
[12/25 14:07:56   3781s] setOptMode -preserveAllSequential                               false
[12/25 14:07:56   3781s] setOptMode -preserveAssertions                                  false
[12/25 14:07:56   3781s] setOptMode -setupTargetSlack                                    0
[12/25 14:07:56   3781s] setSIMode -separate_delta_delay_on_data                         true
[12/25 14:07:56   3781s] setPlaceMode -place_design_floorplan_mode                       true
[12/25 14:07:56   3781s] setPlaceMode -place_global_clock_gate_aware                     false
[12/25 14:07:56   3781s] setPlaceMode -place_global_cong_effort                          high
[12/25 14:07:56   3781s] setPlaceMode -place_global_place_io_pins                        false
[12/25 14:07:56   3781s] setPlaceMode -timingDriven                                      true
[12/25 14:07:56   3781s] setAnalysisMode -analysisType                                   onChipVariation
[12/25 14:07:56   3781s] setAnalysisMode -checkType                                      setup
[12/25 14:07:56   3781s] setAnalysisMode -clkSrcPath                                     true
[12/25 14:07:56   3781s] setAnalysisMode -clockPropagation                               sdcControl
[12/25 14:07:56   3781s] setAnalysisMode -cppr                                           both
[12/25 14:07:56   3781s] 
[12/25 14:07:56   3781s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/25 14:08:00   3785s] 
[12/25 14:08:00   3785s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 14:08:00   3785s] Summary for sequential cells identification: 
[12/25 14:08:00   3785s]   Identified SBFF number: 148
[12/25 14:08:00   3785s]   Identified MBFF number: 0
[12/25 14:08:00   3785s]   Identified SB Latch number: 0
[12/25 14:08:00   3785s]   Identified MB Latch number: 0
[12/25 14:08:00   3785s]   Not identified SBFF number: 0
[12/25 14:08:00   3785s]   Not identified MBFF number: 0
[12/25 14:08:00   3785s]   Not identified SB Latch number: 0
[12/25 14:08:00   3785s]   Not identified MB Latch number: 0
[12/25 14:08:00   3785s]   Number of sequential cells which are not FFs: 106
[12/25 14:08:00   3785s]  Visiting view : slowView
[12/25 14:08:00   3785s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 14:08:00   3785s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 14:08:00   3785s]  Visiting view : fastView
[12/25 14:08:00   3785s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 14:08:00   3785s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 14:08:00   3785s] TLC MultiMap info (StdDelay):
[12/25 14:08:00   3785s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 14:08:00   3785s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 14:08:00   3785s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 14:08:00   3785s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 14:08:00   3785s]  Setting StdDelay to: 15.6ps
[12/25 14:08:00   3785s] 
[12/25 14:08:00   3785s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 14:08:00   3785s] info: unfix 1 clock instance placement location
[12/25 14:08:00   3785s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/25 14:08:00   3785s] Need call spDPlaceInit before registerPrioInstLoc.
[12/25 14:08:00   3785s] [EEQ-INFO] #EEQ #Cell
[12/25 14:08:00   3785s] [EEQ-INFO] 1    868
[12/25 14:08:00   3785s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/25 14:08:00   3785s] *** optDesign #5 [begin] : totSession cpu/real = 1:03:05.6/0:25:25.1 (2.5), mem = 3303.4M
[12/25 14:08:00   3785s] *** InitOpt #6 [begin] : totSession cpu/real = 1:03:05.6/0:25:25.1 (2.5), mem = 3303.4M
[12/25 14:08:00   3785s] GigaOpt running with 4 threads.
[12/25 14:08:00   3785s] Info: 4 threads available for lower-level modules during optimization.
[12/25 14:08:00   3785s] OPERPROF: Starting DPlace-Init at level 1, MEM:3303.4M, EPOCH TIME: 1671998880.199096
[12/25 14:08:00   3785s] z: 2, totalTracks: 1
[12/25 14:08:00   3785s] z: 4, totalTracks: 1
[12/25 14:08:00   3785s] z: 6, totalTracks: 1
[12/25 14:08:00   3785s] z: 8, totalTracks: 1
[12/25 14:08:00   3785s] All LLGs are deleted
[12/25 14:08:00   3785s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3303.4M, EPOCH TIME: 1671998880.291955
[12/25 14:08:00   3785s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3303.4M, EPOCH TIME: 1671998880.292778
[12/25 14:08:00   3785s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3303.4M, EPOCH TIME: 1671998880.358462
[12/25 14:08:00   3785s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3303.4M, EPOCH TIME: 1671998880.364412
[12/25 14:08:00   3785s] Core basic site is TSMC65ADV10TSITE
[12/25 14:08:00   3785s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3303.4M, EPOCH TIME: 1671998880.372886
[12/25 14:08:00   3785s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.005, MEM:3303.4M, EPOCH TIME: 1671998880.378065
[12/25 14:08:00   3785s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/25 14:08:00   3785s] SiteArray: use 6,553,600 bytes
[12/25 14:08:00   3785s] SiteArray: current memory after site array memory allocation 3303.4M
[12/25 14:08:00   3785s] SiteArray: FP blocked sites are writable
[12/25 14:08:00   3785s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.065, REAL:0.052, MEM:3303.4M, EPOCH TIME: 1671998880.416501
[12/25 14:08:00   3785s] 
[12/25 14:08:00   3785s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 14:08:00   3785s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.129, REAL:0.117, MEM:3303.4M, EPOCH TIME: 1671998880.475509
[12/25 14:08:00   3786s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3303.4MB).
[12/25 14:08:00   3786s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.371, REAL:0.360, MEM:3303.4M, EPOCH TIME: 1671998880.559104
[12/25 14:08:00   3786s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3303.4M, EPOCH TIME: 1671998880.559471
[12/25 14:08:00   3786s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.023, MEM:3299.4M, EPOCH TIME: 1671998880.582709
[12/25 14:08:00   3786s] 
[12/25 14:08:00   3786s] Creating Lib Analyzer ...
[12/25 14:08:00   3786s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[12/25 14:08:00   3786s] Type 'man IMPOPT-7077' for more detail.
[12/25 14:08:00   3786s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 14:08:00   3786s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 14:08:00   3786s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/25 14:08:00   3786s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 14:08:00   3786s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 14:08:00   3786s] 
[12/25 14:08:00   3786s] {RT default_rc_corner 0 6 6 0}
[12/25 14:08:02   3788s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:03:08 mem=3305.4M
[12/25 14:08:02   3788s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:03:08 mem=3305.4M
[12/25 14:08:02   3788s] Creating Lib Analyzer, finished. 
[12/25 14:08:03   3788s] Effort level <high> specified for reg2reg path_group
[12/25 14:08:04   3791s] Effort level <high> specified for reg2cgate path_group
[12/25 14:08:04   3791s] **optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 2866.6M, totSessionCpu=1:03:12 **
[12/25 14:08:04   3791s] Existing Dirty Nets : 0
[12/25 14:08:04   3791s] New Signature Flow (optDesignCheckOptions) ....
[12/25 14:08:04   3791s] #Taking db snapshot
[12/25 14:08:04   3792s] #Taking db snapshot ... done
[12/25 14:08:04   3792s] OPERPROF: Starting checkPlace at level 1, MEM:3309.4M, EPOCH TIME: 1671998884.874522
[12/25 14:08:04   3792s] z: 2, totalTracks: 1
[12/25 14:08:04   3792s] z: 4, totalTracks: 1
[12/25 14:08:04   3792s] z: 6, totalTracks: 1
[12/25 14:08:04   3792s] z: 8, totalTracks: 1
[12/25 14:08:04   3792s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3309.4M, EPOCH TIME: 1671998884.945815
[12/25 14:08:05   3792s] 
[12/25 14:08:05   3792s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 14:08:05   3792s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.094, REAL:0.095, MEM:3309.4M, EPOCH TIME: 1671998885.040386
[12/25 14:08:05   3792s] Begin checking placement ... (start mem=3309.4M, init mem=3309.4M)
[12/25 14:08:05   3792s] 
[12/25 14:08:05   3792s] Running CheckPlace using 4 threads!...
[12/25 14:08:06   3795s] 
[12/25 14:08:06   3795s] ...checkPlace MT is done!
[12/25 14:08:06   3795s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3311.4M, EPOCH TIME: 1671998886.106438
[12/25 14:08:06   3795s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.078, REAL:0.079, MEM:3311.4M, EPOCH TIME: 1671998886.184996
[12/25 14:08:06   3795s] *info: Placed = 180569         (Fixed = 12358)
[12/25 14:08:06   3795s] *info: Unplaced = 0           
[12/25 14:08:06   3795s] Placement Density:100.00%(625920/625920)
[12/25 14:08:06   3795s] Placement Density (including fixed std cells):100.00%(640000/640000)
[12/25 14:08:06   3795s] All LLGs are deleted
[12/25 14:08:06   3795s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3311.4M, EPOCH TIME: 1671998886.225955
[12/25 14:08:06   3795s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.067, REAL:0.056, MEM:3311.4M, EPOCH TIME: 1671998886.281691
[12/25 14:08:06   3795s] Finished checkPlace (total: cpu=0:00:03.1, real=0:00:02.0; vio checks: cpu=0:00:02.8, real=0:00:01.0; mem=3311.4M)
[12/25 14:08:06   3795s] OPERPROF: Finished checkPlace at level 1, CPU:3.134, REAL:1.411, MEM:3311.4M, EPOCH TIME: 1671998886.285100
[12/25 14:08:06   3795s]  Initial DC engine is -> aae
[12/25 14:08:06   3795s]  
[12/25 14:08:06   3795s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/25 14:08:06   3795s]  
[12/25 14:08:06   3795s]  
[12/25 14:08:06   3795s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/25 14:08:06   3795s]  
[12/25 14:08:06   3795s] Reset EOS DB
[12/25 14:08:06   3795s] Ignoring AAE DB Resetting ...
[12/25 14:08:06   3795s]  Set Options for AAE Based Opt flow 
[12/25 14:08:06   3795s] *** optDesign -postRoute ***
[12/25 14:08:06   3795s] DRC Margin: user margin 0.0; extra margin 0
[12/25 14:08:06   3795s] Setup Target Slack: user slack 0
[12/25 14:08:06   3795s] Hold Target Slack: user slack 0
[12/25 14:08:06   3795s] Opt: RC extraction mode changed to 'detail'
[12/25 14:08:06   3795s] All LLGs are deleted
[12/25 14:08:06   3795s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3311.4M, EPOCH TIME: 1671998886.545925
[12/25 14:08:06   3795s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3311.4M, EPOCH TIME: 1671998886.546671
[12/25 14:08:06   3795s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3311.4M, EPOCH TIME: 1671998886.606664
[12/25 14:08:06   3795s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3311.4M, EPOCH TIME: 1671998886.612578
[12/25 14:08:06   3795s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3311.4M, EPOCH TIME: 1671998886.620248
[12/25 14:08:06   3795s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.005, MEM:3311.4M, EPOCH TIME: 1671998886.625114
[12/25 14:08:06   3795s] Fast DP-INIT is on for default
[12/25 14:08:06   3795s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.059, REAL:0.046, MEM:3311.4M, EPOCH TIME: 1671998886.658268
[12/25 14:08:06   3795s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.125, REAL:0.112, MEM:3311.4M, EPOCH TIME: 1671998886.718453
[12/25 14:08:06   3795s] 
[12/25 14:08:06   3795s] TimeStamp Deleting Cell Server Begin ...
[12/25 14:08:06   3795s] Deleting Lib Analyzer.
[12/25 14:08:06   3795s] 
[12/25 14:08:06   3795s] TimeStamp Deleting Cell Server End ...
[12/25 14:08:06   3795s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/25 14:08:06   3795s] 
[12/25 14:08:06   3795s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 14:08:06   3795s] Summary for sequential cells identification: 
[12/25 14:08:06   3795s]   Identified SBFF number: 148
[12/25 14:08:06   3795s]   Identified MBFF number: 0
[12/25 14:08:06   3795s]   Identified SB Latch number: 0
[12/25 14:08:06   3795s]   Identified MB Latch number: 0
[12/25 14:08:06   3795s]   Not identified SBFF number: 0
[12/25 14:08:06   3795s]   Not identified MBFF number: 0
[12/25 14:08:06   3795s]   Not identified SB Latch number: 0
[12/25 14:08:06   3795s]   Not identified MB Latch number: 0
[12/25 14:08:06   3795s]   Number of sequential cells which are not FFs: 106
[12/25 14:08:06   3795s]  Visiting view : slowView
[12/25 14:08:06   3795s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 14:08:06   3795s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 14:08:06   3795s]  Visiting view : fastView
[12/25 14:08:06   3795s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 14:08:06   3795s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 14:08:06   3795s] TLC MultiMap info (StdDelay):
[12/25 14:08:06   3795s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 14:08:06   3795s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 14:08:06   3795s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 14:08:06   3795s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 14:08:06   3795s]  Setting StdDelay to: 15.6ps
[12/25 14:08:06   3795s] 
[12/25 14:08:06   3795s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 14:08:06   3796s] 
[12/25 14:08:06   3796s] TimeStamp Deleting Cell Server Begin ...
[12/25 14:08:06   3796s] 
[12/25 14:08:06   3796s] TimeStamp Deleting Cell Server End ...
[12/25 14:08:06   3796s] *** InitOpt #6 [finish] : cpu/real = 0:00:10.4/0:00:06.9 (1.5), totSession cpu/real = 1:03:16.0/0:25:32.0 (2.5), mem = 3311.4M
[12/25 14:08:06   3796s] 
[12/25 14:08:06   3796s] =============================================================================================
[12/25 14:08:06   3796s]  Step TAT Report for InitOpt #6                                                 21.10-p004_1
[12/25 14:08:06   3796s] =============================================================================================
[12/25 14:08:06   3796s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 14:08:06   3796s] ---------------------------------------------------------------------------------------------
[12/25 14:08:06   3796s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[12/25 14:08:06   3796s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  33.0 % )     0:00:02.3 /  0:00:02.3    1.0
[12/25 14:08:06   3796s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 14:08:06   3796s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 14:08:06   3796s] [ CheckPlace             ]      1   0:00:01.4  (  20.5 % )     0:00:01.4 /  0:00:03.1    2.2
[12/25 14:08:06   3796s] [ MISC                   ]          0:00:03.2  (  46.2 % )     0:00:03.2 /  0:00:05.0    1.6
[12/25 14:08:06   3796s] ---------------------------------------------------------------------------------------------
[12/25 14:08:06   3796s]  InitOpt #6 TOTAL                   0:00:06.9  ( 100.0 % )     0:00:06.9 /  0:00:10.4    1.5
[12/25 14:08:06   3796s] ---------------------------------------------------------------------------------------------
[12/25 14:08:06   3796s] 
[12/25 14:08:06   3796s] ** INFO : this run is activating 'postRoute' automaton
[12/25 14:08:06   3796s] **INFO: flowCheckPoint #1 InitialSummary
[12/25 14:08:07   3796s] Extraction called for design 'toplevel_498' of instances=180569 and nets=122585 using extraction engine 'postRoute' at effort level 'low' .
[12/25 14:08:07   3796s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/25 14:08:07   3796s] Type 'man IMPEXT-3530' for more detail.
[12/25 14:08:07   3796s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/25 14:08:07   3796s] RC Extraction called in multi-corner(1) mode.
[12/25 14:08:07   3796s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/25 14:08:07   3796s] Type 'man IMPEXT-6197' for more detail.
[12/25 14:08:07   3796s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/25 14:08:07   3796s] * Layer Id             : 1 - M1
[12/25 14:08:07   3796s]       Thickness        : 0.18
[12/25 14:08:07   3796s]       Min Width        : 0.09
[12/25 14:08:07   3796s]       Layer Dielectric : 4.1
[12/25 14:08:07   3796s] * Layer Id             : 2 - M2
[12/25 14:08:07   3796s]       Thickness        : 0.22
[12/25 14:08:07   3796s]       Min Width        : 0.1
[12/25 14:08:07   3796s]       Layer Dielectric : 4.1
[12/25 14:08:07   3796s] * Layer Id             : 3 - M3
[12/25 14:08:07   3796s]       Thickness        : 0.22
[12/25 14:08:07   3796s]       Min Width        : 0.1
[12/25 14:08:07   3796s]       Layer Dielectric : 4.1
[12/25 14:08:07   3796s] * Layer Id             : 4 - M4
[12/25 14:08:07   3796s]       Thickness        : 0.22
[12/25 14:08:07   3796s]       Min Width        : 0.1
[12/25 14:08:07   3796s]       Layer Dielectric : 4.1
[12/25 14:08:07   3796s] * Layer Id             : 5 - M5
[12/25 14:08:07   3796s]       Thickness        : 0.22
[12/25 14:08:07   3796s]       Min Width        : 0.1
[12/25 14:08:07   3796s]       Layer Dielectric : 4.1
[12/25 14:08:07   3796s] * Layer Id             : 6 - M6
[12/25 14:08:07   3796s]       Thickness        : 0.22
[12/25 14:08:07   3796s]       Min Width        : 0.1
[12/25 14:08:07   3796s]       Layer Dielectric : 4.1
[12/25 14:08:07   3796s] * Layer Id             : 7 - M7
[12/25 14:08:07   3796s]       Thickness        : 0.22
[12/25 14:08:07   3796s]       Min Width        : 0.1
[12/25 14:08:07   3796s]       Layer Dielectric : 4.1
[12/25 14:08:07   3796s] * Layer Id             : 8 - M8
[12/25 14:08:07   3796s]       Thickness        : 0.9
[12/25 14:08:07   3796s]       Min Width        : 0.4
[12/25 14:08:07   3796s]       Layer Dielectric : 4.1
[12/25 14:08:07   3796s] * Layer Id             : 9 - M9
[12/25 14:08:07   3796s]       Thickness        : 0.9
[12/25 14:08:07   3796s]       Min Width        : 0.4
[12/25 14:08:07   3796s]       Layer Dielectric : 4.1
[12/25 14:08:07   3796s] extractDetailRC Option : -outfile /tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d  -basic
[12/25 14:08:07   3796s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/25 14:08:07   3796s]       RC Corner Indexes            0   
[12/25 14:08:07   3796s] Capacitance Scaling Factor   : 1.00000 
[12/25 14:08:07   3796s] Coupling Cap. Scaling Factor : 1.00000 
[12/25 14:08:07   3796s] Resistance Scaling Factor    : 1.00000 
[12/25 14:08:07   3796s] Clock Cap. Scaling Factor    : 1.00000 
[12/25 14:08:07   3796s] Clock Res. Scaling Factor    : 1.00000 
[12/25 14:08:07   3796s] Shrink Factor                : 1.00000
[12/25 14:08:10   3799s] LayerId::1 widthSet size::1
[12/25 14:08:10   3799s] LayerId::2 widthSet size::1
[12/25 14:08:10   3799s] LayerId::3 widthSet size::1
[12/25 14:08:10   3799s] LayerId::4 widthSet size::1
[12/25 14:08:10   3799s] LayerId::5 widthSet size::1
[12/25 14:08:10   3799s] LayerId::6 widthSet size::1
[12/25 14:08:10   3799s] LayerId::7 widthSet size::1
[12/25 14:08:10   3799s] LayerId::8 widthSet size::1
[12/25 14:08:10   3799s] LayerId::9 widthSet size::1
[12/25 14:08:10   3799s] eee: pegSigSF::1.070000
[12/25 14:08:10   3799s] Initializing multi-corner resistance tables ...
[12/25 14:08:10   3799s] eee: l::1 avDens::0.111022 usedTrk::18207.585746 availTrk::164000.000000 sigTrk::18207.585746
[12/25 14:08:10   3799s] eee: l::2 avDens::0.224325 usedTrk::35869.572750 availTrk::159900.000000 sigTrk::35869.572750
[12/25 14:08:10   3799s] eee: l::3 avDens::0.327005 usedTrk::52320.840492 availTrk::160000.000000 sigTrk::52320.840492
[12/25 14:08:10   3799s] eee: l::4 avDens::0.239220 usedTrk::38203.360017 availTrk::159700.000000 sigTrk::38203.360017
[12/25 14:08:10   3799s] eee: l::5 avDens::0.137196 usedTrk::21484.950000 availTrk::156600.000000 sigTrk::21484.950000
[12/25 14:08:10   3799s] eee: l::6 avDens::0.062467 usedTrk::2761.060005 availTrk::44200.000000 sigTrk::2761.060005
[12/25 14:08:10   3799s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:08:10   3799s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:08:10   3799s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:08:10   3799s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300333 ; uaWl: 1.000000 ; uaWlH: 0.409364 ; aWlH: 0.000000 ; Pmax: 0.872100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/25 14:08:12   3801s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3311.4M)
[12/25 14:08:12   3801s] Creating parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d' for storing RC.
[12/25 14:08:14   3803s] Extracted 10.0001% (CPU Time= 0:00:04.7  MEM= 3363.4M)
[12/25 14:08:15   3805s] Extracted 20.0001% (CPU Time= 0:00:06.4  MEM= 3363.4M)
[12/25 14:08:17   3806s] Extracted 30.0001% (CPU Time= 0:00:08.0  MEM= 3363.4M)
[12/25 14:08:19   3808s] Extracted 40.0001% (CPU Time= 0:00:09.7  MEM= 3367.4M)
[12/25 14:08:23   3812s] Extracted 50.0002% (CPU Time= 0:00:14.1  MEM= 3367.4M)
[12/25 14:08:25   3814s] Extracted 60.0001% (CPU Time= 0:00:16.1  MEM= 3367.4M)
[12/25 14:08:28   3817s] Extracted 70.0001% (CPU Time= 0:00:18.6  MEM= 3367.4M)
[12/25 14:08:30   3819s] Extracted 80.0001% (CPU Time= 0:00:21.0  MEM= 3367.4M)
[12/25 14:08:32   3821s] Extracted 90.0001% (CPU Time= 0:00:22.8  MEM= 3367.4M)
[12/25 14:08:36   3825s] Extracted 100% (CPU Time= 0:00:27.0  MEM= 3367.4M)
[12/25 14:08:37   3826s] Number of Extracted Resistors     : 2460529
[12/25 14:08:37   3826s] Number of Extracted Ground Cap.   : 2381116
[12/25 14:08:37   3826s] Number of Extracted Coupling Cap. : 5268448
[12/25 14:08:37   3826s] Opening parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d' for reading (mem: 3335.371M)
[12/25 14:08:37   3826s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/25 14:08:38   3827s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3335.4M)
[12/25 14:08:38   3827s] Creating parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb_Filter.rcdb.d' for storing RC.
[12/25 14:08:39   3829s] Closing parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d': 118951 access done (mem: 3343.371M)
[12/25 14:08:39   3829s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3343.371M)
[12/25 14:08:39   3829s] Opening parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d' for reading (mem: 3343.371M)
[12/25 14:08:39   3829s] processing rcdb (/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/25 14:08:40   3831s] Closing parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d': 0 access done (mem: 3343.371M)
[12/25 14:08:40   3831s] Lumped Parasitic Loading Completed (total cpu=0:00:01.9, real=0:00:01.0, current mem=3343.371M)
[12/25 14:08:40   3831s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:35.2  Real Time: 0:00:33.0  MEM: 3343.371M)
[12/25 14:08:40   3831s] Opening parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d' for reading (mem: 3343.371M)
[12/25 14:08:40   3831s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3343.4M)
[12/25 14:08:41   3831s] LayerId::1 widthSet size::1
[12/25 14:08:41   3831s] LayerId::2 widthSet size::1
[12/25 14:08:41   3831s] LayerId::3 widthSet size::1
[12/25 14:08:41   3831s] LayerId::4 widthSet size::1
[12/25 14:08:41   3831s] LayerId::5 widthSet size::1
[12/25 14:08:41   3831s] LayerId::6 widthSet size::1
[12/25 14:08:41   3831s] LayerId::7 widthSet size::1
[12/25 14:08:41   3831s] LayerId::8 widthSet size::1
[12/25 14:08:41   3831s] LayerId::9 widthSet size::1
[12/25 14:08:41   3831s] eee: pegSigSF::1.070000
[12/25 14:08:41   3831s] Initializing multi-corner resistance tables ...
[12/25 14:08:41   3831s] eee: l::1 avDens::0.111022 usedTrk::18207.585746 availTrk::164000.000000 sigTrk::18207.585746
[12/25 14:08:41   3831s] eee: l::2 avDens::0.224325 usedTrk::35869.572750 availTrk::159900.000000 sigTrk::35869.572750
[12/25 14:08:41   3831s] eee: l::3 avDens::0.327005 usedTrk::52320.840492 availTrk::160000.000000 sigTrk::52320.840492
[12/25 14:08:41   3831s] eee: l::4 avDens::0.239220 usedTrk::38203.360017 availTrk::159700.000000 sigTrk::38203.360017
[12/25 14:08:41   3831s] eee: l::5 avDens::0.137196 usedTrk::21484.950000 availTrk::156600.000000 sigTrk::21484.950000
[12/25 14:08:41   3831s] eee: l::6 avDens::0.062467 usedTrk::2761.060005 availTrk::44200.000000 sigTrk::2761.060005
[12/25 14:08:41   3831s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:08:41   3831s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:08:41   3831s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:08:41   3831s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300333 ; uaWl: 1.000000 ; uaWlH: 0.409364 ; aWlH: 0.000000 ; Pmax: 0.872100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/25 14:08:41   3832s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:3343.4M, EPOCH TIME: 1671998921.864941
[12/25 14:08:41   3832s] Deleted 0 physical inst  (cell FILL128A10TR / prefix FILL).
[12/25 14:08:41   3832s] Deleted 63 physical insts (cell FILL64A10TR / prefix FILL).
[12/25 14:08:41   3832s] Deleted 732 physical insts (cell FILL32A10TR / prefix FILL).
[12/25 14:08:41   3832s] Deleted 4512 physical insts (cell FILL16A10TR / prefix FILL).
[12/25 14:08:41   3832s] Deleted 8765 physical insts (cell FILLCAP8A10TR / prefix FILL).
[12/25 14:08:41   3832s] Deleted 11328 physical insts (cell FILL4A10TR / prefix FILL).
[12/25 14:08:41   3832s] Deleted 13225 physical insts (cell FILL2A10TR / prefix FILL).
[12/25 14:08:41   3832s] Deleted 14192 physical insts (cell FILL1A10TR / prefix FILL).
[12/25 14:08:42   3832s] Total physical insts deleted = 52817.
[12/25 14:08:42   3832s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.224, REAL:0.225, MEM:3343.4M, EPOCH TIME: 1671998922.089935
[12/25 14:08:42   3832s] *** BuildHoldData #2 [begin] : totSession cpu/real = 1:03:52.8/0:26:07.2 (2.4), mem = 3343.4M
[12/25 14:08:42   3832s] AAE_INFO: switching -siAware from true to false ...
[12/25 14:08:42   3832s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[12/25 14:08:44   3839s] Message <TCLCMD-1005> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/25 14:08:44   3839s] Starting delay calculation for Hold views
[12/25 14:08:44   3839s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/25 14:08:44   3839s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/25 14:08:45   3839s] AAE DB initialization (MEM=3355.11 CPU=0:00:00.2 REAL=0:00:01.0) 
[12/25 14:08:45   3839s] #################################################################################
[12/25 14:08:45   3839s] # Design Stage: PostRoute
[12/25 14:08:45   3839s] # Design Name: toplevel_498
[12/25 14:08:45   3839s] # Design Mode: 90nm
[12/25 14:08:45   3839s] # Analysis Mode: MMMC OCV 
[12/25 14:08:45   3839s] # Parasitics Mode: SPEF/RCDB 
[12/25 14:08:45   3839s] # Signoff Settings: SI Off 
[12/25 14:08:45   3839s] #################################################################################
[12/25 14:08:45   3840s] Topological Sorting (REAL = 0:00:00.0, MEM = 3369.1M, InitMEM = 3355.1M)
[12/25 14:08:45   3840s] Calculate late delays in OCV mode...
[12/25 14:08:45   3840s] Calculate early delays in OCV mode...
[12/25 14:08:45   3840s] Start delay calculation (fullDC) (4 T). (MEM=3369.09)
[12/25 14:08:45   3840s] *** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
[12/25 14:08:46   3841s] Start AAE Lib Loading. (MEM=3389.82)
[12/25 14:08:46   3841s] End AAE Lib Loading. (MEM=3399.36 CPU=0:00:00.0 Real=0:00:00.0)
[12/25 14:08:46   3841s] End AAE Lib Interpolated Model. (MEM=3399.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:08:52   3863s] Total number of fetched objects 119022
[12/25 14:08:52   3864s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[12/25 14:08:52   3864s] End delay calculation. (MEM=3643.65 CPU=0:00:21.2 REAL=0:00:05.0)
[12/25 14:08:52   3864s] End delay calculation (fullDC). (MEM=3643.65 CPU=0:00:24.4 REAL=0:00:07.0)
[12/25 14:08:52   3864s] *** CDM Built up (cpu=0:00:25.1  real=0:00:07.0  mem= 3643.6M) ***
[12/25 14:08:55   3871s] *** Done Building Timing Graph (cpu=0:00:32.1 real=0:00:11.0 totSessionCpu=1:04:31 mem=3642.6M)
[12/25 14:08:55   3871s] Done building cte hold timing graph (HoldAware) cpu=0:00:38.6 real=0:00:13.0 totSessionCpu=1:04:31 mem=3642.6M ***
[12/25 14:08:58   3876s] AAE_INFO: switching -siAware from false to true ...
[12/25 14:08:59   3877s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/25 14:09:01   3883s] Starting delay calculation for Setup views
[12/25 14:09:01   3883s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/25 14:09:02   3883s] Starting SI iteration 1 using Infinite Timing Windows
[12/25 14:09:02   3883s] #################################################################################
[12/25 14:09:02   3883s] # Design Stage: PostRoute
[12/25 14:09:02   3883s] # Design Name: toplevel_498
[12/25 14:09:02   3883s] # Design Mode: 90nm
[12/25 14:09:02   3883s] # Analysis Mode: MMMC OCV 
[12/25 14:09:02   3883s] # Parasitics Mode: SPEF/RCDB 
[12/25 14:09:02   3883s] # Signoff Settings: SI On 
[12/25 14:09:02   3883s] #################################################################################
[12/25 14:09:02   3885s] Topological Sorting (REAL = 0:00:00.0, MEM = 3621.4M, InitMEM = 3621.4M)
[12/25 14:09:03   3886s] Setting infinite Tws ...
[12/25 14:09:03   3886s] First Iteration Infinite Tw... 
[12/25 14:09:03   3886s] Calculate early delays in OCV mode...
[12/25 14:09:03   3886s] Calculate late delays in OCV mode...
[12/25 14:09:03   3886s] Start delay calculation (fullDC) (4 T). (MEM=3621.44)
[12/25 14:09:03   3886s] *** Calculating scaling factor for slowLib libraries using the default operating condition of each library.
[12/25 14:09:04   3887s] End AAE Lib Interpolated Model. (MEM=3634.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:09:04   3889s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/25 14:09:04   3889s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/25 14:09:04   3889s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/25 14:09:04   3889s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/25 14:09:04   3889s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/25 14:09:04   3889s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/25 14:09:04   3889s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/25 14:09:04   3889s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/25 14:09:04   3889s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/25 14:09:04   3889s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/25 14:09:04   3889s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/25 14:09:04   3889s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/25 14:09:04   3889s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/25 14:09:04   3889s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/25 14:09:09   3906s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/25 14:09:09   3906s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/25 14:09:09   3906s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/25 14:09:09   3906s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/25 14:09:09   3906s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/25 14:09:09   3906s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/25 14:09:13   3922s] Total number of fetched objects 119022
[12/25 14:09:13   3922s] AAE_INFO-618: Total number of nets in the design is 122585,  97.1 percent of the nets selected for SI analysis
[12/25 14:09:13   3923s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:00.0)
[12/25 14:09:13   3923s] End delay calculation. (MEM=3612.58 CPU=0:00:34.5 REAL=0:00:09.0)
[12/25 14:09:13   3924s] End delay calculation (fullDC). (MEM=3612.58 CPU=0:00:37.5 REAL=0:00:10.0)
[12/25 14:09:13   3924s] *** CDM Built up (cpu=0:00:40.3  real=0:00:11.0  mem= 3612.6M) ***
[12/25 14:09:17   3932s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3643.6M)
[12/25 14:09:17   3932s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/25 14:09:17   3933s] Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 3612.6M)
[12/25 14:09:17   3933s] 
[12/25 14:09:17   3933s] Executing IPO callback for view pruning ..
[12/25 14:09:17   3933s] Starting SI iteration 2
[12/25 14:09:18   3934s] Calculate early delays in OCV mode...
[12/25 14:09:18   3934s] Calculate late delays in OCV mode...
[12/25 14:09:18   3934s] Start delay calculation (fullDC) (4 T). (MEM=3498.72)
[12/25 14:09:18   3935s] End AAE Lib Interpolated Model. (MEM=3498.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:09:18   3937s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/25 14:09:18   3937s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 119022. 
[12/25 14:09:18   3937s] Total number of fetched objects 119022
[12/25 14:09:18   3937s] AAE_INFO-618: Total number of nets in the design is 122585,  0.4 percent of the nets selected for SI analysis
[12/25 14:09:18   3937s] End delay calculation. (MEM=3669.44 CPU=0:00:01.7 REAL=0:00:00.0)
[12/25 14:09:19   3937s] End delay calculation (fullDC). (MEM=3669.44 CPU=0:00:02.1 REAL=0:00:01.0)
[12/25 14:09:19   3937s] *** CDM Built up (cpu=0:00:02.2  real=0:00:01.0  mem= 3669.4M) ***
[12/25 14:09:21   3943s] *** Done Building Timing Graph (cpu=0:01:01 real=0:00:20.0 totSessionCpu=1:05:44 mem=3698.4M)
[12/25 14:09:21   3945s] End AAE Lib Interpolated Model. (MEM=3698.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:09:22   3945s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3698.4M, EPOCH TIME: 1671998962.291564
[12/25 14:09:22   3945s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.081, REAL:0.082, MEM:3698.4M, EPOCH TIME: 1671998962.373376
[12/25 14:09:24   3949s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.600  |  1.600  | 33.111  | 28.963  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (13)      |   -0.002   |      1 (13)      |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.658%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #2 [finish] : cpu/real = 0:01:56.5/0:00:42.4 (2.7), totSession cpu/real = 1:05:49.3/0:26:49.6 (2.5), mem = 3698.0M
[12/25 14:09:24   3949s] 
[12/25 14:09:24   3949s] =============================================================================================
[12/25 14:09:24   3949s]  Step TAT Report for BuildHoldData #2                                           21.10-p004_1
[12/25 14:09:24   3949s] =============================================================================================
[12/25 14:09:24   3949s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 14:09:24   3949s] ---------------------------------------------------------------------------------------------
[12/25 14:09:24   3949s] [ ViewPruning            ]      6   0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:01.2    2.0
[12/25 14:09:24   3949s] [ OptSummaryReport       ]      1   0:00:00.3  (   0.6 % )     0:00:02.4 /  0:00:03.8    1.6
[12/25 14:09:24   3949s] [ DrvReport              ]      1   0:00:01.5  (   3.6 % )     0:00:01.5 /  0:00:02.4    1.6
[12/25 14:09:24   3949s] [ SlackTraversorInit     ]      1   0:00:01.9  (   4.4 % )     0:00:01.9 /  0:00:03.2    1.7
[12/25 14:09:24   3949s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 14:09:24   3949s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 14:09:24   3949s] [ TimingUpdate           ]      3   0:00:04.8  (  11.4 % )     0:00:30.4 /  0:01:33.0    3.1
[12/25 14:09:24   3949s] [ FullDelayCalc          ]      2   0:00:25.3  (  59.8 % )     0:00:25.5 /  0:01:19.6    3.1
[12/25 14:09:24   3949s] [ TimingReport           ]      1   0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:01.1    2.3
[12/25 14:09:24   3949s] [ MISC                   ]          0:00:07.5  (  17.7 % )     0:00:07.5 /  0:00:15.5    2.1
[12/25 14:09:24   3949s] ---------------------------------------------------------------------------------------------
[12/25 14:09:24   3949s]  BuildHoldData #2 TOTAL             0:00:42.4  ( 100.0 % )     0:00:42.4 /  0:01:56.5    2.7
[12/25 14:09:24   3949s] ---------------------------------------------------------------------------------------------
[12/25 14:09:24   3949s] 
[12/25 14:09:24   3949s] **optDesign ... cpu = 0:02:48, real = 0:01:29, mem = 3146.0M, totSessionCpu=1:05:49 **
[12/25 14:09:24   3949s] Setting latch borrow mode to budget during optimization.
[12/25 14:09:28   3960s] Info: Done creating the CCOpt slew target map.
[12/25 14:09:28   3960s] **INFO: flowCheckPoint #2 OptimizationPass1
[12/25 14:09:28   3960s] Glitch fixing enabled
[12/25 14:09:28   3960s] *** ClockDrv #1 [begin] : totSession cpu/real = 1:06:00.7/0:26:53.4 (2.5), mem = 3557.1M
[12/25 14:09:28   3960s] Running CCOpt-PRO on entire clock network
[12/25 14:09:28   3961s] Net route status summary:
[12/25 14:09:28   3961s]   Clock:       359 (unrouted=0, trialRouted=0, noStatus=0, routed=359, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 14:09:28   3961s]   Non-clock: 122226 (unrouted=3634, trialRouted=0, noStatus=0, routed=118592, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3634, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 14:09:28   3961s] Clock tree cells fixed by user: 0 out of 355 (0%)
[12/25 14:09:28   3961s] PRO...
[12/25 14:09:28   3961s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/25 14:09:28   3961s] Initializing clock structures...
[12/25 14:09:28   3961s]   Creating own balancer
[12/25 14:09:28   3961s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/25 14:09:28   3961s]   Removing CTS place status from clock tree and sinks.
[12/25 14:09:28   3961s]   Removed CTS place status from 355 clock cells (out of 365 ) and 0 clock sinks (out of 1 ).
[12/25 14:09:28   3961s]   Initializing legalizer
[12/25 14:09:28   3961s]   Using cell based legalization.
[12/25 14:09:29   3961s]   Leaving CCOpt scope - Initializing placement interface...
[12/25 14:09:29   3961s] OPERPROF: Starting DPlace-Init at level 1, MEM:3557.1M, EPOCH TIME: 1671998969.031393
[12/25 14:09:29   3961s] z: 2, totalTracks: 1
[12/25 14:09:29   3961s] z: 4, totalTracks: 1
[12/25 14:09:29   3961s] z: 6, totalTracks: 1
[12/25 14:09:29   3961s] z: 8, totalTracks: 1
[12/25 14:09:29   3961s] #spOpts: VtWidth mergeVia=F 
[12/25 14:09:29   3961s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3557.1M, EPOCH TIME: 1671998969.136022
[12/25 14:09:29   3961s] 
[12/25 14:09:29   3961s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 14:09:29   3961s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.153, REAL:0.154, MEM:3557.1M, EPOCH TIME: 1671998969.290053
[12/25 14:09:29   3961s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3557.1MB).
[12/25 14:09:29   3961s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.283, REAL:0.284, MEM:3557.1M, EPOCH TIME: 1671998969.315379
[12/25 14:09:29   3961s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/25 14:09:29   3961s] (I)      Default power domain name = toplevel_498
[12/25 14:09:29   3961s] .Load db... (mem=3557.1M)
[12/25 14:09:29   3961s] (I)      Read data from FE... (mem=3557.1M)
[12/25 14:09:29   3961s] (I)      Number of ignored instance 0
[12/25 14:09:29   3961s] (I)      Number of inbound cells 0
[12/25 14:09:29   3961s] (I)      Number of opened ILM blockages 0
[12/25 14:09:29   3961s] (I)      Number of instances temporarily fixed by detailed placement 42608
[12/25 14:09:29   3961s] (I)      numMoveCells=85144, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[12/25 14:09:29   3961s] (I)      cell height: 4000, count: 115749
[12/25 14:09:29   3961s] (I)      Read rows... (mem=3588.9M)
[12/25 14:09:29   3961s] (I)      Done Read rows (cpu=0.000s, mem=3588.9M)
[12/25 14:09:29   3961s] (I)      Done Read data from FE (cpu=0.183s, mem=3588.9M)
[12/25 14:09:29   3961s] (I)      Done Load db (cpu=0.183s, mem=3588.9M)
[12/25 14:09:29   3961s] (I)      Constructing placeable region... (mem=3588.9M)
[12/25 14:09:29   3961s] (I)      Constructing bin map
[12/25 14:09:29   3961s] (I)      Initialize bin information with width=40000 height=40000
[12/25 14:09:29   3961s] (I)      Done constructing bin map
[12/25 14:09:29   3961s] (I)      Removing 0 blocked bin with high fixed inst density
[12/25 14:09:29   3961s] (I)      Compute region effective width... (mem=3588.9M)
[12/25 14:09:29   3961s] (I)      Done Compute region effective width (cpu=0.001s, mem=3588.9M)
[12/25 14:09:29   3961s] (I)      Done Constructing placeable region (cpu=0.045s, mem=3588.9M)
[12/25 14:09:29   3961s]   Legalizer reserving space for clock trees
[12/25 14:09:29   3961s]   Accumulated time to calculate placeable region: 0.00435
[12/25 14:09:29   3961s]   Accumulated time to calculate placeable region: 0.00437
[12/25 14:09:29   3961s]   Accumulated time to calculate placeable region: 0.00439
[12/25 14:09:29   3961s]   Accumulated time to calculate placeable region: 0.00441
[12/25 14:09:29   3961s]   Accumulated time to calculate placeable region: 0.00444
[12/25 14:09:29   3961s]   Accumulated time to calculate placeable region: 0.00445
[12/25 14:09:29   3961s]   Accumulated time to calculate placeable region: 0.00445
[12/25 14:09:29   3961s]   Accumulated time to calculate placeable region: 0.00445
[12/25 14:09:29   3961s]   Accumulated time to calculate placeable region: 0.00446
[12/25 14:09:29   3961s]   Accumulated time to calculate placeable region: 0.00446
[12/25 14:09:29   3961s]   Accumulated time to calculate placeable region: 0.00449
[12/25 14:09:29   3961s]   Reconstructing clock tree datastructures, skew aware...
[12/25 14:09:29   3962s]     Validating CTS configuration...
[12/25 14:09:29   3962s]     Checking module port directions...
[12/25 14:09:29   3962s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 14:09:29   3962s]     Non-default CCOpt properties:
[12/25 14:09:29   3962s]       Public non-default CCOpt properties:
[12/25 14:09:29   3962s]         adjacent_rows_legal: true (default: false)
[12/25 14:09:29   3962s]         buffer_cells is set for at least one object
[12/25 14:09:29   3962s]         cannot_merge_reason is set for at least one object
[12/25 14:09:29   3962s]         cell_density is set for at least one object
[12/25 14:09:29   3962s]         cell_halo_rows: 0 (default: 1)
[12/25 14:09:29   3962s]         cell_halo_sites: 0 (default: 4)
[12/25 14:09:29   3962s]         exclusive_sinks_rank is set for at least one object
[12/25 14:09:29   3962s]         route_type is set for at least one object
[12/25 14:09:29   3962s]         target_insertion_delay is set for at least one object
[12/25 14:09:29   3962s]         target_skew is set for at least one object
[12/25 14:09:29   3962s]         target_skew_wire is set for at least one object
[12/25 14:09:29   3962s]       Private non-default CCOpt properties:
[12/25 14:09:29   3962s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/25 14:09:29   3962s]         clock_nets_detailed_routed: 1 (default: false)
[12/25 14:09:29   3962s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[12/25 14:09:29   3962s]         force_design_routing_status: 1 (default: auto)
[12/25 14:09:29   3962s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/25 14:09:29   3962s]     Route type trimming info:
[12/25 14:09:29   3962s]       No route type modifications were made.
[12/25 14:09:29   3962s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/25 14:09:29   3962s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/25 14:09:29   3962s] End AAE Lib Interpolated Model. (MEM=3588.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:09:29   3962s]     Accumulated time to calculate placeable region: 0.00463
[12/25 14:09:29   3962s] (I)      Initializing Steiner engine. 
[12/25 14:09:29   3962s] (I)      ==================== Layers =====================
[12/25 14:09:29   3962s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 14:09:29   3962s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 14:09:29   3962s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 14:09:29   3962s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 14:09:29   3962s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 14:09:29   3962s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 14:09:29   3962s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 14:09:29   3962s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 14:09:29   3962s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 14:09:29   3962s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 14:09:29   3962s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 14:09:29   3962s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 14:09:29   3962s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 14:09:29   3962s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 14:09:29   3962s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 14:09:29   3962s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 14:09:29   3962s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 14:09:29   3962s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 14:09:29   3962s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 14:09:29   3962s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 14:09:29   3962s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 14:09:29   3962s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 14:09:29   3962s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 14:09:29   3962s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 14:09:29   3962s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 14:09:29   3962s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 14:09:29   3962s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 14:09:30   3962s]     Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 1 of 5 cells
[12/25 14:09:30   3962s]     Original list had 5 cells:
[12/25 14:09:30   3962s]     BUFX16MA10TR BUFX16BA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/25 14:09:30   3962s]     New trimmed list has 4 cells:
[12/25 14:09:30   3962s]     BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00483
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.00494
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00501
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.00503
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00508
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00514
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00515
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00518
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00519
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.0052
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00521
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00522
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00523
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00524
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00525
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00528
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.00901
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.00907
[12/25 14:09:30   3962s]     Library trimming inverters in power domain auto-default and half-corner slowDC:setup.late removed 9 of 20 cells
[12/25 14:09:30   3962s]     Original list had 20 cells:
[12/25 14:09:30   3962s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3P5BA10TR INVX3BA10TR INVX2P5BA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX1P2BA10TR INVX1BA10TR INVX0P8BA10TR INVX0P7BA10TR INVX0P6BA10TR INVX0P5BA10TR 
[12/25 14:09:30   3962s]     New trimmed list has 11 cells:
[12/25 14:09:30   3962s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR 
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00922
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.00936
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00942
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.00947
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00951
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.00955
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00959
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.00962
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00968
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.00971
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00975
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.00979
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00983
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.00987
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.00992
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.00996
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.01
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.01
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.0101
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0133
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0133
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.0134
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0134
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.0135
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0135
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0135
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.0135
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0138
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0139
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.0139
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.014
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.0141
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0141
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0141
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.0141
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0133
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0141
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.0142
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0142
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0142
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0142
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.0143
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0143
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0144
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0144
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.0145
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0145
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.0145
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0146
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0146
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.0146
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0147
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0174
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0174
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0176
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.0176
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0176
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0177
[12/25 14:09:30   3962s]     Accumulated time to calculate placeable region: 0.0178
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0178
[12/25 14:09:30   3962s] Accumulated time to calculate placeable region: 0.0179
[12/25 14:09:32   3965s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/25 14:09:32   3965s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/25 14:09:32   3965s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/25 14:09:32   3965s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/25 14:09:32   3965s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/25 14:09:32   3965s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/25 14:09:32   3965s]     Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1> my_clk:
[12/25 14:09:32   3965s]     Non-default CCOpt properties:
[12/25 14:09:32   3965s]       Public non-default CCOpt properties:
[12/25 14:09:32   3965s]         cell_density: 1 (default: 0.75)
[12/25 14:09:32   3965s]         route_type (leaf): default_route_type_leaf (default: default)
[12/25 14:09:32   3965s]         route_type (top): default_route_type_nonleaf (default: default)
[12/25 14:09:32   3965s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/25 14:09:32   3965s]       No private non-default CCOpt properties
[12/25 14:09:32   3965s]     For power domain auto-default:
[12/25 14:09:32   3965s]       Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/25 14:09:32   3965s]       Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/25 14:09:32   3965s]       Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/25 14:09:32   3965s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 634240.000um^2
[12/25 14:09:32   3965s]     Top Routing info:
[12/25 14:09:32   3965s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/25 14:09:32   3965s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/25 14:09:32   3965s]     Trunk Routing info:
[12/25 14:09:32   3965s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/25 14:09:32   3965s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/25 14:09:32   3965s]     Leaf Routing info:
[12/25 14:09:32   3965s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/25 14:09:32   3965s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/25 14:09:32   3965s]     For timing_corner slowDC:setup, late and power domain auto-default:
[12/25 14:09:32   3965s]       Slew time target (leaf):    0.118ns
[12/25 14:09:32   3965s]       Slew time target (trunk):   0.118ns
[12/25 14:09:32   3965s]       Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/25 14:09:32   3965s]       Buffer unit delay: 0.058ns
[12/25 14:09:32   3965s]       Buffer max distance: 650.909um
[12/25 14:09:32   3965s]     Fastest wire driving cells and distances:
[12/25 14:09:32   3965s]       Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/25 14:09:32   3965s]       Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/25 14:09:32   3965s]       Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/25 14:09:32   3965s]     
[12/25 14:09:32   3965s]     
[12/25 14:09:32   3965s]     Logic Sizing Table:
[12/25 14:09:32   3965s]     
[12/25 14:09:32   3965s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 14:09:32   3965s]     Cell              Instance count    Source         Eligible library cells
[12/25 14:09:32   3965s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 14:09:32   3965s]     BUFZX8MA10TR            1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
[12/25 14:09:32   3965s]     NAND2X1AA10TR           1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
[12/25 14:09:32   3965s]     NOR2X0P7MA10TR          1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/25 14:09:32   3965s]     NOR2X2MA10TR            1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/25 14:09:32   3965s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 14:09:32   3965s]     
[12/25 14:09:32   3965s]     
[12/25 14:09:32   3965s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
[12/25 14:09:32   3965s]       Sources:                     pin clk
[12/25 14:09:32   3965s]       Total number of sinks:       9
[12/25 14:09:32   3965s]       Delay constrained sinks:     9
[12/25 14:09:32   3965s]       Constrains:                  default
[12/25 14:09:32   3965s]       Non-leaf sinks:              3
[12/25 14:09:32   3965s]       Ignore pins:                 0
[12/25 14:09:32   3965s]      Timing corner slowDC:setup.late:
[12/25 14:09:32   3965s]       Skew target:                 0.058ns
[12/25 14:09:32   3965s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
[12/25 14:09:32   3965s]       Sources:                     pin clk
[12/25 14:09:32   3965s]       Total number of sinks:       6
[12/25 14:09:32   3965s]       Delay constrained sinks:     6
[12/25 14:09:32   3965s]       Constrains:                  default
[12/25 14:09:32   3965s]       Non-leaf sinks:              3
[12/25 14:09:32   3965s]       Ignore pins:                 0
[12/25 14:09:32   3965s]      Timing corner slowDC:setup.late:
[12/25 14:09:32   3965s]       Skew target:                 0.058ns
[12/25 14:09:32   3965s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_2_/mode:
[12/25 14:09:32   3965s]       Sources:                     pin clk
[12/25 14:09:32   3965s]       Total number of sinks:       6
[12/25 14:09:32   3965s]       Delay constrained sinks:     6
[12/25 14:09:32   3965s]       Constrains:                  default
[12/25 14:09:32   3965s]       Non-leaf sinks:              3
[12/25 14:09:32   3965s]       Ignore pins:                 0
[12/25 14:09:32   3965s]      Timing corner slowDC:setup.late:
[12/25 14:09:32   3965s]       Skew target:                 0.058ns
[12/25 14:09:32   3965s]     Clock tree balancer configuration for skew_group my_clk/mode:
[12/25 14:09:32   3965s]       Sources:                     pin clk
[12/25 14:09:32   3965s]       Total number of sinks:       30609
[12/25 14:09:32   3965s]       Delay constrained sinks:     30586
[12/25 14:09:32   3965s]       Constrains:                  default
[12/25 14:09:32   3965s]       Non-leaf sinks:              0
[12/25 14:09:32   3965s]       Ignore pins:                 0
[12/25 14:09:32   3965s]      Timing corner slowDC:setup.late:
[12/25 14:09:32   3965s]       Skew target:                 0.058ns
[12/25 14:09:32   3965s]     Primary reporting skew groups are:
[12/25 14:09:32   3965s]     skew_group my_clk/mode with 30609 clock sinks
[12/25 14:09:32   3965s]     
[12/25 14:09:32   3965s]     Clock DAG stats initial state:
[12/25 14:09:32   3965s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 14:09:32   3965s]       misc counts      : r=4, pp=2
[12/25 14:09:32   3965s]       cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 14:09:32   3965s]       hp wire lengths  : top=0.000um, trunk=8559.600um, leaf=29585.700um, total=38145.300um
[12/25 14:09:32   3965s]     Clock DAG library cell distribution initial state {count}:
[12/25 14:09:32   3965s]        Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 14:09:32   3965s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 14:09:32   3965s]       NICGs: AND2X8MA10TR: 1 
[12/25 14:09:32   3965s]      Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 14:09:33   3965s]     Clock DAG hash initial state: 7197566169796984691 4101987124386404891
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     Distribution of half-perimeter wire length by ICG depth:
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     ------------------------------------------------------------------------------
[12/25 14:09:33   3965s]     Min ICG    Max ICG    Count    HPWL
[12/25 14:09:33   3965s]     Depth      Depth               (um)
[12/25 14:09:33   3965s]     ------------------------------------------------------------------------------
[12/25 14:09:33   3965s]        0          0        356     [min=4, max=720, avg=104, sd=64, total=37131]
[12/25 14:09:33   3965s]        0          1          3     [min=396, max=879, avg=635, sd=241, total=1906]
[12/25 14:09:33   3965s]     ------------------------------------------------------------------------------
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/25 14:09:33   3965s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     Layer information for route type default_route_type_leaf:
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     --------------------------------------------------------------------
[12/25 14:09:33   3965s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/25 14:09:33   3965s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/25 14:09:33   3965s]     --------------------------------------------------------------------
[12/25 14:09:33   3965s]     M1       N            H          1.778         0.160         0.284
[12/25 14:09:33   3965s]     M2       N            V          1.400         0.174         0.244
[12/25 14:09:33   3965s]     M3       Y            H          1.400         0.174         0.244
[12/25 14:09:33   3965s]     M4       Y            V          1.400         0.174         0.244
[12/25 14:09:33   3965s]     M5       N            H          1.400         0.174         0.244
[12/25 14:09:33   3965s]     M6       N            V          1.400         0.174         0.244
[12/25 14:09:33   3965s]     M7       N            H          1.400         0.174         0.244
[12/25 14:09:33   3965s]     M8       N            V          0.055         0.208         0.011
[12/25 14:09:33   3965s]     M9       N            H          0.055         0.194         0.011
[12/25 14:09:33   3965s]     --------------------------------------------------------------------
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/25 14:09:33   3965s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     Layer information for route type default_route_type_nonleaf:
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     --------------------------------------------------------------------
[12/25 14:09:33   3965s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/25 14:09:33   3965s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/25 14:09:33   3965s]     --------------------------------------------------------------------
[12/25 14:09:33   3965s]     M1       N            H          1.778         0.243         0.431
[12/25 14:09:33   3965s]     M2       N            V          1.400         0.267         0.374
[12/25 14:09:33   3965s]     M3       Y            H          1.400         0.267         0.374
[12/25 14:09:33   3965s]     M4       Y            V          1.400         0.267         0.374
[12/25 14:09:33   3965s]     M5       N            H          1.400         0.267         0.374
[12/25 14:09:33   3965s]     M6       N            V          1.400         0.267         0.374
[12/25 14:09:33   3965s]     M7       N            H          1.400         0.267         0.374
[12/25 14:09:33   3965s]     M8       N            V          0.055         0.293         0.016
[12/25 14:09:33   3965s]     M9       N            H          0.055         0.308         0.017
[12/25 14:09:33   3965s]     --------------------------------------------------------------------
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/25 14:09:33   3965s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     Layer information for route type default_route_type_nonleaf:
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     --------------------------------------------------------------------
[12/25 14:09:33   3965s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/25 14:09:33   3965s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/25 14:09:33   3965s]     --------------------------------------------------------------------
[12/25 14:09:33   3965s]     M1       N            H          1.778         0.160         0.284
[12/25 14:09:33   3965s]     M2       N            V          1.400         0.174         0.244
[12/25 14:09:33   3965s]     M3       Y            H          1.400         0.174         0.244
[12/25 14:09:33   3965s]     M4       Y            V          1.400         0.174         0.244
[12/25 14:09:33   3965s]     M5       N            H          1.400         0.174         0.244
[12/25 14:09:33   3965s]     M6       N            V          1.400         0.174         0.244
[12/25 14:09:33   3965s]     M7       N            H          1.400         0.174         0.244
[12/25 14:09:33   3965s]     M8       N            V          0.055         0.208         0.011
[12/25 14:09:33   3965s]     M9       N            H          0.055         0.194         0.011
[12/25 14:09:33   3965s]     --------------------------------------------------------------------
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     Via selection for estimated routes (rule default):
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     ------------------------------------------------------------
[12/25 14:09:33   3965s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/25 14:09:33   3965s]     Range                (Ohm)    (fF)     (fs)     Only
[12/25 14:09:33   3965s]     ------------------------------------------------------------
[12/25 14:09:33   3965s]     M1-M2    VIA1_V      1.500    0.000    0.000    false
[12/25 14:09:33   3965s]     M2-M3    VIA2_X      1.500    0.000    0.000    false
[12/25 14:09:33   3965s]     M3-M4    VIA3_X      1.500    0.000    0.000    false
[12/25 14:09:33   3965s]     M4-M5    VIA4_X      1.500    0.000    0.000    false
[12/25 14:09:33   3965s]     M5-M6    VIA5_X      1.500    0.000    0.000    false
[12/25 14:09:33   3965s]     M6-M7    VIA6_X      1.500    0.000    0.000    false
[12/25 14:09:33   3965s]     M7-M8    VIA7_X      0.220    0.000    0.000    false
[12/25 14:09:33   3965s]     M8-M9    VIA8_X      0.220    0.000    0.000    false
[12/25 14:09:33   3965s]     ------------------------------------------------------------
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/25 14:09:33   3965s]     No ideal or dont_touch nets found in the clock tree
[12/25 14:09:33   3965s]     No dont_touch hnets found in the clock tree
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     Total number of dont_touch hpins in the clock network: 2
[12/25 14:09:33   3965s]       Large numbers of dont_touch hpins may damage runtime and QoR.
[12/25 14:09:33   3965s]       Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     Summary of reasons for dont_touch hpins in the clock network:
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     -----------------------
[12/25 14:09:33   3965s]     Reason            Count
[12/25 14:09:33   3965s]     -----------------------
[12/25 14:09:33   3965s]     sdc_constraint      2
[12/25 14:09:33   3965s]     -----------------------
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     Summary of dont_touch hpins in the clock network representing physical hierarchy:
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     ---------------------
[12/25 14:09:33   3965s]     Type            Count
[12/25 14:09:33   3965s]     ---------------------
[12/25 14:09:33   3965s]     ilm               0
[12/25 14:09:33   3965s]     partition         0
[12/25 14:09:33   3965s]     power_domain      0
[12/25 14:09:33   3965s]     fence             0
[12/25 14:09:33   3965s]     none              2
[12/25 14:09:33   3965s]     ---------------------
[12/25 14:09:33   3965s]     Total             2
[12/25 14:09:33   3965s]     ---------------------
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     Checking for illegal sizes of clock logic instances...
[12/25 14:09:33   3965s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     Filtering reasons for cell type: buffer
[12/25 14:09:33   3965s]     =======================================
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     -------------------------------------------------------------------
[12/25 14:09:33   3965s]     Clock trees    Power domain    Reason              Library cells
[12/25 14:09:33   3965s]     -------------------------------------------------------------------
[12/25 14:09:33   3965s]     all            auto-default    Library trimming    { BUFX16BA10TR }
[12/25 14:09:33   3965s]     -------------------------------------------------------------------
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     Filtering reasons for cell type: inverter
[12/25 14:09:33   3965s]     =========================================
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/25 14:09:33   3965s]     Clock trees    Power domain    Reason                         Library cells
[12/25 14:09:33   3965s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/25 14:09:33   3965s]     all            auto-default    Library trimming               { INVX0P5BA10TR INVX0P6BA10TR INVX0P7BA10TR INVX0P8BA10TR INVX1P2BA10TR
[12/25 14:09:33   3965s]                                                                     INVX1P4BA10TR INVX1P7BA10TR INVX2P5BA10TR INVX3P5BA10TR }
[12/25 14:09:33   3965s]     all            auto-default    Unbalanced rise/fall delays    { INVX0P5MA10TR INVX0P6MA10TR INVX0P7MA10TR INVX0P8MA10TR INVX11MA10TR
[12/25 14:09:33   3965s]                                                                     INVX13MA10TR INVX16MA10TR INVX1MA10TR INVX1P2MA10TR INVX1P4MA10TR
[12/25 14:09:33   3965s]                                                                     INVX1P7MA10TR INVX2MA10TR INVX2P5MA10TR INVX3MA10TR INVX3P5MA10TR
[12/25 14:09:33   3965s]                                                                     INVX4MA10TR INVX5MA10TR INVX6MA10TR INVX7P5MA10TR INVX9MA10TR }
[12/25 14:09:33   3965s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     
[12/25 14:09:33   3965s]     Validating CTS configuration done. (took cpu=0:00:03.6 real=0:00:03.6)
[12/25 14:09:33   3965s]     CCOpt configuration status: all checks passed.
[12/25 14:09:33   3965s]   Reconstructing clock tree datastructures, skew aware done.
[12/25 14:09:33   3965s] Initializing clock structures done.
[12/25 14:09:33   3965s] PRO...
[12/25 14:09:33   3965s]   PRO active optimizations:
[12/25 14:09:33   3965s]    - DRV fixing with sizing
[12/25 14:09:33   3965s]   
[12/25 14:09:33   3965s]   Detected clock skew data from CTS
[12/25 14:09:33   3965s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/25 14:09:33   3966s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.2)
[12/25 14:09:33   3966s]   Clock DAG stats PRO initial state:
[12/25 14:09:33   3966s]     cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 14:09:33   3966s]     misc counts      : r=4, pp=2
[12/25 14:09:33   3966s]     cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 14:09:33   3966s]     cell capacitance : b=2.223pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.255pF
[12/25 14:09:33   3966s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 14:09:33   3966s]     wire capacitance : top=0.000pF, trunk=1.500pF, leaf=16.166pF, total=17.666pF
[12/25 14:09:33   3966s]     wire lengths     : top=0.000um, trunk=12229.200um, leaf=124111.060um, total=136340.260um
[12/25 14:09:33   3966s]     hp wire lengths  : top=0.000um, trunk=8559.600um, leaf=29585.700um, total=38145.300um
[12/25 14:09:33   3966s]   Clock DAG net violations PRO initial state:
[12/25 14:09:33   3966s]     Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[12/25 14:09:33   3966s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/25 14:09:33   3966s]     Trunk : target=0.118ns count=42 avg=0.075ns sd=0.033ns min=0.000ns max=0.120ns {17 <= 0.071ns, 9 <= 0.094ns, 10 <= 0.106ns, 4 <= 0.112ns, 1 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/25 14:09:33   3966s]     Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.021ns max=0.105ns {8 <= 0.071ns, 171 <= 0.094ns, 141 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 14:09:33   3966s]   Clock DAG library cell distribution PRO initial state {count}:
[12/25 14:09:33   3966s]      Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 14:09:33   3966s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 14:09:33   3966s]     NICGs: AND2X8MA10TR: 1 
[12/25 14:09:33   3966s]    Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 14:09:33   3966s]   Clock DAG hash PRO initial state: 7197566169796984691 4101987124386404891
[12/25 14:09:34   3967s]   Clock DAG hash PRO initial state: 7197566169796984691 4101987124386404891
[12/25 14:09:34   3967s]   Primary reporting skew groups PRO initial state:
[12/25 14:09:34   3967s]     skew_group default.my_clk/mode: unconstrained
[12/25 14:09:34   3967s]         min path sink: vproc_top_genblk3_icache_way1/lines_reg_30__51_/CK
[12/25 14:09:34   3967s]         max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__394_/CK
[12/25 14:09:34   3967s]   Skew group summary PRO initial state:
[12/25 14:09:34   3967s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.197, max=0.200, avg=0.199, sd=0.001], skew [0.003 vs 0.058], 100% {0.197, 0.200} (wid=0.071 ws=0.005) (gid=0.131 gs=0.002)
[12/25 14:09:34   3967s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.200, max=0.200, avg=0.200, sd=0.000], skew [0.000 vs 0.058], 100% {0.200, 0.200} (wid=0.071 ws=0.000) (gid=0.129 gs=0.000)
[12/25 14:09:34   3967s]     skew_group my_clk/mode: insertion delay [min=0.433, max=0.491, avg=0.471, sd=0.012], skew [0.057 vs 0.058], 100% {0.433, 0.491} (wid=0.132 ws=0.072) (gid=0.397 gs=0.053)
[12/25 14:09:34   3967s]   Recomputing CTS skew targets...
[12/25 14:09:34   3967s]   Resolving skew group constraints...
[12/25 14:09:35   3968s]     Solving LP: 3 skew groups; 23 fragments, 36 fraglets and 37 vertices; 113 variables and 339 constraints; tolerance 1
[12/25 14:09:35   3968s]   Resolving skew group constraints done.
[12/25 14:09:35   3968s]   Recomputing CTS skew targets done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/25 14:09:35   3968s]   PRO Fixing DRVs...
[12/25 14:09:35   3968s]     Clock DAG hash before 'PRO Fixing DRVs': 7197566169796984691 4101987124386404891
[12/25 14:09:35   3968s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/25 14:09:35   3968s]     CCOpt-PRO: considered: 359, tested: 359, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[12/25 14:09:35   3968s]     
[12/25 14:09:35   3968s]     PRO Statistics: Fix DRVs (cell sizing):
[12/25 14:09:35   3968s]     =======================================
[12/25 14:09:35   3968s]     
[12/25 14:09:35   3968s]     Cell changes by Net Type:
[12/25 14:09:35   3968s]     
[12/25 14:09:35   3968s]     -------------------------------------------------------------------------------------------------
[12/25 14:09:35   3968s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/25 14:09:35   3968s]     -------------------------------------------------------------------------------------------------
[12/25 14:09:35   3968s]     top                0            0           0            0                    0                0
[12/25 14:09:35   3968s]     trunk              0            0           0            0                    0                0
[12/25 14:09:35   3968s]     leaf               0            0           0            0                    0                0
[12/25 14:09:35   3968s]     -------------------------------------------------------------------------------------------------
[12/25 14:09:35   3968s]     Total              0            0           0            0                    0                0
[12/25 14:09:35   3968s]     -------------------------------------------------------------------------------------------------
[12/25 14:09:35   3968s]     
[12/25 14:09:35   3968s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/25 14:09:35   3968s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/25 14:09:35   3968s]     
[12/25 14:09:36   3969s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/25 14:09:36   3969s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 14:09:36   3969s]       misc counts      : r=4, pp=2
[12/25 14:09:36   3969s]       cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 14:09:36   3969s]       cell capacitance : b=2.223pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.255pF
[12/25 14:09:36   3969s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 14:09:36   3969s]       wire capacitance : top=0.000pF, trunk=1.500pF, leaf=16.166pF, total=17.666pF
[12/25 14:09:36   3969s]       wire lengths     : top=0.000um, trunk=12229.200um, leaf=124111.060um, total=136340.260um
[12/25 14:09:36   3969s]       hp wire lengths  : top=0.000um, trunk=8559.600um, leaf=29585.700um, total=38145.300um
[12/25 14:09:36   3969s]     Clock DAG net violations after 'PRO Fixing DRVs':
[12/25 14:09:36   3969s]       Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[12/25 14:09:36   3969s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/25 14:09:36   3969s]       Trunk : target=0.118ns count=42 avg=0.075ns sd=0.033ns min=0.000ns max=0.120ns {17 <= 0.071ns, 9 <= 0.094ns, 10 <= 0.106ns, 4 <= 0.112ns, 1 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/25 14:09:36   3969s]       Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.021ns max=0.105ns {8 <= 0.071ns, 171 <= 0.094ns, 141 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 14:09:36   3969s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[12/25 14:09:36   3969s]        Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 14:09:36   3969s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 14:09:36   3969s]       NICGs: AND2X8MA10TR: 1 
[12/25 14:09:36   3969s]      Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 14:09:36   3969s]     Clock DAG hash after 'PRO Fixing DRVs': 7197566169796984691 4101987124386404891
[12/25 14:09:36   3969s]     Clock DAG hash after 'PRO Fixing DRVs': 7197566169796984691 4101987124386404891
[12/25 14:09:36   3969s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/25 14:09:36   3969s]       skew_group default.my_clk/mode: unconstrained
[12/25 14:09:36   3969s]           min path sink: vproc_top_genblk3_icache_way1/lines_reg_30__51_/CK
[12/25 14:09:36   3969s]           max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__394_/CK
[12/25 14:09:36   3969s]     Skew group summary after 'PRO Fixing DRVs':
[12/25 14:09:36   3969s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.197, max=0.200], skew [0.003 vs 0.058]
[12/25 14:09:36   3969s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.200, max=0.200], skew [0.000 vs 0.058]
[12/25 14:09:36   3969s]       skew_group my_clk/mode: insertion delay [min=0.433, max=0.491], skew [0.057 vs 0.058]
[12/25 14:09:36   3969s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 14:09:36   3969s]   PRO Fixing DRVs done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/25 14:09:36   3969s]   
[12/25 14:09:36   3969s]   Slew Diagnostics: After DRV fixing
[12/25 14:09:36   3969s]   ==================================
[12/25 14:09:36   3969s]   
[12/25 14:09:36   3969s]   Global Causes:
[12/25 14:09:36   3969s]   
[12/25 14:09:36   3969s]   -------------------------------------
[12/25 14:09:36   3969s]   Cause
[12/25 14:09:36   3969s]   -------------------------------------
[12/25 14:09:36   3969s]   DRV fixing with buffering is disabled
[12/25 14:09:36   3969s]   -------------------------------------
[12/25 14:09:36   3969s]   
[12/25 14:09:36   3969s]   Top 5 overslews:
[12/25 14:09:36   3969s]   
[12/25 14:09:36   3969s]   -----------------------------------------------
[12/25 14:09:36   3969s]   Overslew    Causes                  Driving Pin
[12/25 14:09:36   3969s]   -----------------------------------------------
[12/25 14:09:36   3969s]   0.002ns     Sizing not permitted    clk
[12/25 14:09:36   3969s]   -----------------------------------------------
[12/25 14:09:36   3969s]   
[12/25 14:09:36   3969s]   Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/25 14:09:36   3969s]   
[12/25 14:09:36   3969s]   ----------------------------------
[12/25 14:09:36   3969s]   Cause                   Occurences
[12/25 14:09:36   3969s]   ----------------------------------
[12/25 14:09:36   3969s]   Sizing not permitted        1
[12/25 14:09:36   3969s]   ----------------------------------
[12/25 14:09:36   3969s]   
[12/25 14:09:36   3969s]   Violation diagnostics counts from the 1 nodes that have violations:
[12/25 14:09:36   3969s]   
[12/25 14:09:36   3969s]   ----------------------------------
[12/25 14:09:36   3969s]   Cause                   Occurences
[12/25 14:09:36   3969s]   ----------------------------------
[12/25 14:09:36   3969s]   Sizing not permitted        1
[12/25 14:09:36   3969s]   ----------------------------------
[12/25 14:09:36   3969s]   
[12/25 14:09:36   3969s]   Reconnecting optimized routes...
[12/25 14:09:36   3969s]   Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/25 14:09:36   3969s]   Set dirty flag on 0 instances, 0 nets
[12/25 14:09:36   3969s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/25 14:09:36   3969s] End AAE Lib Interpolated Model. (MEM=3776.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:09:36   3970s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.3)
[12/25 14:09:37   3970s]   Clock DAG stats PRO final:
[12/25 14:09:37   3970s]     cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 14:09:37   3970s]     misc counts      : r=4, pp=2
[12/25 14:09:37   3970s]     cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 14:09:37   3970s]     cell capacitance : b=2.223pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.255pF
[12/25 14:09:37   3970s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 14:09:37   3970s]     wire capacitance : top=0.000pF, trunk=1.500pF, leaf=16.166pF, total=17.666pF
[12/25 14:09:37   3970s]     wire lengths     : top=0.000um, trunk=12229.200um, leaf=124111.060um, total=136340.260um
[12/25 14:09:37   3970s]     hp wire lengths  : top=0.000um, trunk=8559.600um, leaf=29585.700um, total=38145.300um
[12/25 14:09:37   3970s]   Clock DAG net violations PRO final:
[12/25 14:09:37   3970s]     Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[12/25 14:09:37   3970s]   Clock DAG primary half-corner transition distribution PRO final:
[12/25 14:09:37   3970s]     Trunk : target=0.118ns count=42 avg=0.075ns sd=0.033ns min=0.000ns max=0.120ns {17 <= 0.071ns, 9 <= 0.094ns, 10 <= 0.106ns, 4 <= 0.112ns, 1 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/25 14:09:37   3970s]     Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.021ns max=0.105ns {8 <= 0.071ns, 171 <= 0.094ns, 141 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 14:09:37   3970s]   Clock DAG library cell distribution PRO final {count}:
[12/25 14:09:37   3970s]      Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 14:09:37   3970s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 14:09:37   3970s]     NICGs: AND2X8MA10TR: 1 
[12/25 14:09:37   3970s]    Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 14:09:37   3970s]   Clock DAG hash PRO final: 7197566169796984691 4101987124386404891
[12/25 14:09:37   3971s]   Clock DAG hash PRO final: 7197566169796984691 4101987124386404891
[12/25 14:09:37   3971s]   Primary reporting skew groups PRO final:
[12/25 14:09:37   3971s]     skew_group default.my_clk/mode: unconstrained
[12/25 14:09:37   3971s]         min path sink: vproc_top_genblk3_icache_way1/lines_reg_30__51_/CK
[12/25 14:09:37   3971s]         max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__394_/CK
[12/25 14:09:37   3971s]   Skew group summary PRO final:
[12/25 14:09:37   3971s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.197, max=0.200, avg=0.199, sd=0.001], skew [0.003 vs 0.058], 100% {0.197, 0.200} (wid=0.071 ws=0.005) (gid=0.131 gs=0.002)
[12/25 14:09:37   3971s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.200, max=0.200, avg=0.200, sd=0.000], skew [0.000 vs 0.058], 100% {0.200, 0.200} (wid=0.071 ws=0.000) (gid=0.129 gs=0.000)
[12/25 14:09:37   3971s]     skew_group my_clk/mode: insertion delay [min=0.433, max=0.491, avg=0.471, sd=0.012], skew [0.057 vs 0.058], 100% {0.433, 0.491} (wid=0.132 ws=0.072) (gid=0.397 gs=0.053)
[12/25 14:09:37   3971s] PRO done.
[12/25 14:09:37   3971s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/25 14:09:37   3971s] numClockCells = 365, numClockCellsFixed = 0, numClockCellsRestored = 355, numClockLatches = 1, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/25 14:09:38   3972s] Net route status summary:
[12/25 14:09:38   3972s]   Clock:       359 (unrouted=0, trialRouted=0, noStatus=0, routed=359, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 14:09:38   3972s]   Non-clock: 122226 (unrouted=3634, trialRouted=0, noStatus=0, routed=118592, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3634, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 14:09:38   3972s] Updating delays...
[12/25 14:09:38   3973s] Updating delays done.
[12/25 14:09:38   3973s] PRO done. (took cpu=0:00:12.3 real=0:00:10.2)
[12/25 14:09:38   3973s] Leaving CCOpt scope - Cleaning up placement interface...
[12/25 14:09:38   3973s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4049.4M, EPOCH TIME: 1671998978.888939
[12/25 14:09:38   3973s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.026, REAL:0.026, MEM:3685.4M, EPOCH TIME: 1671998978.914998
[12/25 14:09:38   3973s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 14:09:38   3973s] *** ClockDrv #1 [finish] : cpu/real = 0:00:12.7/0:00:10.6 (1.2), totSession cpu/real = 1:06:13.4/0:27:04.0 (2.4), mem = 3685.4M
[12/25 14:09:38   3973s] 
[12/25 14:09:38   3973s] =============================================================================================
[12/25 14:09:38   3973s]  Step TAT Report for ClockDrv #1                                                21.10-p004_1
[12/25 14:09:38   3973s] =============================================================================================
[12/25 14:09:38   3973s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 14:09:38   3973s] ---------------------------------------------------------------------------------------------
[12/25 14:09:38   3973s] [ PostCommitDelayUpdate  ]      1   0:00:00.2  (   2.2 % )     0:00:00.5 /  0:00:01.2    2.5
[12/25 14:09:38   3973s] [ IncrDelayCalc          ]      9   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:01.0    3.8
[12/25 14:09:38   3973s] [ MISC                   ]          0:00:10.1  (  95.3 % )     0:00:10.1 /  0:00:11.5    1.1
[12/25 14:09:38   3973s] ---------------------------------------------------------------------------------------------
[12/25 14:09:38   3973s]  ClockDrv #1 TOTAL                  0:00:10.6  ( 100.0 % )     0:00:10.6 /  0:00:12.7    1.2
[12/25 14:09:38   3973s] ---------------------------------------------------------------------------------------------
[12/25 14:09:38   3973s] 
[12/25 14:09:41   3978s] **INFO: Start fixing DRV (Mem = 3561.85M) ...
[12/25 14:09:41   3978s] Begin: GigaOpt DRV Optimization
[12/25 14:09:41   3978s] Glitch fixing enabled
[12/25 14:09:41   3978s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 4  -glitch
[12/25 14:09:41   3978s] *** DrvOpt #8 [begin] : totSession cpu/real = 1:06:18.0/0:27:06.1 (2.4), mem = 3561.9M
[12/25 14:09:41   3978s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 14:09:41   3978s] Info: 359 clock nets excluded from IPO operation.
[12/25 14:09:41   3978s] End AAE Lib Interpolated Model. (MEM=3561.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:09:41   3978s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.19
[12/25 14:09:41   3978s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 14:09:41   3978s] ### Creating PhyDesignMc. totSessionCpu=1:06:19 mem=3561.9M
[12/25 14:09:41   3978s] OPERPROF: Starting DPlace-Init at level 1, MEM:3561.9M, EPOCH TIME: 1671998981.689717
[12/25 14:09:41   3978s] z: 2, totalTracks: 1
[12/25 14:09:41   3978s] z: 4, totalTracks: 1
[12/25 14:09:41   3978s] z: 6, totalTracks: 1
[12/25 14:09:41   3978s] z: 8, totalTracks: 1
[12/25 14:09:41   3978s] #spOpts: VtWidth mergeVia=F 
[12/25 14:09:41   3978s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3561.9M, EPOCH TIME: 1671998981.795386
[12/25 14:09:41   3978s] 
[12/25 14:09:41   3978s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 14:09:41   3978s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.091, MEM:3561.9M, EPOCH TIME: 1671998981.886183
[12/25 14:09:41   3978s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3561.9MB).
[12/25 14:09:41   3978s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.225, REAL:0.226, MEM:3561.9M, EPOCH TIME: 1671998981.915840
[12/25 14:09:42   3980s] TotalInstCnt at PhyDesignMc Initialization: 115,752
[12/25 14:09:42   3980s] ### Creating PhyDesignMc, finished. totSessionCpu=1:06:20 mem=3562.9M
[12/25 14:09:42   3980s] #optDebug: Start CG creation (mem=3562.9M)
[12/25 14:09:42   3980s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/25 14:09:42   3980s] (cpu=0:00:00.1, mem=3655.0M)
[12/25 14:09:42   3980s]  ...processing cgPrt (cpu=0:00:00.1, mem=3655.0M)
[12/25 14:09:42   3980s]  ...processing cgEgp (cpu=0:00:00.1, mem=3655.0M)
[12/25 14:09:42   3980s]  ...processing cgPbk (cpu=0:00:00.1, mem=3655.0M)
[12/25 14:09:42   3980s]  ...processing cgNrb(cpu=0:00:00.1, mem=3655.0M)
[12/25 14:09:42   3980s]  ...processing cgObs (cpu=0:00:00.1, mem=3655.0M)
[12/25 14:09:42   3980s]  ...processing cgCon (cpu=0:00:00.1, mem=3655.0M)
[12/25 14:09:42   3980s]  ...processing cgPdm (cpu=0:00:00.1, mem=3655.0M)
[12/25 14:09:42   3980s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3655.0M)
[12/25 14:09:42   3980s] ### Creating RouteCongInterface, started
[12/25 14:09:42   3980s] ### Creating LA Mngr. totSessionCpu=1:06:20 mem=3655.0M
[12/25 14:09:42   3980s] ### Creating LA Mngr, finished. totSessionCpu=1:06:20 mem=3655.0M
[12/25 14:09:43   3980s] ### Creating RouteCongInterface, finished
[12/25 14:09:43   3980s] 
[12/25 14:09:43   3980s] Creating Lib Analyzer ...
[12/25 14:09:43   3980s] 
[12/25 14:09:43   3980s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 14:09:43   3980s] Summary for sequential cells identification: 
[12/25 14:09:43   3980s]   Identified SBFF number: 148
[12/25 14:09:43   3980s]   Identified MBFF number: 0
[12/25 14:09:43   3980s]   Identified SB Latch number: 0
[12/25 14:09:43   3980s]   Identified MB Latch number: 0
[12/25 14:09:43   3980s]   Not identified SBFF number: 0
[12/25 14:09:43   3980s]   Not identified MBFF number: 0
[12/25 14:09:43   3980s]   Not identified SB Latch number: 0
[12/25 14:09:43   3980s]   Not identified MB Latch number: 0
[12/25 14:09:43   3980s]   Number of sequential cells which are not FFs: 106
[12/25 14:09:43   3980s]  Visiting view : slowView
[12/25 14:09:43   3980s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 14:09:43   3980s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 14:09:43   3980s]  Visiting view : fastView
[12/25 14:09:43   3980s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 14:09:43   3980s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 14:09:43   3980s] TLC MultiMap info (StdDelay):
[12/25 14:09:43   3980s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 14:09:43   3980s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 14:09:43   3980s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 14:09:43   3980s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 14:09:43   3980s]  Setting StdDelay to: 15.6ps
[12/25 14:09:43   3980s] 
[12/25 14:09:43   3980s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 14:09:43   3981s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 14:09:43   3981s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 14:09:43   3981s] Total number of usable buffers from Lib Analyzer: 40 ( BUFX1MA10TR BUFX1BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFHX2MA10TR BUFHX3MA10TR BUFHX2P5MA10TR BUFX4MA10TR BUFX4BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR BUFHX16MA10TR)
[12/25 14:09:43   3981s] Total number of usable inverters from Lib Analyzer: 28 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 14:09:43   3981s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 14:09:43   3981s] 
[12/25 14:09:43   3981s] {RT default_rc_corner 0 6 6 0}
[12/25 14:09:45   3982s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:06:23 mem=3649.0M
[12/25 14:09:45   3982s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:06:23 mem=3649.0M
[12/25 14:09:45   3982s] Creating Lib Analyzer, finished. 
[12/25 14:09:47   3984s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/25 14:09:47   3984s] **INFO: Disabling fanout fix in postRoute stage.
[12/25 14:09:47   3984s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3799.8M, EPOCH TIME: 1671998987.209882
[12/25 14:09:47   3984s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3799.8M, EPOCH TIME: 1671998987.212601
[12/25 14:09:48   3986s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 14:09:48   3986s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/25 14:09:48   3986s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 14:09:48   3986s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/25 14:09:48   3986s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 14:09:48   3986s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 14:09:49   3988s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 14:09:49   3988s] Info: violation cost 0.289184 (cap = 0.000000, tran = 0.289184, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/25 14:09:51   3989s] |     1|    13|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.60|     0.00|       0|       0|       0| 83.66%|          |         |
[12/25 14:09:51   3990s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 14:09:51   3990s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 14:09:51   3990s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/25 14:09:52   3991s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.60|     0.00|       0|       0|       1| 83.66%| 0:00:00.0|  4006.4M|
[12/25 14:09:52   3991s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 14:09:52   3991s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 14:09:52   3991s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/25 14:09:52   3991s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.60|     0.00|       0|       0|       0| 83.66%| 0:00:00.0|  4006.4M|
[12/25 14:09:52   3991s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 14:09:52   3991s] 
[12/25 14:09:52   3991s] *** Finish DRV Fixing (cpu=0:00:06.8 real=0:00:05.0 mem=4006.4M) ***
[12/25 14:09:52   3991s] 
[12/25 14:09:52   3991s] Begin: glitch net info
[12/25 14:09:52   3991s] glitch slack range: number of glitch nets
[12/25 14:09:52   3991s] glitch slack < -0.32 : 0
[12/25 14:09:52   3991s] -0.32 < glitch slack < -0.28 : 0
[12/25 14:09:52   3991s] -0.28 < glitch slack < -0.24 : 0
[12/25 14:09:52   3991s] -0.24 < glitch slack < -0.2 : 0
[12/25 14:09:52   3991s] -0.2 < glitch slack < -0.16 : 0
[12/25 14:09:52   3991s] -0.16 < glitch slack < -0.12 : 0
[12/25 14:09:52   3991s] -0.12 < glitch slack < -0.08 : 0
[12/25 14:09:52   3991s] -0.08 < glitch slack < -0.04 : 0
[12/25 14:09:52   3991s] -0.04 < glitch slack : 0
[12/25 14:09:52   3991s] End: glitch net info
[12/25 14:09:52   3991s] Total-nets :: 118951, Stn-nets :: 0, ratio :: 0 %
[12/25 14:09:52   3991s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3914.5M, EPOCH TIME: 1671998992.794679
[12/25 14:09:52   3991s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.021, REAL:0.021, MEM:3700.5M, EPOCH TIME: 1671998992.815761
[12/25 14:09:52   3991s] TotalInstCnt at PhyDesignMc Destruction: 115,752
[12/25 14:09:52   3991s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.19
[12/25 14:09:52   3991s] *** DrvOpt #8 [finish] : cpu/real = 0:00:13.9/0:00:11.8 (1.2), totSession cpu/real = 1:06:31.9/0:27:17.8 (2.4), mem = 3700.5M
[12/25 14:09:52   3991s] 
[12/25 14:09:52   3991s] =============================================================================================
[12/25 14:09:52   3991s]  Step TAT Report for DrvOpt #8                                                  21.10-p004_1
[12/25 14:09:52   3991s] =============================================================================================
[12/25 14:09:52   3991s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 14:09:52   3991s] ---------------------------------------------------------------------------------------------
[12/25 14:09:52   3991s] [ SlackTraversorInit     ]      1   0:00:01.3  (  11.3 % )     0:00:01.3 /  0:00:01.5    1.2
[12/25 14:09:52   3991s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[12/25 14:09:52   3991s] [ LibAnalyzerInit        ]      1   0:00:01.7  (  14.1 % )     0:00:01.7 /  0:00:01.7    1.0
[12/25 14:09:52   3991s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 14:09:52   3991s] [ PlacerInterfaceInit    ]      1   0:00:00.9  (   7.3 % )     0:00:00.9 /  0:00:01.4    1.6
[12/25 14:09:52   3991s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   5.1 % )     0:00:00.6 /  0:00:00.6    1.1
[12/25 14:09:52   3991s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.1
[12/25 14:09:52   3991s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.4    1.3
[12/25 14:09:52   3991s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 14:09:52   3991s] [ OptEval                ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/25 14:09:52   3991s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 14:09:52   3991s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    2.5
[12/25 14:09:52   3991s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    2.7
[12/25 14:09:52   3991s] [ AAESlewUpdate          ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/25 14:09:52   3991s] [ DrvFindVioNets         ]      3   0:00:00.4  (   3.7 % )     0:00:00.4 /  0:00:01.7    3.8
[12/25 14:09:52   3991s] [ DrvComputeSummary      ]      3   0:00:02.5  (  21.6 % )     0:00:02.5 /  0:00:02.5    1.0
[12/25 14:09:52   3991s] [ ReportGlitchViolation  ]      1   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/25 14:09:52   3991s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    3.1
[12/25 14:09:52   3991s] [ MISC                   ]          0:00:03.3  (  28.0 % )     0:00:03.3 /  0:00:03.3    1.0
[12/25 14:09:52   3991s] ---------------------------------------------------------------------------------------------
[12/25 14:09:52   3991s]  DrvOpt #8 TOTAL                    0:00:11.8  ( 100.0 % )     0:00:11.8 /  0:00:13.9    1.2
[12/25 14:09:52   3991s] ---------------------------------------------------------------------------------------------
[12/25 14:09:52   3991s] 
[12/25 14:09:52   3991s] Running refinePlace -preserveRouting true -hardFence false
[12/25 14:09:52   3991s] Enhanced MH flow has been turned off for floorplan mode.
[12/25 14:09:52   3991s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3700.5M, EPOCH TIME: 1671998992.818235
[12/25 14:09:52   3991s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3700.5M, EPOCH TIME: 1671998992.818283
[12/25 14:09:52   3991s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3700.5M, EPOCH TIME: 1671998992.818327
[12/25 14:09:52   3991s] z: 2, totalTracks: 1
[12/25 14:09:52   3991s] z: 4, totalTracks: 1
[12/25 14:09:52   3991s] z: 6, totalTracks: 1
[12/25 14:09:52   3991s] z: 8, totalTracks: 1
[12/25 14:09:52   3991s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3700.5M, EPOCH TIME: 1671998992.917753
[12/25 14:09:52   3992s] 
[12/25 14:09:52   3992s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 14:09:53   3992s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.123, REAL:0.124, MEM:3700.5M, EPOCH TIME: 1671998993.041584
[12/25 14:09:53   3992s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3700.5MB).
[12/25 14:09:53   3992s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.250, REAL:0.251, MEM:3700.5M, EPOCH TIME: 1671998993.069710
[12/25 14:09:53   3992s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.250, REAL:0.251, MEM:3700.5M, EPOCH TIME: 1671998993.069741
[12/25 14:09:53   3992s] TDRefine: refinePlace mode is spiral
[12/25 14:09:53   3992s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2702082.14
[12/25 14:09:53   3992s] OPERPROF:   Starting RefinePlace at level 2, MEM:3700.5M, EPOCH TIME: 1671998993.069807
[12/25 14:09:53   3992s] *** Starting refinePlace (1:06:32 mem=3700.5M) ***
[12/25 14:09:53   3992s] Total net bbox length = 2.227e+06 (1.165e+06 1.062e+06) (ext = 1.413e+03)
[12/25 14:09:53   3992s] 
[12/25 14:09:53   3992s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 14:09:53   3992s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/25 14:09:53   3992s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/25 14:09:53   3992s] Type 'man IMPSP-5140' for more detail.
[12/25 14:09:53   3992s] **WARN: (IMPSP-315):	Found 127752 instances insts with no PG Term connections.
[12/25 14:09:53   3992s] Type 'man IMPSP-315' for more detail.
[12/25 14:09:53   3992s] (I)      Default power domain name = toplevel_498
[12/25 14:09:53   3992s] .Default power domain name = toplevel_498
[12/25 14:09:53   3992s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:3701.5M, EPOCH TIME: 1671998993.285581
[12/25 14:09:53   3992s] Starting refinePlace ...
[12/25 14:09:53   3992s] Default power domain name = toplevel_498
[12/25 14:09:53   3992s] .One DDP V2 for no tweak run.
[12/25 14:09:53   3992s] Default power domain name = toplevel_498
[12/25 14:09:53   3992s] .  Spread Effort: high, post-route mode, useDDP on.
[12/25 14:09:53   3992s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=3737.6MB) @(1:06:32 - 1:06:33).
[12/25 14:09:53   3992s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 14:09:53   3992s] wireLenOptFixPriorityInst 30605 inst fixed
[12/25 14:09:54   3993s] 
[12/25 14:09:54   3993s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/25 14:09:54   3994s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/25 14:09:54   3994s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[12/25 14:09:54   3994s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/25 14:09:54   3994s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:01.0, mem=3739.0MB) @(1:06:33 - 1:06:35).
[12/25 14:09:54   3994s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 14:09:54   3994s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:01.0 MEM: 3739.0MB
[12/25 14:09:54   3995s] Statistics of distance of Instance movement in refine placement:
[12/25 14:09:54   3995s]   maximum (X+Y) =         0.00 um
[12/25 14:09:54   3995s]   mean    (X+Y) =         0.00 um
[12/25 14:09:54   3995s] Summary Report:
[12/25 14:09:54   3995s] Instances move: 0 (out of 115394 movable)
[12/25 14:09:54   3995s] Instances flipped: 0
[12/25 14:09:54   3995s] Mean displacement: 0.00 um
[12/25 14:09:54   3995s] Max displacement: 0.00 um 
[12/25 14:09:54   3995s] Total instances moved : 0
[12/25 14:09:54   3995s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.651, REAL:1.689, MEM:3739.0M, EPOCH TIME: 1671998994.974310
[12/25 14:09:55   3995s] Total net bbox length = 2.227e+06 (1.165e+06 1.062e+06) (ext = 1.413e+03)
[12/25 14:09:55   3995s] Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 3739.0MB
[12/25 14:09:55   3995s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:01.0, mem=3739.0MB) @(1:06:32 - 1:06:35).
[12/25 14:09:55   3995s] *** Finished refinePlace (1:06:35 mem=3739.0M) ***
[12/25 14:09:55   3995s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2702082.14
[12/25 14:09:55   3995s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.935, REAL:1.975, MEM:3739.0M, EPOCH TIME: 1671998995.044364
[12/25 14:09:55   3995s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3739.0M, EPOCH TIME: 1671998995.044402
[12/25 14:09:55   3995s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.018, REAL:0.019, MEM:3709.0M, EPOCH TIME: 1671998995.062959
[12/25 14:09:55   3995s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.204, REAL:2.245, MEM:3709.0M, EPOCH TIME: 1671998995.063069
[12/25 14:09:55   3995s] End: GigaOpt DRV Optimization
[12/25 14:09:55   3995s] **optDesign ... cpu = 0:03:34, real = 0:02:00, mem = 3366.2M, totSessionCpu=1:06:35 **
[12/25 14:09:55   3995s] *info:
[12/25 14:09:55   3995s] **INFO: Completed fixing DRV (CPU Time = 0:00:17, Mem = 3709.05M).
[12/25 14:09:55   3995s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3709.0M, EPOCH TIME: 1671998995.214433
[12/25 14:09:55   3995s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.134, REAL:0.135, MEM:3709.0M, EPOCH TIME: 1671998995.349469
[12/25 14:09:57   3998s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.29min real=0.23min mem=3709.0M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.600  |  1.600  | 33.111  | 28.963  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.658%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:03:37, real = 0:02:02, mem = 3363.0M, totSessionCpu=1:06:39 **
[12/25 14:09:58   4001s]   DRV Snapshot: (REF)
[12/25 14:09:58   4001s]          Tran DRV: 0 (0)
[12/25 14:09:58   4001s]           Cap DRV: 0 (0)
[12/25 14:09:58   4001s]        Fanout DRV: 0 (1)
[12/25 14:09:58   4001s]            Glitch: 0 (0)
[12/25 14:09:58   4001s] *** Timing Is met
[12/25 14:09:58   4001s] *** Check timing (0:00:00.0)
[12/25 14:09:58   4001s] *** Setup timing is met (target slack 0ns)
[12/25 14:09:59   4002s]   Timing Snapshot: (REF)
[12/25 14:09:59   4002s]      Weighted WNS: 0.000
[12/25 14:09:59   4002s]       All  PG WNS: 0.000
[12/25 14:09:59   4002s]       High PG WNS: 0.000
[12/25 14:09:59   4002s]       All  PG TNS: 0.000
[12/25 14:09:59   4002s]       High PG TNS: 0.000
[12/25 14:09:59   4002s]       Low  PG TNS: 0.000
[12/25 14:09:59   4002s]    Category Slack: { [L, 1.601] [H, 1.601] [H, 1.601] }
[12/25 14:09:59   4002s] 
[12/25 14:10:00   4002s] **INFO: flowCheckPoint #3 OptimizationPreEco
[12/25 14:10:00   4002s] Running postRoute recovery in preEcoRoute mode
[12/25 14:10:00   4002s] **optDesign ... cpu = 0:03:41, real = 0:02:05, mem = 3317.7M, totSessionCpu=1:06:42 **
[12/25 14:10:01   4004s]   DRV Snapshot: (TGT)
[12/25 14:10:01   4004s]          Tran DRV: 0 (0)
[12/25 14:10:01   4004s]           Cap DRV: 0 (0)
[12/25 14:10:01   4004s]        Fanout DRV: 0 (1)
[12/25 14:10:01   4004s]            Glitch: 0 (0)
[12/25 14:10:01   4004s] Checking DRV degradation...
[12/25 14:10:01   4004s] 
[12/25 14:10:01   4004s] Recovery Manager:
[12/25 14:10:01   4004s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/25 14:10:01   4004s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/25 14:10:01   4004s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/25 14:10:01   4004s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/25 14:10:01   4004s] 
[12/25 14:10:01   4004s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/25 14:10:01   4004s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=3669.55M, totSessionCpu=1:06:45).
[12/25 14:10:01   4004s] **optDesign ... cpu = 0:03:43, real = 0:02:06, mem = 3308.1M, totSessionCpu=1:06:45 **
[12/25 14:10:01   4004s] 
[12/25 14:10:03   4007s]   DRV Snapshot: (REF)
[12/25 14:10:03   4007s]          Tran DRV: 0 (0)
[12/25 14:10:03   4007s]           Cap DRV: 0 (0)
[12/25 14:10:03   4007s]        Fanout DRV: 0 (1)
[12/25 14:10:03   4007s]            Glitch: 0 (0)
[12/25 14:10:03   4007s] Skipping post route harden opt
[12/25 14:10:03   4007s] ### Creating LA Mngr. totSessionCpu=1:06:47 mem=3764.9M
[12/25 14:10:03   4007s] ### Creating LA Mngr, finished. totSessionCpu=1:06:47 mem=3764.9M
[12/25 14:10:03   4007s] Default Rule : ""
[12/25 14:10:03   4007s] Non Default Rules :
[12/25 14:10:03   4007s] Worst Slack : 1.600 ns
[12/25 14:10:03   4007s] 
[12/25 14:10:03   4007s] Start Layer Assignment ...
[12/25 14:10:03   4007s] WNS(1.600ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[12/25 14:10:03   4007s] 
[12/25 14:10:03   4007s] Select 0 cadidates out of 122585.
[12/25 14:10:03   4007s] No critical nets selected. Skipped !
[12/25 14:10:03   4007s] GigaOpt: setting up router preferences
[12/25 14:10:04   4008s] GigaOpt: 0 nets assigned router directives
[12/25 14:10:04   4008s] 
[12/25 14:10:04   4008s] Start Assign Priority Nets ...
[12/25 14:10:04   4008s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/25 14:10:04   4008s] Existing Priority Nets 0 (0.0%)
[12/25 14:10:04   4008s] Assigned Priority Nets 0 (0.0%)
[12/25 14:10:04   4008s] ### Creating LA Mngr. totSessionCpu=1:06:48 mem=3764.9M
[12/25 14:10:04   4008s] ### Creating LA Mngr, finished. totSessionCpu=1:06:48 mem=3764.9M
[12/25 14:10:04   4008s] #optDebug: Start CG creation (mem=3764.9M)
[12/25 14:10:04   4008s]  ...initializing CG  maxDriveDist 571.605500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 57.160500 
[12/25 14:10:04   4008s] (cpu=0:00:00.1, mem=3808.7M)
[12/25 14:10:04   4008s]  ...processing cgPrt (cpu=0:00:00.1, mem=3808.7M)
[12/25 14:10:04   4008s]  ...processing cgEgp (cpu=0:00:00.1, mem=3808.7M)
[12/25 14:10:04   4008s]  ...processing cgPbk (cpu=0:00:00.1, mem=3808.7M)
[12/25 14:10:04   4008s]  ...processing cgNrb(cpu=0:00:00.1, mem=3808.7M)
[12/25 14:10:04   4008s]  ...processing cgObs (cpu=0:00:00.1, mem=3808.7M)
[12/25 14:10:04   4008s]  ...processing cgCon (cpu=0:00:00.1, mem=3808.7M)
[12/25 14:10:04   4008s]  ...processing cgPdm (cpu=0:00:00.1, mem=3808.7M)
[12/25 14:10:04   4008s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3808.7M)
[12/25 14:10:04   4009s] Default Rule : ""
[12/25 14:10:04   4009s] Non Default Rules :
[12/25 14:10:05   4009s] Worst Slack : 1.600 ns
[12/25 14:10:05   4009s] 
[12/25 14:10:05   4009s] Start Layer Assignment ...
[12/25 14:10:05   4009s] WNS(1.600ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[12/25 14:10:05   4009s] 
[12/25 14:10:05   4009s] Select 0 cadidates out of 122585.
[12/25 14:10:05   4009s] No critical nets selected. Skipped !
[12/25 14:10:05   4009s] GigaOpt: setting up router preferences
[12/25 14:10:05   4009s] GigaOpt: 0 nets assigned router directives
[12/25 14:10:05   4009s] 
[12/25 14:10:05   4009s] Start Assign Priority Nets ...
[12/25 14:10:05   4009s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/25 14:10:05   4009s] Existing Priority Nets 0 (0.0%)
[12/25 14:10:05   4009s] Assigned Priority Nets 0 (0.0%)
[12/25 14:10:05   4009s] ### Creating LA Mngr. totSessionCpu=1:06:50 mem=3808.7M
[12/25 14:10:05   4009s] ### Creating LA Mngr, finished. totSessionCpu=1:06:50 mem=3808.7M
[12/25 14:10:05   4009s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3808.7M, EPOCH TIME: 1671999005.841999
[12/25 14:10:05   4010s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.080, MEM:3808.7M, EPOCH TIME: 1671999005.922055
[12/25 14:10:07   4013s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.600  |  1.600  | 33.111  | 28.963  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.658%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:03:52, real = 0:02:12, mem = 3257.0M, totSessionCpu=1:06:53 **
[12/25 14:10:07   4013s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[12/25 14:10:07   4013s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3631.7M, EPOCH TIME: 1671999007.684633
[12/25 14:10:07   4013s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3631.7M, EPOCH TIME: 1671999007.690097
[12/25 14:10:07   4013s] z: 2, totalTracks: 1
[12/25 14:10:07   4013s] z: 4, totalTracks: 1
[12/25 14:10:07   4013s] z: 6, totalTracks: 1
[12/25 14:10:07   4013s] z: 8, totalTracks: 1
[12/25 14:10:07   4013s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3631.7M, EPOCH TIME: 1671999007.749638
[12/25 14:10:07   4013s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.004, REAL:0.004, MEM:3631.7M, EPOCH TIME: 1671999007.753576
[12/25 14:10:07   4013s] All LLGs are deleted
[12/25 14:10:07   4013s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3631.7M, EPOCH TIME: 1671999007.753669
[12/25 14:10:07   4013s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3631.7M, EPOCH TIME: 1671999007.754102
[12/25 14:10:07   4013s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3631.7M, EPOCH TIME: 1671999007.796268
[12/25 14:10:07   4013s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3631.7M, EPOCH TIME: 1671999007.796512
[12/25 14:10:07   4013s] Core basic site is TSMC65ADV10TSITE
[12/25 14:10:07   4013s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3631.7M, EPOCH TIME: 1671999007.802081
[12/25 14:10:08   4014s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.857, REAL:0.226, MEM:3640.4M, EPOCH TIME: 1671999008.028121
[12/25 14:10:08   4014s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/25 14:10:08   4014s] SiteArray: use 6,553,600 bytes
[12/25 14:10:08   4014s] SiteArray: current memory after site array memory allocation 3640.4M
[12/25 14:10:08   4014s] SiteArray: FP blocked sites are writable
[12/25 14:10:08   4014s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.909, REAL:0.268, MEM:3633.2M, EPOCH TIME: 1671999008.064486
[12/25 14:10:08   4014s] 
[12/25 14:10:08   4014s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 14:10:08   4014s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.957, REAL:0.316, MEM:3633.2M, EPOCH TIME: 1671999008.112755
[12/25 14:10:08   4014s] [CPU] DPlace-Init (cpu=0:00:01.1, real=0:00:01.0, mem=3633.2MB).
[12/25 14:10:08   4014s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.083, REAL:0.443, MEM:3633.2M, EPOCH TIME: 1671999008.132716
[12/25 14:10:08   4014s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3633.2M, EPOCH TIME: 1671999008.132749
[12/25 14:10:09   4015s]   Signal wire search tree: 2434745 elements. (cpu=0:00:01.1, mem=0.0M)
[12/25 14:10:09   4015s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:1.093, REAL:1.098, MEM:3633.2M, EPOCH TIME: 1671999009.230363
[12/25 14:10:10   4016s] Restore filler instances time, CPU:0.593s,REAL:0.596s.
[12/25 14:10:10   4016s] *INFO: Total 52817 filler insts restored.
[12/25 14:10:10   4016s] For 52817 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/25 14:10:10   4016s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3633.2M, EPOCH TIME: 1671999010.129952
[12/25 14:10:10   4016s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:3633.2M, EPOCH TIME: 1671999010.130039
[12/25 14:10:10   4016s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3633.2M, EPOCH TIME: 1671999010.317570
[12/25 14:10:10   4016s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3633.2M, EPOCH TIME: 1671999010.317705
[12/25 14:10:10   4016s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3633.2M, EPOCH TIME: 1671999010.356719
[12/25 14:10:10   4016s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3633.2M, EPOCH TIME: 1671999010.359052
[12/25 14:10:10   4016s] AddFiller init all instances time CPU:0.010, REAL:0.010
[12/25 14:10:10   4016s] AddFiller main function time CPU:0.050, REAL:0.025
[12/25 14:10:10   4016s] Filler instance commit time CPU:0.000, REAL:0.000
[12/25 14:10:10   4016s] *INFO: Adding fillers to top-module.
[12/25 14:10:10   4016s] *INFO:   Added 0 filler inst  (cell FILL128A10TR / prefix FILL).
[12/25 14:10:10   4016s] *INFO:   Added 63 filler insts (cell FILL64A10TR / prefix FILL).
[12/25 14:10:10   4016s] *INFO:   Added 732 filler insts (cell FILL32A10TR / prefix FILL).
[12/25 14:10:10   4016s] *INFO:   Added 4512 filler insts (cell FILL16A10TR / prefix FILL).
[12/25 14:10:10   4016s] *INFO:   Added 8765 filler insts (cell FILLCAP8A10TR / prefix FILL).
[12/25 14:10:10   4016s] *INFO:   Added 11328 filler insts (cell FILL4A10TR / prefix FILL).
[12/25 14:10:10   4016s] *INFO:   Added 13225 filler insts (cell FILL2A10TR / prefix FILL).
[12/25 14:10:10   4016s] *INFO:   Added 14192 filler insts (cell FILL1A10TR / prefix FILL).
[12/25 14:10:10   4016s] *INFO: Swapped 0 special filler inst. 
[12/25 14:10:10   4016s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.072, REAL:0.044, MEM:3633.2M, EPOCH TIME: 1671999010.402928
[12/25 14:10:10   4016s] *INFO: Total 52817 filler insts added - prefix FILL (CPU: 0:00:03.4).
[12/25 14:10:10   4016s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.074, REAL:0.046, MEM:3633.2M, EPOCH TIME: 1671999010.403018
[12/25 14:10:10   4016s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3633.2M, EPOCH TIME: 1671999010.403048
[12/25 14:10:10   4016s] For 0 new insts, *** Applied 0 GNC rules.
[12/25 14:10:10   4016s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.004, REAL:0.004, MEM:3633.2M, EPOCH TIME: 1671999010.406593
[12/25 14:10:10   4016s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.117, REAL:0.089, MEM:3633.2M, EPOCH TIME: 1671999010.406649
[12/25 14:10:10   4016s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.117, REAL:0.089, MEM:3633.2M, EPOCH TIME: 1671999010.406676
[12/25 14:10:10   4016s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3633.2M, EPOCH TIME: 1671999010.406704
[12/25 14:10:10   4016s] OPERPROF:     Starting spSiteCleanup(false) at level 3, MEM:3633.2M, EPOCH TIME: 1671999010.421941
[12/25 14:10:10   4016s] OPERPROF:     Finished spSiteCleanup(false) at level 3, CPU:0.058, REAL:0.058, MEM:3633.2M, EPOCH TIME: 1671999010.480279
[12/25 14:10:10   4016s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.083, REAL:0.083, MEM:3633.2M, EPOCH TIME: 1671999010.489915
[12/25 14:10:10   4016s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:3.461, REAL:2.805, MEM:3633.2M, EPOCH TIME: 1671999010.490031
[12/25 14:10:10   4016s] -routeWithEco false                       # bool, default=false
[12/25 14:10:10   4016s] -routeWithEco true                        # bool, default=false, user setting
[12/25 14:10:10   4016s] -routeSelectedNetOnly false               # bool, default=false
[12/25 14:10:10   4016s] -routeWithTimingDriven false              # bool, default=false
[12/25 14:10:10   4016s] -routeWithSiDriven false                  # bool, default=false
[12/25 14:10:10   4016s] Existing Dirty Nets : 0
[12/25 14:10:10   4016s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/25 14:10:10   4017s] Reset Dirty Nets : 0
[12/25 14:10:10   4017s] *** EcoRoute #1 [begin] : totSession cpu/real = 1:06:57.1/0:27:35.8 (2.4), mem = 3633.2M
[12/25 14:10:10   4017s] 
[12/25 14:10:10   4017s] globalDetailRoute
[12/25 14:10:10   4017s] 
[12/25 14:10:10   4017s] #Start globalDetailRoute on Sun Dec 25 14:10:10 2022
[12/25 14:10:10   4017s] #
[12/25 14:10:10   4017s] ### Time Record (globalDetailRoute) is installed.
[12/25 14:10:10   4017s] ### Time Record (Pre Callback) is installed.
[12/25 14:10:10   4017s] Closing parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d': 137328 access done (mem: 3649.172M)
[12/25 14:10:10   4017s] ### Time Record (Pre Callback) is uninstalled.
[12/25 14:10:10   4017s] ### Time Record (DB Import) is installed.
[12/25 14:10:10   4017s] ### Time Record (Timing Data Generation) is installed.
[12/25 14:10:10   4017s] ### Time Record (Timing Data Generation) is uninstalled.
[12/25 14:10:11   4018s] ### Net info: total nets: 122585
[12/25 14:10:11   4018s] ### Net info: dirty nets: 0
[12/25 14:10:11   4018s] ### Net info: marked as disconnected nets: 0
[12/25 14:10:12   4021s] #num needed restored net=0
[12/25 14:10:12   4021s] #need_extraction net=0 (total=122585)
[12/25 14:10:12   4021s] ### Net info: fully routed nets: 118953
[12/25 14:10:12   4021s] ### Net info: trivial (< 2 pins) nets: 3632
[12/25 14:10:12   4021s] ### Net info: unrouted nets: 0
[12/25 14:10:12   4021s] ### Net info: re-extraction nets: 0
[12/25 14:10:12   4021s] ### Net info: ignored nets: 0
[12/25 14:10:12   4021s] ### Net info: skip routing nets: 0
[12/25 14:10:12   4021s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/25 14:10:12   4021s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/25 14:10:13   4023s] ### import design signature (92): route=871315191 fixed_route=1831175620 flt_obj=0 vio=95979826 swire=282492057 shield_wire=1 net_attr=2101835459 dirty_area=0 del_dirty_area=0 cell=1243196993 placement=1620122409 pin_access=1177251230 inst_pattern=1
[12/25 14:10:13   4023s] ### Time Record (DB Import) is uninstalled.
[12/25 14:10:13   4023s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/25 14:10:13   4023s] #RTESIG:78da8d92314fc330108599f91527b74390dae2b31d27190b0209a9822a2aac95214e1529
[12/25 14:10:13   4023s] #       7590e30cfdf7b861484124c6d3b3eebb77e727cfe66f0f3910862ba4cb4f4ac51ee13967
[12/25 14:10:13   4023s] #       48632a97180b71cb70ef4baf77e47a367fd9ee589241a9ea5643f4de34f5028a9351c7ea
[12/25 14:10:13   4023s] #       030a5daaae76d06ae72a73b8f9c6659202519d6b08444e5ba3ec69015dabed2f2ee3f2a7
[12/25 14:10:13   4023s] #       ed1f0c0ac900e395a4e703515937ca8d90691ab68b29ff0724310c25b104d23a650a650b
[12/25 14:10:13   4023s] #       ff526dbae3189900318dd1d394a4e06c373933e522cc2432c8649c01797cda6cfc46adb3
[12/25 14:10:13   4023s] #       be32c209110e22f369f566c8d235d25d0ee78b1483e66cd028077dbfde5e745c345cf2bd
[12/25 14:10:13   4023s] #       0cede93f4978cf5400e9a9693746198284a8324e1fb41d617c82819419157c82b9fa0287
[12/25 14:10:13   4023s] #       060ca7
[12/25 14:10:13   4023s] #
[12/25 14:10:13   4023s] #Skip comparing routing design signature in db-snapshot flow
[12/25 14:10:13   4023s] ### Time Record (Data Preparation) is installed.
[12/25 14:10:13   4023s] #RTESIG:78da8d92c14fc23014c63dfb57bc140e3301ecebbaae3da2d1c4842821e89554d79125a3
[12/25 14:10:13   4023s] #       335d77e0bfb7cc03d300a5a7af79bff7bdd72f1d8d3f9e564018ce904ebf29e51b84d715
[12/25 14:10:13   4023s] #       439a5131c58cf37b869b507a7f20b7a3f1db72cd7205a5ae5b03c967d3d41328f656efaa
[12/25 14:10:13   4023s] #       2f284ca9bbda436bbcafecf6ee1717b904a23bdf1048bc7156bbfd04bad6b87f9c4ac55f
[12/25 14:10:13   4023s] #       db130c72c100b399a08703495937da9f21a58cdb6534bd02121887f24c0069bdb6857645
[12/25 14:10:13   4023s] #       78a9b1ddee1c9903b18d35972941c1bbeef24c9501e9370b56ad77a1741a94298f9ac95c
[12/25 14:10:13   4023s] #       4419953220cf2f8b45649ee23c9e980ab1f666c8e41ce97a05878be0479db2a34671d48f
[12/25 14:10:13   4023s] #       f3e5a063d030e47b19db33fca6f89e925f9532a30c414052596fb6c69d614282919419e5
[12/25 14:10:13   4023s] #       e905e6e607aac91961
[12/25 14:10:13   4023s] #
[12/25 14:10:13   4023s] ### Time Record (Data Preparation) is uninstalled.
[12/25 14:10:13   4023s] ### Time Record (Global Routing) is installed.
[12/25 14:10:13   4023s] ### Time Record (Global Routing) is uninstalled.
[12/25 14:10:13   4024s] #Total number of trivial nets (e.g. < 2 pins) = 3632 (skipped).
[12/25 14:10:13   4024s] #Total number of routable nets = 118953.
[12/25 14:10:13   4024s] #Total number of nets in the design = 122585.
[12/25 14:10:13   4024s] #118953 routable nets have routed wires.
[12/25 14:10:13   4024s] #359 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/25 14:10:13   4024s] #No nets have been global routed.
[12/25 14:10:13   4024s] #Using multithreading with 4 threads.
[12/25 14:10:13   4024s] ### Time Record (Data Preparation) is installed.
[12/25 14:10:14   4024s] #Start routing data preparation on Sun Dec 25 14:10:14 2022
[12/25 14:10:14   4024s] #
[12/25 14:10:14   4024s] #Minimum voltage of a net in the design = 0.000.
[12/25 14:10:14   4024s] #Maximum voltage of a net in the design = 1.100.
[12/25 14:10:14   4024s] #Voltage range [0.000 - 1.100] has 122583 nets.
[12/25 14:10:14   4024s] #Voltage range [0.000 - 0.000] has 1 net.
[12/25 14:10:14   4024s] #Voltage range [0.900 - 1.100] has 1 net.
[12/25 14:10:14   4025s] ### Time Record (Cell Pin Access) is installed.
[12/25 14:10:14   4025s] #Initial pin access analysis.
[12/25 14:10:14   4025s] #Detail pin access analysis.
[12/25 14:10:14   4025s] ### Time Record (Cell Pin Access) is uninstalled.
[12/25 14:10:16   4026s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/25 14:10:16   4026s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 14:10:16   4026s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 14:10:16   4026s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 14:10:16   4026s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 14:10:16   4026s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 14:10:16   4026s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 14:10:16   4026s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/25 14:10:16   4026s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/25 14:10:16   4026s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3213.55 (MB), peak = 3453.01 (MB)
[12/25 14:10:16   4027s] #Processed 1/0 dirty instance, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
[12/25 14:10:17   4028s] #Regenerating Ggrids automatically.
[12/25 14:10:17   4028s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/25 14:10:17   4028s] #Using automatically generated G-grids.
[12/25 14:10:18   4030s] #Done routing data preparation.
[12/25 14:10:18   4030s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 3216.45 (MB), peak = 3453.01 (MB)
[12/25 14:10:19   4030s] #Found 0 nets for post-route si or timing fixing.
[12/25 14:10:19   4030s] #
[12/25 14:10:19   4030s] #Finished routing data preparation on Sun Dec 25 14:10:19 2022
[12/25 14:10:19   4030s] #
[12/25 14:10:19   4030s] #Cpu time = 00:00:07
[12/25 14:10:19   4030s] #Elapsed time = 00:00:06
[12/25 14:10:19   4030s] #Increased memory = 7.62 (MB)
[12/25 14:10:19   4030s] #Total memory = 3216.45 (MB)
[12/25 14:10:19   4030s] #Peak memory = 3453.01 (MB)
[12/25 14:10:19   4030s] #
[12/25 14:10:19   4030s] ### Time Record (Data Preparation) is uninstalled.
[12/25 14:10:19   4030s] ### Time Record (Global Routing) is installed.
[12/25 14:10:19   4030s] #
[12/25 14:10:19   4030s] #Start global routing on Sun Dec 25 14:10:19 2022
[12/25 14:10:19   4030s] #
[12/25 14:10:19   4030s] #
[12/25 14:10:19   4030s] #Start global routing initialization on Sun Dec 25 14:10:19 2022
[12/25 14:10:19   4030s] #
[12/25 14:10:19   4030s] #WARNING (NRGR-22) Design is already detail routed.
[12/25 14:10:19   4030s] ### Time Record (Global Routing) is uninstalled.
[12/25 14:10:19   4030s] ### Time Record (Data Preparation) is installed.
[12/25 14:10:19   4031s] ### Time Record (Data Preparation) is uninstalled.
[12/25 14:10:21   4032s] ### track-assign external-init starts on Sun Dec 25 14:10:21 2022 with memory = 3216.45 (MB), peak = 3453.01 (MB)
[12/25 14:10:21   4032s] ### Time Record (Track Assignment) is installed.
[12/25 14:10:21   4033s] ### Time Record (Track Assignment) is uninstalled.
[12/25 14:10:21   4033s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB --1.61 [4]--
[12/25 14:10:22   4035s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/25 14:10:22   4035s] #Cpu time = 00:00:12
[12/25 14:10:22   4035s] #Elapsed time = 00:00:09
[12/25 14:10:22   4035s] #Increased memory = 7.62 (MB)
[12/25 14:10:22   4035s] #Total memory = 3216.45 (MB)
[12/25 14:10:22   4035s] #Peak memory = 3453.01 (MB)
[12/25 14:10:22   4035s] #Using multithreading with 4 threads.
[12/25 14:10:23   4035s] ### Time Record (Detail Routing) is installed.
[12/25 14:10:23   4037s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/25 14:10:24   4038s] #
[12/25 14:10:24   4038s] #Start Detail Routing..
[12/25 14:10:24   4038s] #start initial detail routing ...
[12/25 14:10:25   4038s] ### Design has 0 dirty nets, 1 dirty-area)
[12/25 14:10:25   4041s] # ECO: 0.1% of the total area was rechecked for DRC, and 0.0% required routing.
[12/25 14:10:26   4042s] #   number of violations = 1
[12/25 14:10:26   4042s] #
[12/25 14:10:26   4042s] #    By Layer and Type :
[12/25 14:10:26   4042s] #	         CutSpc   Totals
[12/25 14:10:26   4042s] #	M1            1        1
[12/25 14:10:26   4042s] #	Totals        1        1
[12/25 14:10:26   4042s] #1 out of 180569 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[12/25 14:10:26   4042s] #0.0% of the total area is being checked for drcs
[12/25 14:10:26   4042s] #0.0% of the total area was checked
[12/25 14:10:26   4043s] #   number of violations = 1
[12/25 14:10:26   4043s] #
[12/25 14:10:26   4043s] #    By Layer and Type :
[12/25 14:10:26   4043s] #	         CutSpc   Totals
[12/25 14:10:26   4043s] #	M1            1        1
[12/25 14:10:26   4043s] #	Totals        1        1
[12/25 14:10:26   4043s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 3217.89 (MB), peak = 3453.01 (MB)
[12/25 14:10:29   4054s] #start 1st optimization iteration ...
[12/25 14:10:29   4055s] #   number of violations = 0
[12/25 14:10:29   4055s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3216.08 (MB), peak = 3453.01 (MB)
[12/25 14:10:29   4056s] #Complete Detail Routing.
[12/25 14:10:29   4056s] #Total number of nets with non-default rule or having extra spacing = 359
[12/25 14:10:29   4056s] #Total wire length = 3025168 um.
[12/25 14:10:29   4056s] #Total half perimeter of net bounding box = 2342639 um.
[12/25 14:10:29   4056s] #Total wire length on LAYER M1 = 12509 um.
[12/25 14:10:29   4056s] #Total wire length on LAYER M2 = 717747 um.
[12/25 14:10:29   4056s] #Total wire length on LAYER M3 = 1046417 um.
[12/25 14:10:29   4056s] #Total wire length on LAYER M4 = 764067 um.
[12/25 14:10:29   4056s] #Total wire length on LAYER M5 = 429207 um.
[12/25 14:10:29   4056s] #Total wire length on LAYER M6 = 55221 um.
[12/25 14:10:29   4056s] #Total wire length on LAYER M7 = 0 um.
[12/25 14:10:29   4056s] #Total wire length on LAYER M8 = 0 um.
[12/25 14:10:29   4056s] #Total wire length on LAYER M9 = 0 um.
[12/25 14:10:29   4056s] #Total number of vias = 1065136
[12/25 14:10:29   4056s] #Up-Via Summary (total 1065136):
[12/25 14:10:29   4056s] #           
[12/25 14:10:29   4056s] #-----------------------
[12/25 14:10:29   4056s] # M1             458899
[12/25 14:10:29   4056s] # M2             427430
[12/25 14:10:29   4056s] # M3             137657
[12/25 14:10:29   4056s] # M4              38465
[12/25 14:10:29   4056s] # M5               2685
[12/25 14:10:29   4056s] #-----------------------
[12/25 14:10:29   4056s] #               1065136 
[12/25 14:10:29   4056s] #
[12/25 14:10:29   4056s] #Total number of DRC violations = 0
[12/25 14:10:30   4057s] ### Time Record (Detail Routing) is uninstalled.
[12/25 14:10:30   4057s] #Cpu time = 00:00:22
[12/25 14:10:30   4057s] #Elapsed time = 00:00:07
[12/25 14:10:30   4057s] #Increased memory = -0.37 (MB)
[12/25 14:10:30   4057s] #Total memory = 3216.08 (MB)
[12/25 14:10:30   4057s] #Peak memory = 3453.01 (MB)
[12/25 14:10:30   4057s] ### Time Record (Antenna Fixing) is installed.
[12/25 14:10:30   4057s] #
[12/25 14:10:30   4057s] #start routing for process antenna violation fix ...
[12/25 14:10:30   4059s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/25 14:10:30   4059s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3215.88 (MB), peak = 3453.01 (MB)
[12/25 14:10:30   4059s] #
[12/25 14:10:31   4059s] #Total number of nets with non-default rule or having extra spacing = 359
[12/25 14:10:31   4059s] #Total wire length = 3025168 um.
[12/25 14:10:31   4059s] #Total half perimeter of net bounding box = 2342639 um.
[12/25 14:10:31   4059s] #Total wire length on LAYER M1 = 12509 um.
[12/25 14:10:31   4059s] #Total wire length on LAYER M2 = 717747 um.
[12/25 14:10:31   4059s] #Total wire length on LAYER M3 = 1046417 um.
[12/25 14:10:31   4059s] #Total wire length on LAYER M4 = 764067 um.
[12/25 14:10:31   4059s] #Total wire length on LAYER M5 = 429207 um.
[12/25 14:10:31   4059s] #Total wire length on LAYER M6 = 55221 um.
[12/25 14:10:31   4059s] #Total wire length on LAYER M7 = 0 um.
[12/25 14:10:31   4059s] #Total wire length on LAYER M8 = 0 um.
[12/25 14:10:31   4059s] #Total wire length on LAYER M9 = 0 um.
[12/25 14:10:31   4059s] #Total number of vias = 1065136
[12/25 14:10:31   4059s] #Up-Via Summary (total 1065136):
[12/25 14:10:31   4059s] #           
[12/25 14:10:31   4059s] #-----------------------
[12/25 14:10:31   4059s] # M1             458899
[12/25 14:10:31   4059s] # M2             427430
[12/25 14:10:31   4059s] # M3             137657
[12/25 14:10:31   4059s] # M4              38465
[12/25 14:10:31   4059s] # M5               2685
[12/25 14:10:31   4059s] #-----------------------
[12/25 14:10:31   4059s] #               1065136 
[12/25 14:10:31   4059s] #
[12/25 14:10:31   4059s] #Total number of DRC violations = 0
[12/25 14:10:31   4059s] #Total number of process antenna violations = 0
[12/25 14:10:31   4059s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/25 14:10:31   4059s] #
[12/25 14:10:34   4071s] #
[12/25 14:10:34   4071s] #Total number of nets with non-default rule or having extra spacing = 359
[12/25 14:10:34   4071s] #Total wire length = 3025168 um.
[12/25 14:10:34   4071s] #Total half perimeter of net bounding box = 2342639 um.
[12/25 14:10:34   4071s] #Total wire length on LAYER M1 = 12509 um.
[12/25 14:10:34   4071s] #Total wire length on LAYER M2 = 717747 um.
[12/25 14:10:34   4071s] #Total wire length on LAYER M3 = 1046417 um.
[12/25 14:10:34   4071s] #Total wire length on LAYER M4 = 764067 um.
[12/25 14:10:34   4071s] #Total wire length on LAYER M5 = 429207 um.
[12/25 14:10:34   4071s] #Total wire length on LAYER M6 = 55221 um.
[12/25 14:10:34   4071s] #Total wire length on LAYER M7 = 0 um.
[12/25 14:10:34   4071s] #Total wire length on LAYER M8 = 0 um.
[12/25 14:10:34   4071s] #Total wire length on LAYER M9 = 0 um.
[12/25 14:10:34   4071s] #Total number of vias = 1065136
[12/25 14:10:34   4071s] #Up-Via Summary (total 1065136):
[12/25 14:10:34   4071s] #           
[12/25 14:10:34   4071s] #-----------------------
[12/25 14:10:34   4071s] # M1             458899
[12/25 14:10:34   4071s] # M2             427430
[12/25 14:10:34   4071s] # M3             137657
[12/25 14:10:34   4071s] # M4              38465
[12/25 14:10:34   4071s] # M5               2685
[12/25 14:10:34   4071s] #-----------------------
[12/25 14:10:34   4071s] #               1065136 
[12/25 14:10:34   4071s] #
[12/25 14:10:34   4071s] #Total number of DRC violations = 0
[12/25 14:10:34   4071s] #Total number of process antenna violations = 0
[12/25 14:10:34   4071s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/25 14:10:34   4071s] #
[12/25 14:10:34   4071s] ### Time Record (Antenna Fixing) is uninstalled.
[12/25 14:10:34   4071s] #detailRoute Statistics:
[12/25 14:10:34   4071s] #Cpu time = 00:00:37
[12/25 14:10:34   4071s] #Elapsed time = 00:00:11
[12/25 14:10:34   4071s] #Increased memory = -0.72 (MB)
[12/25 14:10:34   4071s] #Total memory = 3215.73 (MB)
[12/25 14:10:34   4071s] #Peak memory = 3453.01 (MB)
[12/25 14:10:34   4071s] #Skip updating routing design signature in db-snapshot flow
[12/25 14:10:34   4072s] ### global_detail_route design signature (106): route=1374502701 flt_obj=0 vio=1905142130 shield_wire=1
[12/25 14:10:34   4072s] ### Time Record (DB Export) is installed.
[12/25 14:10:34   4073s] ### export design design signature (107): route=1374502701 fixed_route=1831175620 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1552494624 dirty_area=0 del_dirty_area=0 cell=1243196993 placement=1620122409 pin_access=1177251230 inst_pattern=1
[12/25 14:10:36   4076s] ### Time Record (DB Export) is uninstalled.
[12/25 14:10:36   4076s] ### Time Record (Post Callback) is installed.
[12/25 14:10:37   4077s] ### Time Record (Post Callback) is uninstalled.
[12/25 14:10:37   4077s] #
[12/25 14:10:37   4077s] #globalDetailRoute statistics:
[12/25 14:10:37   4077s] #Cpu time = 00:01:01
[12/25 14:10:37   4077s] #Elapsed time = 00:00:27
[12/25 14:10:37   4077s] #Increased memory = -257.14 (MB)
[12/25 14:10:37   4077s] #Total memory = 2997.62 (MB)
[12/25 14:10:37   4077s] #Peak memory = 3453.01 (MB)
[12/25 14:10:37   4077s] #Number of warnings = 3
[12/25 14:10:37   4077s] #Total number of warnings = 15
[12/25 14:10:37   4077s] #Number of fails = 0
[12/25 14:10:37   4077s] #Total number of fails = 0
[12/25 14:10:37   4077s] #Complete globalDetailRoute on Sun Dec 25 14:10:37 2022
[12/25 14:10:37   4077s] #
[12/25 14:10:37   4078s] ### import design signature (108): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1177251230 inst_pattern=1
[12/25 14:10:37   4078s] ### Time Record (globalDetailRoute) is uninstalled.
[12/25 14:10:37   4078s] ### 
[12/25 14:10:37   4078s] ###   Scalability Statistics
[12/25 14:10:37   4078s] ### 
[12/25 14:10:37   4078s] ### --------------------------------+----------------+----------------+----------------+
[12/25 14:10:37   4078s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/25 14:10:37   4078s] ### --------------------------------+----------------+----------------+----------------+
[12/25 14:10:37   4078s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/25 14:10:37   4078s] ###   Post Callback                 |        00:00:01|        00:00:01|             1.0|
[12/25 14:10:37   4078s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/25 14:10:37   4078s] ###   DB Import                     |        00:00:06|        00:00:03|             2.4|
[12/25 14:10:37   4078s] ###   DB Export                     |        00:00:05|        00:00:02|             2.0|
[12/25 14:10:37   4078s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/25 14:10:37   4078s] ###   Data Preparation              |        00:00:07|        00:00:06|             1.3|
[12/25 14:10:37   4078s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/25 14:10:37   4078s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/25 14:10:37   4078s] ###   Detail Routing                |        00:00:22|        00:00:07|             3.2|
[12/25 14:10:37   4078s] ###   Antenna Fixing                |        00:00:14|        00:00:04|             3.5|
[12/25 14:10:37   4078s] ###   Entire Command                |        00:01:01|        00:00:27|             2.3|
[12/25 14:10:37   4078s] ### --------------------------------+----------------+----------------+----------------+
[12/25 14:10:37   4078s] ### 
[12/25 14:10:37   4078s] *** EcoRoute #1 [finish] : cpu/real = 0:01:00.9/0:00:27.0 (2.3), totSession cpu/real = 1:07:58.0/0:28:02.7 (2.4), mem = 3494.1M
[12/25 14:10:37   4078s] 
[12/25 14:10:37   4078s] =============================================================================================
[12/25 14:10:37   4078s]  Step TAT Report for EcoRoute #1                                                21.10-p004_1
[12/25 14:10:37   4078s] =============================================================================================
[12/25 14:10:37   4078s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 14:10:37   4078s] ---------------------------------------------------------------------------------------------
[12/25 14:10:37   4078s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 14:10:37   4078s] [ DetailRoute            ]      1   0:00:06.7  (  24.7 % )     0:00:06.7 /  0:00:21.7    3.2
[12/25 14:10:37   4078s] [ MISC                   ]          0:00:20.3  (  75.3 % )     0:00:20.3 /  0:00:39.3    1.9
[12/25 14:10:37   4078s] ---------------------------------------------------------------------------------------------
[12/25 14:10:37   4078s]  EcoRoute #1 TOTAL                  0:00:27.0  ( 100.0 % )     0:00:27.0 /  0:01:00.9    2.3
[12/25 14:10:37   4078s] ---------------------------------------------------------------------------------------------
[12/25 14:10:37   4078s] 
[12/25 14:10:37   4078s] **optDesign ... cpu = 0:04:57, real = 0:02:42, mem = 2988.8M, totSessionCpu=1:07:58 **
[12/25 14:10:37   4078s] -routeWithEco false                       # bool, default=false
[12/25 14:10:37   4078s] -routeSelectedNetOnly false               # bool, default=false
[12/25 14:10:37   4078s] -routeWithTimingDriven false              # bool, default=false
[12/25 14:10:37   4078s] -routeWithSiDriven false                  # bool, default=false
[12/25 14:10:37   4078s] New Signature Flow (restoreNanoRouteOptions) ....
[12/25 14:10:37   4078s] Extraction called for design 'toplevel_498' of instances=180569 and nets=122585 using extraction engine 'postRoute' at effort level 'low' .
[12/25 14:10:37   4078s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/25 14:10:37   4078s] Type 'man IMPEXT-3530' for more detail.
[12/25 14:10:37   4078s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/25 14:10:37   4078s] RC Extraction called in multi-corner(1) mode.
[12/25 14:10:37   4078s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/25 14:10:37   4078s] Type 'man IMPEXT-6197' for more detail.
[12/25 14:10:37   4078s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/25 14:10:37   4078s] * Layer Id             : 1 - M1
[12/25 14:10:37   4078s]       Thickness        : 0.18
[12/25 14:10:37   4078s]       Min Width        : 0.09
[12/25 14:10:37   4078s]       Layer Dielectric : 4.1
[12/25 14:10:37   4078s] * Layer Id             : 2 - M2
[12/25 14:10:37   4078s]       Thickness        : 0.22
[12/25 14:10:37   4078s]       Min Width        : 0.1
[12/25 14:10:37   4078s]       Layer Dielectric : 4.1
[12/25 14:10:37   4078s] * Layer Id             : 3 - M3
[12/25 14:10:37   4078s]       Thickness        : 0.22
[12/25 14:10:37   4078s]       Min Width        : 0.1
[12/25 14:10:37   4078s]       Layer Dielectric : 4.1
[12/25 14:10:37   4078s] * Layer Id             : 4 - M4
[12/25 14:10:37   4078s]       Thickness        : 0.22
[12/25 14:10:37   4078s]       Min Width        : 0.1
[12/25 14:10:37   4078s]       Layer Dielectric : 4.1
[12/25 14:10:37   4078s] * Layer Id             : 5 - M5
[12/25 14:10:37   4078s]       Thickness        : 0.22
[12/25 14:10:37   4078s]       Min Width        : 0.1
[12/25 14:10:37   4078s]       Layer Dielectric : 4.1
[12/25 14:10:37   4078s] * Layer Id             : 6 - M6
[12/25 14:10:37   4078s]       Thickness        : 0.22
[12/25 14:10:37   4078s]       Min Width        : 0.1
[12/25 14:10:37   4078s]       Layer Dielectric : 4.1
[12/25 14:10:37   4078s] * Layer Id             : 7 - M7
[12/25 14:10:37   4078s]       Thickness        : 0.22
[12/25 14:10:37   4078s]       Min Width        : 0.1
[12/25 14:10:37   4078s]       Layer Dielectric : 4.1
[12/25 14:10:37   4078s] * Layer Id             : 8 - M8
[12/25 14:10:37   4078s]       Thickness        : 0.9
[12/25 14:10:37   4078s]       Min Width        : 0.4
[12/25 14:10:37   4078s]       Layer Dielectric : 4.1
[12/25 14:10:37   4078s] * Layer Id             : 9 - M9
[12/25 14:10:37   4078s]       Thickness        : 0.9
[12/25 14:10:37   4078s]       Min Width        : 0.4
[12/25 14:10:37   4078s]       Layer Dielectric : 4.1
[12/25 14:10:37   4078s] extractDetailRC Option : -outfile /tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d -maxResLength 200  -basic
[12/25 14:10:37   4078s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/25 14:10:37   4078s]       RC Corner Indexes            0   
[12/25 14:10:37   4078s] Capacitance Scaling Factor   : 1.00000 
[12/25 14:10:37   4078s] Coupling Cap. Scaling Factor : 1.00000 
[12/25 14:10:37   4078s] Resistance Scaling Factor    : 1.00000 
[12/25 14:10:37   4078s] Clock Cap. Scaling Factor    : 1.00000 
[12/25 14:10:37   4078s] Clock Res. Scaling Factor    : 1.00000 
[12/25 14:10:37   4078s] Shrink Factor                : 1.00000
[12/25 14:10:41   4081s] LayerId::1 widthSet size::1
[12/25 14:10:41   4081s] LayerId::2 widthSet size::1
[12/25 14:10:41   4081s] LayerId::3 widthSet size::1
[12/25 14:10:41   4081s] LayerId::4 widthSet size::1
[12/25 14:10:41   4081s] LayerId::5 widthSet size::1
[12/25 14:10:41   4081s] LayerId::6 widthSet size::1
[12/25 14:10:41   4081s] LayerId::7 widthSet size::1
[12/25 14:10:41   4081s] LayerId::8 widthSet size::1
[12/25 14:10:41   4081s] LayerId::9 widthSet size::1
[12/25 14:10:41   4081s] eee: pegSigSF::1.070000
[12/25 14:10:41   4081s] Initializing multi-corner resistance tables ...
[12/25 14:10:41   4081s] eee: l::1 avDens::0.111022 usedTrk::18207.595746 availTrk::164000.000000 sigTrk::18207.595746
[12/25 14:10:41   4081s] eee: l::2 avDens::0.224325 usedTrk::35869.502750 availTrk::159900.000000 sigTrk::35869.502750
[12/25 14:10:41   4081s] eee: l::3 avDens::0.327005 usedTrk::52320.870491 availTrk::160000.000000 sigTrk::52320.870491
[12/25 14:10:41   4081s] eee: l::4 avDens::0.239220 usedTrk::38203.360017 availTrk::159700.000000 sigTrk::38203.360017
[12/25 14:10:41   4081s] eee: l::5 avDens::0.137196 usedTrk::21484.950000 availTrk::156600.000000 sigTrk::21484.950000
[12/25 14:10:41   4081s] eee: l::6 avDens::0.062467 usedTrk::2761.060005 availTrk::44200.000000 sigTrk::2761.060005
[12/25 14:10:41   4081s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:10:41   4081s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:10:41   4081s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:10:41   4081s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300333 ; uaWl: 1.000000 ; uaWlH: 0.409364 ; aWlH: 0.000000 ; Pmax: 0.872100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/25 14:10:42   4083s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3494.1M)
[12/25 14:10:43   4083s] Creating parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d' for storing RC.
[12/25 14:10:45   4085s] Extracted 10.0001% (CPU Time= 0:00:04.8  MEM= 3549.6M)
[12/25 14:10:46   4087s] Extracted 20.0001% (CPU Time= 0:00:06.5  MEM= 3549.6M)
[12/25 14:10:48   4089s] Extracted 30.0001% (CPU Time= 0:00:08.1  MEM= 3549.6M)
[12/25 14:10:50   4090s] Extracted 40.0001% (CPU Time= 0:00:09.8  MEM= 3553.6M)
[12/25 14:10:54   4095s] Extracted 50.0002% (CPU Time= 0:00:14.4  MEM= 3553.6M)
[12/25 14:10:56   4097s] Extracted 60.0001% (CPU Time= 0:00:16.4  MEM= 3553.6M)
[12/25 14:10:59   4099s] Extracted 70.0001% (CPU Time= 0:00:19.0  MEM= 3553.6M)
[12/25 14:11:01   4102s] Extracted 80.0001% (CPU Time= 0:00:21.5  MEM= 3553.6M)
[12/25 14:11:03   4104s] Extracted 90.0001% (CPU Time= 0:00:23.3  MEM= 3553.6M)
[12/25 14:11:07   4108s] Extracted 100% (CPU Time= 0:00:27.6  MEM= 3553.6M)
[12/25 14:11:09   4109s] Number of Extracted Resistors     : 2460533
[12/25 14:11:09   4109s] Number of Extracted Ground Cap.   : 2381118
[12/25 14:11:09   4109s] Number of Extracted Coupling Cap. : 5268452
[12/25 14:11:09   4109s] Opening parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d' for reading (mem: 3529.598M)
[12/25 14:11:09   4109s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/25 14:11:09   4110s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3529.6M)
[12/25 14:11:09   4110s] Creating parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb_Filter.rcdb.d' for storing RC.
[12/25 14:11:11   4111s] Closing parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d': 118951 access done (mem: 3541.598M)
[12/25 14:11:11   4111s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3541.598M)
[12/25 14:11:11   4111s] Opening parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d' for reading (mem: 3541.598M)
[12/25 14:11:11   4111s] processing rcdb (/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/25 14:11:12   4113s] Closing parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d': 0 access done (mem: 3541.598M)
[12/25 14:11:12   4113s] Lumped Parasitic Loading Completed (total cpu=0:00:01.9, real=0:00:01.0, current mem=3541.598M)
[12/25 14:11:12   4113s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:35.8  Real Time: 0:00:35.0  MEM: 3541.598M)
[12/25 14:11:12   4113s] **optDesign ... cpu = 0:05:32, real = 0:03:17, mem = 2989.8M, totSessionCpu=1:08:34 **
[12/25 14:11:12   4113s] Starting delay calculation for Setup views
[12/25 14:11:12   4114s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/25 14:11:12   4114s] Starting SI iteration 1 using Infinite Timing Windows
[12/25 14:11:12   4114s] #################################################################################
[12/25 14:11:12   4114s] # Design Stage: PostRoute
[12/25 14:11:12   4114s] # Design Name: toplevel_498
[12/25 14:11:12   4114s] # Design Mode: 90nm
[12/25 14:11:12   4114s] # Analysis Mode: MMMC OCV 
[12/25 14:11:12   4114s] # Parasitics Mode: SPEF/RCDB 
[12/25 14:11:12   4114s] # Signoff Settings: SI On 
[12/25 14:11:12   4114s] #################################################################################
[12/25 14:11:14   4118s] Topological Sorting (REAL = 0:00:01.0, MEM = 3530.7M, InitMEM = 3516.7M)
[12/25 14:11:14   4120s] Setting infinite Tws ...
[12/25 14:11:14   4120s] First Iteration Infinite Tw... 
[12/25 14:11:14   4120s] Calculate early delays in OCV mode...
[12/25 14:11:14   4120s] Calculate late delays in OCV mode...
[12/25 14:11:14   4120s] Start delay calculation (fullDC) (4 T). (MEM=3530.71)
[12/25 14:11:15   4120s] LayerId::1 widthSet size::1
[12/25 14:11:15   4120s] LayerId::2 widthSet size::1
[12/25 14:11:15   4120s] LayerId::3 widthSet size::1
[12/25 14:11:15   4120s] LayerId::4 widthSet size::1
[12/25 14:11:15   4120s] LayerId::5 widthSet size::1
[12/25 14:11:15   4120s] LayerId::6 widthSet size::1
[12/25 14:11:15   4120s] LayerId::7 widthSet size::1
[12/25 14:11:15   4120s] LayerId::8 widthSet size::1
[12/25 14:11:15   4120s] LayerId::9 widthSet size::1
[12/25 14:11:15   4120s] eee: pegSigSF::1.070000
[12/25 14:11:15   4120s] Initializing multi-corner resistance tables ...
[12/25 14:11:15   4120s] eee: l::1 avDens::0.111022 usedTrk::18207.595746 availTrk::164000.000000 sigTrk::18207.595746
[12/25 14:11:15   4120s] eee: l::2 avDens::0.224325 usedTrk::35869.502750 availTrk::159900.000000 sigTrk::35869.502750
[12/25 14:11:15   4120s] eee: l::3 avDens::0.327005 usedTrk::52320.870491 availTrk::160000.000000 sigTrk::52320.870491
[12/25 14:11:15   4120s] eee: l::4 avDens::0.239220 usedTrk::38203.360017 availTrk::159700.000000 sigTrk::38203.360017
[12/25 14:11:15   4120s] eee: l::5 avDens::0.137196 usedTrk::21484.950000 availTrk::156600.000000 sigTrk::21484.950000
[12/25 14:11:15   4120s] eee: l::6 avDens::0.062467 usedTrk::2761.060005 availTrk::44200.000000 sigTrk::2761.060005
[12/25 14:11:15   4120s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:11:15   4120s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:11:15   4120s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:11:15   4121s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300333 ; uaWl: 1.000000 ; uaWlH: 0.409364 ; aWlH: 0.000000 ; Pmax: 0.872100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/25 14:11:16   4122s] End AAE Lib Interpolated Model. (MEM=3543.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:11:16   4122s] Opening parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d' for reading (mem: 3543.320M)
[12/25 14:11:16   4122s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3543.3M)
[12/25 14:11:16   4122s] AAE_INFO: 4 threads acquired from CTE.
[12/25 14:11:26   4159s] Total number of fetched objects 119022
[12/25 14:11:26   4159s] AAE_INFO-618: Total number of nets in the design is 122585,  97.1 percent of the nets selected for SI analysis
[12/25 14:11:26   4160s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:00.0)
[12/25 14:11:26   4160s] End delay calculation. (MEM=3702.1 CPU=0:00:36.0 REAL=0:00:09.0)
[12/25 14:11:26   4160s] End delay calculation (fullDC). (MEM=3702.1 CPU=0:00:40.3 REAL=0:00:12.0)
[12/25 14:11:26   4160s] *** CDM Built up (cpu=0:00:46.4  real=0:00:14.0  mem= 3702.1M) ***
[12/25 14:11:30   4169s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3733.1M)
[12/25 14:11:30   4169s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/25 14:11:30   4170s] Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 3702.1M)
[12/25 14:11:30   4170s] Starting SI iteration 2
[12/25 14:11:30   4171s] Calculate early delays in OCV mode...
[12/25 14:11:30   4171s] Calculate late delays in OCV mode...
[12/25 14:11:30   4171s] Start delay calculation (fullDC) (4 T). (MEM=3578.24)
[12/25 14:11:31   4171s] End AAE Lib Interpolated Model. (MEM=3578.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:11:31   4173s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/25 14:11:31   4173s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 119022. 
[12/25 14:11:31   4173s] Total number of fetched objects 119022
[12/25 14:11:31   4173s] AAE_INFO-618: Total number of nets in the design is 122585,  0.4 percent of the nets selected for SI analysis
[12/25 14:11:31   4174s] End delay calculation. (MEM=3748.96 CPU=0:00:02.0 REAL=0:00:00.0)
[12/25 14:11:31   4174s] End delay calculation (fullDC). (MEM=3748.96 CPU=0:00:02.5 REAL=0:00:01.0)
[12/25 14:11:31   4174s] *** CDM Built up (cpu=0:00:02.5  real=0:00:01.0  mem= 3749.0M) ***
[12/25 14:11:35   4183s] *** Done Building Timing Graph (cpu=0:01:10 real=0:00:23.0 totSessionCpu=1:09:44 mem=3778.0M)
[12/25 14:11:35   4183s] End AAE Lib Interpolated Model. (MEM=3777.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:11:35   4184s] All LLGs are deleted
[12/25 14:11:35   4184s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3778.0M, EPOCH TIME: 1671999095.740844
[12/25 14:11:35   4184s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3778.0M, EPOCH TIME: 1671999095.741636
[12/25 14:11:35   4184s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3778.0M, EPOCH TIME: 1671999095.803882
[12/25 14:11:35   4184s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3778.0M, EPOCH TIME: 1671999095.809528
[12/25 14:11:35   4184s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3778.0M, EPOCH TIME: 1671999095.816522
[12/25 14:11:35   4184s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.005, MEM:3779.0M, EPOCH TIME: 1671999095.821938
[12/25 14:11:35   4184s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.063, REAL:0.050, MEM:3779.0M, EPOCH TIME: 1671999095.859884
[12/25 14:11:35   4184s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.128, REAL:0.116, MEM:3779.0M, EPOCH TIME: 1671999095.919706
[12/25 14:11:38   4188s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.600  |  1.600  | 33.111  | 28.963  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.658%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:06:47, real = 0:03:43, mem = 3222.1M, totSessionCpu=1:09:48 **
[12/25 14:11:38   4188s] Executing marking Critical Nets1
[12/25 14:11:38   4188s] **INFO: flowCheckPoint #5 OptimizationRecovery
[12/25 14:11:38   4188s] *** Timing Is met
[12/25 14:11:38   4188s] *** Check timing (0:00:00.1)
[12/25 14:11:38   4188s] Running postRoute recovery in postEcoRoute mode
[12/25 14:11:38   4188s] **optDesign ... cpu = 0:06:47, real = 0:03:43, mem = 3222.1M, totSessionCpu=1:09:48 **
[12/25 14:11:40   4191s]   Timing/DRV Snapshot: (TGT)
[12/25 14:11:40   4191s]      Weighted WNS: 0.000
[12/25 14:11:40   4191s]       All  PG WNS: 0.000
[12/25 14:11:40   4191s]       High PG WNS: 0.000
[12/25 14:11:40   4191s]       All  PG TNS: 0.000
[12/25 14:11:40   4191s]       High PG TNS: 0.000
[12/25 14:11:40   4191s]       Low  PG TNS: 0.000
[12/25 14:11:40   4191s]          Tran DRV: 0 (0)
[12/25 14:11:40   4191s]           Cap DRV: 0 (0)
[12/25 14:11:40   4191s]        Fanout DRV: 0 (1)
[12/25 14:11:40   4191s]            Glitch: 0 (0)
[12/25 14:11:40   4191s]    Category Slack: { [L, 1.600] [H, 1.600] [H, 1.600] }
[12/25 14:11:40   4191s] 
[12/25 14:11:40   4191s] Checking setup slack degradation ...
[12/25 14:11:40   4191s] 
[12/25 14:11:40   4191s] Recovery Manager:
[12/25 14:11:40   4191s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[12/25 14:11:40   4191s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000 }, TGT: { 0.000, 0.000 }, Threshold: 0.075) - Skip
[12/25 14:11:40   4191s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[12/25 14:11:40   4191s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/25 14:11:40   4191s] 
[12/25 14:11:40   4191s] Checking DRV degradation...
[12/25 14:11:40   4191s] 
[12/25 14:11:40   4191s] Recovery Manager:
[12/25 14:11:40   4191s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/25 14:11:40   4191s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/25 14:11:40   4191s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/25 14:11:40   4191s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[12/25 14:11:40   4191s] 
[12/25 14:11:40   4191s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/25 14:11:40   4191s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=3608.84M, totSessionCpu=1:09:52).
[12/25 14:11:40   4191s] **optDesign ... cpu = 0:06:50, real = 0:03:45, mem = 3222.1M, totSessionCpu=1:09:52 **
[12/25 14:11:40   4191s] 
[12/25 14:11:40   4191s] Latch borrow mode reset to max_borrow
[12/25 14:11:43   4199s] **INFO: flowCheckPoint #6 FinalSummary
[12/25 14:11:43   4199s] Reported timing to dir ./timingReports
[12/25 14:11:43   4199s] **optDesign ... cpu = 0:06:58, real = 0:03:48, mem = 3236.9M, totSessionCpu=1:10:00 **
[12/25 14:11:43   4199s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3609.3M, EPOCH TIME: 1671999103.357739
[12/25 14:11:43   4200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.094, REAL:0.094, MEM:3609.3M, EPOCH TIME: 1671999103.451925
[12/25 14:11:54   4211s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.600  |  1.600  | 33.111  | 28.963  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.658%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:07:10, real = 0:03:59, mem = 3221.4M, totSessionCpu=1:10:11 **
[12/25 14:11:54   4211s]  ReSet Options after AAE Based Opt flow 
[12/25 14:11:54   4211s] 
[12/25 14:11:54   4211s] TimeStamp Deleting Cell Server Begin ...
[12/25 14:11:54   4211s] Deleting Lib Analyzer.
[12/25 14:11:54   4211s] 
[12/25 14:11:54   4211s] TimeStamp Deleting Cell Server End ...
[12/25 14:11:54   4211s] Opt: RC extraction mode changed to 'detail'
[12/25 14:11:54   4211s] *** Finished optDesign ***
[12/25 14:11:54   4211s] 
[12/25 14:11:54   4211s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:13 real=  0:03:58)
[12/25 14:11:54   4211s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/25 14:11:54   4211s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=  0:01:13 real=  0:01:09)
[12/25 14:11:54   4211s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:02:08 real=0:00:46.2)
[12/25 14:11:54   4211s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/25 14:11:54   4211s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:17.3 real=0:00:12.7)
[12/25 14:11:54   4211s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:23.3 real=0:00:17.9)
[12/25 14:11:54   4211s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:05.9 real=0:00:04.2)
[12/25 14:11:54   4211s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:06.2 real=0:00:04.6)
[12/25 14:11:54   4211s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:01:05 real=0:00:30.0)
[12/25 14:11:54   4211s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:14 real=0:00:26.0)
[12/25 14:11:54   4211s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[12/25 14:11:54   4211s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:11.6 real=0:00:05.0)
[12/25 14:11:54   4211s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/25 14:11:54   4211s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/25 14:11:54   4211s] Info: pop threads available for lower-level modules during optimization.
[12/25 14:11:54   4211s] Info: Destroy the CCOpt slew target map.
[12/25 14:11:54   4211s] clean pInstBBox. size 0
[12/25 14:11:54   4211s] All LLGs are deleted
[12/25 14:11:54   4211s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3609.7M, EPOCH TIME: 1671999114.516023
[12/25 14:11:54   4211s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3609.7M, EPOCH TIME: 1671999114.519055
[12/25 14:11:54   4211s] *** optDesign #5 [finish] : cpu/real = 0:07:06.3/0:03:54.4 (1.8), totSession cpu/real = 1:10:11.8/0:29:19.5 (2.4), mem = 3609.7M
[12/25 14:11:54   4211s] 
[12/25 14:11:54   4211s] =============================================================================================
[12/25 14:11:54   4211s]  Final TAT Report for optDesign #5                                              21.10-p004_1
[12/25 14:11:54   4211s] =============================================================================================
[12/25 14:11:54   4211s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 14:11:54   4211s] ---------------------------------------------------------------------------------------------
[12/25 14:11:54   4211s] [ InitOpt                ]      1   0:00:05.5  (   2.3 % )     0:00:06.9 /  0:00:10.4    1.5
[12/25 14:11:54   4211s] [ DrvOpt                 ]      1   0:00:11.8  (   5.0 % )     0:00:11.8 /  0:00:13.9    1.2
[12/25 14:11:54   4211s] [ ViewPruning            ]     10   0:00:00.6  (   0.2 % )     0:00:00.6 /  0:00:01.2    2.0
[12/25 14:11:54   4211s] [ LayerAssignment        ]      2   0:00:02.6  (   1.1 % )     0:00:02.6 /  0:00:02.6    1.0
[12/25 14:11:54   4211s] [ BuildHoldData          ]      1   0:00:09.3  (   4.0 % )     0:00:42.4 /  0:01:56.5    2.7
[12/25 14:11:54   4211s] [ OptSummaryReport       ]      5   0:00:01.4  (   0.6 % )     0:00:19.7 /  0:00:26.5    1.3
[12/25 14:11:54   4211s] [ DrvReport              ]      9   0:00:16.8  (   7.2 % )     0:00:16.8 /  0:00:24.0    1.4
[12/25 14:11:54   4211s] [ SlackTraversorInit     ]      2   0:00:01.6  (   0.7 % )     0:00:01.6 /  0:00:01.5    1.0
[12/25 14:11:54   4211s] [ CheckPlace             ]      1   0:00:01.4  (   0.6 % )     0:00:01.4 /  0:00:03.1    2.2
[12/25 14:11:54   4211s] [ RefinePlace            ]      1   0:00:02.2  (   1.0 % )     0:00:02.2 /  0:00:03.2    1.4
[12/25 14:11:54   4211s] [ AddFiller              ]      1   0:00:02.8  (   1.2 % )     0:00:02.8 /  0:00:03.5    1.2
[12/25 14:11:54   4211s] [ ClockDrv               ]      1   0:00:10.6  (   4.5 % )     0:00:10.6 /  0:00:12.7    1.2
[12/25 14:11:54   4211s] [ EcoRoute               ]      1   0:00:27.0  (  11.5 % )     0:00:27.0 /  0:01:00.9    2.3
[12/25 14:11:54   4211s] [ ExtractRC              ]      2   0:01:07.9  (  29.0 % )     0:01:07.9 /  0:01:11.0    1.0
[12/25 14:11:54   4211s] [ TimingUpdate           ]     13   0:00:13.9  (   5.9 % )     0:00:59.5 /  0:03:02.1    3.1
[12/25 14:11:54   4211s] [ FullDelayCalc          ]      3   0:00:45.3  (  19.3 % )     0:00:45.5 /  0:02:19.8    3.1
[12/25 14:11:54   4211s] [ TimingReport           ]      5   0:00:02.5  (   1.1 % )     0:00:02.5 /  0:00:05.7    2.3
[12/25 14:11:54   4211s] [ GenerateReports        ]      1   0:00:04.8  (   2.0 % )     0:00:04.8 /  0:00:04.7    1.0
[12/25 14:11:54   4211s] [ MISC                   ]          0:00:06.5  (   2.8 % )     0:00:06.5 /  0:00:09.0    1.4
[12/25 14:11:54   4211s] ---------------------------------------------------------------------------------------------
[12/25 14:11:54   4211s]  optDesign #5 TOTAL                 0:03:54.4  ( 100.0 % )     0:03:54.4 /  0:07:06.3    1.8
[12/25 14:11:54   4211s] ---------------------------------------------------------------------------------------------
[12/25 14:11:54   4211s] 
[12/25 14:11:54   4211s] <CMD> optDesign -postRoute -drv
[12/25 14:11:54   4211s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3192.7M, totSessionCpu=1:10:12 **
[12/25 14:11:54   4211s] **INFO: User settings:
[12/25 14:11:54   4211s] setNanoRouteMode -drouteStartIteration                          0
[12/25 14:11:54   4211s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/25 14:11:54   4211s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/25 14:11:54   4211s] setNanoRouteMode -grouteExpTdStdDelay                           15.6
[12/25 14:11:54   4211s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[12/25 14:11:54   4211s] setNanoRouteMode -routeFillerInstPrefix                         FILL
[12/25 14:11:54   4211s] setNanoRouteMode -routeInsertAntennaDiode                       false
[12/25 14:11:54   4211s] setNanoRouteMode -routeReInsertFillerCellList                   {FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR}
[12/25 14:11:54   4211s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[12/25 14:11:54   4211s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/25 14:11:54   4211s] setNanoRouteMode -routeTopRoutingLayer                          6
[12/25 14:11:54   4211s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[12/25 14:11:54   4211s] setDesignMode -topRoutingLayer                                  M6
[12/25 14:11:54   4211s] setExtractRCMode -basic                                         true
[12/25 14:11:54   4211s] setExtractRCMode -coupled                                       true
[12/25 14:11:54   4211s] setExtractRCMode -engine                                        postRoute
[12/25 14:11:54   4211s] setExtractRCMode -extended                                      false
[12/25 14:11:54   4211s] setExtractRCMode -noCleanRCDB                                   true
[12/25 14:11:54   4211s] setExtractRCMode -nrNetInMemory                                 100000
[12/25 14:11:54   4211s] setUsefulSkewMode -ecoRoute                                     false
[12/25 14:11:54   4211s] setDelayCalMode -enable_high_fanout                             true
[12/25 14:11:54   4211s] setDelayCalMode -engine                                         aae
[12/25 14:11:54   4211s] setDelayCalMode -ignoreNetLoad                                  false
[12/25 14:11:54   4211s] setDelayCalMode -SIAware                                        true
[12/25 14:11:54   4211s] setDelayCalMode -socv_accuracy_mode                             low
[12/25 14:11:54   4211s] setOptMode -activeSetupViews                                    { slowView }
[12/25 14:11:54   4211s] setOptMode -allEndPoints                                        true
[12/25 14:11:54   4211s] setOptMode -autoSetupViews                                      { slowView}
[12/25 14:11:54   4211s] setOptMode -autoTDGRSetupViews                                  { slowView}
[12/25 14:11:54   4211s] setOptMode -deleteInst                                          true
[12/25 14:11:54   4211s] setOptMode -drcMargin                                           0
[12/25 14:11:54   4211s] setOptMode -effort                                              high
[12/25 14:11:54   4211s] setOptMode -fixDrc                                              true
[12/25 14:11:54   4211s] setOptMode -fixFanoutLoad                                       true
[12/25 14:11:54   4211s] setOptMode -fixHoldAllowSetupTnsDegrade                         false
[12/25 14:11:54   4211s] setOptMode -leakagePowerEffort                                  none
[12/25 14:11:54   4211s] setOptMode -preserveAllSequential                               false
[12/25 14:11:54   4211s] setOptMode -preserveAssertions                                  false
[12/25 14:11:54   4211s] setOptMode -setupTargetSlack                                    0
[12/25 14:11:54   4211s] setSIMode -separate_delta_delay_on_data                         true
[12/25 14:11:54   4211s] setSIMode -si_reselection                                       slack
[12/25 14:11:54   4211s] setPlaceMode -place_design_floorplan_mode                       true
[12/25 14:11:54   4211s] setPlaceMode -place_global_clock_gate_aware                     false
[12/25 14:11:54   4211s] setPlaceMode -place_global_cong_effort                          high
[12/25 14:11:54   4211s] setPlaceMode -place_global_place_io_pins                        false
[12/25 14:11:54   4211s] setPlaceMode -timingDriven                                      true
[12/25 14:11:54   4211s] setAnalysisMode -analysisType                                   onChipVariation
[12/25 14:11:54   4211s] setAnalysisMode -checkType                                      setup
[12/25 14:11:54   4211s] setAnalysisMode -clkSrcPath                                     true
[12/25 14:11:54   4211s] setAnalysisMode -clockPropagation                               sdcControl
[12/25 14:11:54   4211s] setAnalysisMode -cppr                                           both
[12/25 14:11:54   4211s] 
[12/25 14:11:54   4211s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/25 14:11:56   4213s] 
[12/25 14:11:56   4213s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 14:11:56   4213s] Summary for sequential cells identification: 
[12/25 14:11:56   4213s]   Identified SBFF number: 148
[12/25 14:11:56   4213s]   Identified MBFF number: 0
[12/25 14:11:56   4213s]   Identified SB Latch number: 0
[12/25 14:11:56   4213s]   Identified MB Latch number: 0
[12/25 14:11:56   4213s]   Not identified SBFF number: 0
[12/25 14:11:56   4213s]   Not identified MBFF number: 0
[12/25 14:11:56   4213s]   Not identified SB Latch number: 0
[12/25 14:11:56   4213s]   Not identified MB Latch number: 0
[12/25 14:11:56   4213s]   Number of sequential cells which are not FFs: 106
[12/25 14:11:56   4213s]  Visiting view : slowView
[12/25 14:11:56   4213s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 14:11:56   4213s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 14:11:56   4213s]  Visiting view : fastView
[12/25 14:11:56   4213s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 14:11:56   4213s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 14:11:56   4213s] TLC MultiMap info (StdDelay):
[12/25 14:11:56   4213s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 14:11:56   4213s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 14:11:56   4213s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 14:11:56   4213s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 14:11:56   4213s]  Setting StdDelay to: 15.6ps
[12/25 14:11:56   4213s] 
[12/25 14:11:56   4213s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 14:11:56   4213s] info: unfix 1 clock instance placement location
[12/25 14:11:56   4213s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/25 14:11:56   4213s] Need call spDPlaceInit before registerPrioInstLoc.
[12/25 14:11:56   4213s] [EEQ-INFO] #EEQ #Cell
[12/25 14:11:56   4213s] [EEQ-INFO] 1    868
[12/25 14:11:56   4213s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/25 14:11:56   4213s] *** optDesign #6 [begin] : totSession cpu/real = 1:10:13.9/0:29:21.6 (2.4), mem = 3607.7M
[12/25 14:11:56   4213s] *** InitOpt #7 [begin] : totSession cpu/real = 1:10:13.9/0:29:21.6 (2.4), mem = 3607.7M
[12/25 14:11:56   4214s] GigaOpt running with 4 threads.
[12/25 14:11:56   4214s] Info: 4 threads available for lower-level modules during optimization.
[12/25 14:11:56   4214s] OPERPROF: Starting DPlace-Init at level 1, MEM:3607.7M, EPOCH TIME: 1671999116.695105
[12/25 14:11:56   4214s] z: 2, totalTracks: 1
[12/25 14:11:56   4214s] z: 4, totalTracks: 1
[12/25 14:11:56   4214s] z: 6, totalTracks: 1
[12/25 14:11:56   4214s] z: 8, totalTracks: 1
[12/25 14:11:56   4214s] #spOpts: VtWidth mergeVia=F 
[12/25 14:11:56   4214s] All LLGs are deleted
[12/25 14:11:56   4214s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3607.7M, EPOCH TIME: 1671999116.773037
[12/25 14:11:56   4214s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3607.7M, EPOCH TIME: 1671999116.773790
[12/25 14:11:56   4214s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3607.7M, EPOCH TIME: 1671999116.834120
[12/25 14:11:56   4214s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3607.7M, EPOCH TIME: 1671999116.840079
[12/25 14:11:56   4214s] Core basic site is TSMC65ADV10TSITE
[12/25 14:11:56   4214s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3607.7M, EPOCH TIME: 1671999116.848150
[12/25 14:11:56   4214s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.006, MEM:3616.4M, EPOCH TIME: 1671999116.853683
[12/25 14:11:56   4214s] Fast DP-INIT is on for default
[12/25 14:11:56   4214s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.067, REAL:0.049, MEM:3609.1M, EPOCH TIME: 1671999116.889383
[12/25 14:11:56   4214s] 
[12/25 14:11:56   4214s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 14:11:56   4214s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.133, REAL:0.116, MEM:3609.1M, EPOCH TIME: 1671999116.949724
[12/25 14:11:57   4214s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3609.1MB).
[12/25 14:11:57   4214s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.357, REAL:0.341, MEM:3609.1M, EPOCH TIME: 1671999117.035894
[12/25 14:11:57   4214s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3609.1M, EPOCH TIME: 1671999117.036256
[12/25 14:11:57   4214s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.019, MEM:3605.1M, EPOCH TIME: 1671999117.055533
[12/25 14:11:57   4214s] 
[12/25 14:11:57   4214s] Creating Lib Analyzer ...
[12/25 14:11:57   4214s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 14:11:57   4214s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 14:11:57   4214s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/25 14:11:57   4214s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 14:11:57   4214s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 14:11:57   4214s] 
[12/25 14:11:57   4214s] {RT default_rc_corner 0 6 6 0}
[12/25 14:11:59   4216s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:10:17 mem=3611.1M
[12/25 14:11:59   4216s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:10:17 mem=3611.1M
[12/25 14:11:59   4216s] Creating Lib Analyzer, finished. 
[12/25 14:11:59   4217s] Effort level <high> specified for reg2reg path_group
[12/25 14:12:00   4220s] Effort level <high> specified for reg2cgate path_group
[12/25 14:12:03   4227s] **optDesign ... cpu = 0:00:16, real = 0:00:09, mem = 3229.8M, totSessionCpu=1:10:28 **
[12/25 14:12:03   4227s] Existing Dirty Nets : 0
[12/25 14:12:03   4227s] New Signature Flow (optDesignCheckOptions) ....
[12/25 14:12:03   4227s] #Taking db snapshot
[12/25 14:12:03   4227s] #Taking db snapshot ... done
[12/25 14:12:03   4227s] OPERPROF: Starting checkPlace at level 1, MEM:3622.1M, EPOCH TIME: 1671999123.598843
[12/25 14:12:03   4227s] z: 2, totalTracks: 1
[12/25 14:12:03   4227s] z: 4, totalTracks: 1
[12/25 14:12:03   4227s] z: 6, totalTracks: 1
[12/25 14:12:03   4227s] z: 8, totalTracks: 1
[12/25 14:12:03   4228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3622.1M, EPOCH TIME: 1671999123.668779
[12/25 14:12:03   4228s] 
[12/25 14:12:03   4228s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 14:12:03   4228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.094, REAL:0.094, MEM:3622.1M, EPOCH TIME: 1671999123.762953
[12/25 14:12:03   4228s] Begin checking placement ... (start mem=3622.1M, init mem=3622.1M)
[12/25 14:12:04   4228s] 
[12/25 14:12:04   4228s] Running CheckPlace using 4 threads!...
[12/25 14:12:04   4231s] 
[12/25 14:12:04   4231s] ...checkPlace MT is done!
[12/25 14:12:04   4231s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3616.1M, EPOCH TIME: 1671999124.902726
[12/25 14:12:04   4231s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.076, REAL:0.076, MEM:3616.1M, EPOCH TIME: 1671999124.979010
[12/25 14:12:04   4231s] *info: Placed = 180569         (Fixed = 12358)
[12/25 14:12:04   4231s] *info: Unplaced = 0           
[12/25 14:12:05   4231s] Placement Density:100.00%(625920/625920)
[12/25 14:12:05   4231s] Placement Density (including fixed std cells):100.00%(640000/640000)
[12/25 14:12:05   4231s] All LLGs are deleted
[12/25 14:12:05   4231s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3616.1M, EPOCH TIME: 1671999125.021227
[12/25 14:12:05   4231s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.057, REAL:0.057, MEM:3616.1M, EPOCH TIME: 1671999125.078205
[12/25 14:12:05   4231s] Finished checkPlace (total: cpu=0:00:03.3, real=0:00:02.0; vio checks: cpu=0:00:03.0, real=0:00:01.0; mem=3616.1M)
[12/25 14:12:05   4231s] OPERPROF: Finished checkPlace at level 1, CPU:3.270, REAL:1.483, MEM:3616.1M, EPOCH TIME: 1671999125.081691
[12/25 14:12:05   4231s]  Initial DC engine is -> aae
[12/25 14:12:05   4231s]  
[12/25 14:12:05   4231s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/25 14:12:05   4231s]  
[12/25 14:12:05   4231s]  
[12/25 14:12:05   4231s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/25 14:12:05   4231s]  
[12/25 14:12:05   4231s] Reset EOS DB
[12/25 14:12:05   4231s] Ignoring AAE DB Resetting ...
[12/25 14:12:05   4231s]  Set Options for AAE Based Opt flow 
[12/25 14:12:05   4231s] *** optDesign -postRoute ***
[12/25 14:12:05   4231s] DRC Margin: user margin 0.0; extra margin 0
[12/25 14:12:05   4231s] Setup Target Slack: user slack 0
[12/25 14:12:05   4231s] Hold Target Slack: user slack 0
[12/25 14:12:05   4231s] All LLGs are deleted
[12/25 14:12:05   4231s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3616.1M, EPOCH TIME: 1671999125.344181
[12/25 14:12:05   4231s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3616.1M, EPOCH TIME: 1671999125.344903
[12/25 14:12:05   4231s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3616.1M, EPOCH TIME: 1671999125.403896
[12/25 14:12:05   4231s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3616.1M, EPOCH TIME: 1671999125.409846
[12/25 14:12:05   4231s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3616.1M, EPOCH TIME: 1671999125.417303
[12/25 14:12:05   4231s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.005, MEM:3617.1M, EPOCH TIME: 1671999125.422565
[12/25 14:12:05   4231s] Fast DP-INIT is on for default
[12/25 14:12:05   4231s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.058, REAL:0.048, MEM:3617.1M, EPOCH TIME: 1671999125.457394
[12/25 14:12:05   4231s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.124, REAL:0.113, MEM:3617.1M, EPOCH TIME: 1671999125.517228
[12/25 14:12:05   4231s] 
[12/25 14:12:05   4231s] TimeStamp Deleting Cell Server Begin ...
[12/25 14:12:05   4231s] Deleting Lib Analyzer.
[12/25 14:12:05   4231s] 
[12/25 14:12:05   4231s] TimeStamp Deleting Cell Server End ...
[12/25 14:12:05   4231s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/25 14:12:05   4231s] 
[12/25 14:12:05   4231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 14:12:05   4231s] Summary for sequential cells identification: 
[12/25 14:12:05   4231s]   Identified SBFF number: 148
[12/25 14:12:05   4231s]   Identified MBFF number: 0
[12/25 14:12:05   4231s]   Identified SB Latch number: 0
[12/25 14:12:05   4231s]   Identified MB Latch number: 0
[12/25 14:12:05   4231s]   Not identified SBFF number: 0
[12/25 14:12:05   4231s]   Not identified MBFF number: 0
[12/25 14:12:05   4231s]   Not identified SB Latch number: 0
[12/25 14:12:05   4231s]   Not identified MB Latch number: 0
[12/25 14:12:05   4231s]   Number of sequential cells which are not FFs: 106
[12/25 14:12:05   4231s]  Visiting view : slowView
[12/25 14:12:05   4231s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 14:12:05   4231s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 14:12:05   4231s]  Visiting view : fastView
[12/25 14:12:05   4231s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 14:12:05   4231s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 14:12:05   4231s] TLC MultiMap info (StdDelay):
[12/25 14:12:05   4231s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 14:12:05   4231s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 14:12:05   4231s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 14:12:05   4231s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 14:12:05   4231s]  Setting StdDelay to: 15.6ps
[12/25 14:12:05   4231s] 
[12/25 14:12:05   4231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 14:12:05   4231s] 
[12/25 14:12:05   4231s] TimeStamp Deleting Cell Server Begin ...
[12/25 14:12:05   4231s] 
[12/25 14:12:05   4231s] TimeStamp Deleting Cell Server End ...
[12/25 14:12:05   4231s] *** InitOpt #7 [finish] : cpu/real = 0:00:18.0/0:00:09.2 (2.0), totSession cpu/real = 1:10:31.9/0:29:30.8 (2.4), mem = 3617.1M
[12/25 14:12:05   4231s] 
[12/25 14:12:05   4231s] =============================================================================================
[12/25 14:12:05   4231s]  Step TAT Report for InitOpt #7                                                 21.10-p004_1
[12/25 14:12:05   4231s] =============================================================================================
[12/25 14:12:05   4231s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 14:12:05   4231s] ---------------------------------------------------------------------------------------------
[12/25 14:12:05   4231s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[12/25 14:12:05   4231s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  24.6 % )     0:00:02.3 /  0:00:02.3    1.0
[12/25 14:12:05   4231s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 14:12:05   4231s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 14:12:05   4231s] [ CheckPlace             ]      1   0:00:01.5  (  16.1 % )     0:00:01.5 /  0:00:03.3    2.2
[12/25 14:12:05   4231s] [ MISC                   ]          0:00:05.4  (  59.0 % )     0:00:05.4 /  0:00:12.4    2.3
[12/25 14:12:05   4231s] ---------------------------------------------------------------------------------------------
[12/25 14:12:05   4231s]  InitOpt #7 TOTAL                   0:00:09.2  ( 100.0 % )     0:00:09.2 /  0:00:18.0    2.0
[12/25 14:12:05   4231s] ---------------------------------------------------------------------------------------------
[12/25 14:12:05   4231s] 
[12/25 14:12:05   4231s] ** INFO : this run is activating 'postRoute' automaton
[12/25 14:12:05   4231s] **INFO: flowCheckPoint #7 InitialSummary
[12/25 14:12:05   4232s] Closing parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d': 119008 access done (mem: 3617.148M)
[12/25 14:12:05   4232s] Extraction called for design 'toplevel_498' of instances=180569 and nets=122585 using extraction engine 'postRoute' at effort level 'low' .
[12/25 14:12:05   4232s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/25 14:12:05   4232s] Type 'man IMPEXT-3530' for more detail.
[12/25 14:12:05   4232s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/25 14:12:05   4232s] RC Extraction called in multi-corner(1) mode.
[12/25 14:12:05   4232s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/25 14:12:05   4232s] Type 'man IMPEXT-6197' for more detail.
[12/25 14:12:06   4232s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/25 14:12:06   4232s] * Layer Id             : 1 - M1
[12/25 14:12:06   4232s]       Thickness        : 0.18
[12/25 14:12:06   4232s]       Min Width        : 0.09
[12/25 14:12:06   4232s]       Layer Dielectric : 4.1
[12/25 14:12:06   4232s] * Layer Id             : 2 - M2
[12/25 14:12:06   4232s]       Thickness        : 0.22
[12/25 14:12:06   4232s]       Min Width        : 0.1
[12/25 14:12:06   4232s]       Layer Dielectric : 4.1
[12/25 14:12:06   4232s] * Layer Id             : 3 - M3
[12/25 14:12:06   4232s]       Thickness        : 0.22
[12/25 14:12:06   4232s]       Min Width        : 0.1
[12/25 14:12:06   4232s]       Layer Dielectric : 4.1
[12/25 14:12:06   4232s] * Layer Id             : 4 - M4
[12/25 14:12:06   4232s]       Thickness        : 0.22
[12/25 14:12:06   4232s]       Min Width        : 0.1
[12/25 14:12:06   4232s]       Layer Dielectric : 4.1
[12/25 14:12:06   4232s] * Layer Id             : 5 - M5
[12/25 14:12:06   4232s]       Thickness        : 0.22
[12/25 14:12:06   4232s]       Min Width        : 0.1
[12/25 14:12:06   4232s]       Layer Dielectric : 4.1
[12/25 14:12:06   4232s] * Layer Id             : 6 - M6
[12/25 14:12:06   4232s]       Thickness        : 0.22
[12/25 14:12:06   4232s]       Min Width        : 0.1
[12/25 14:12:06   4232s]       Layer Dielectric : 4.1
[12/25 14:12:06   4232s] * Layer Id             : 7 - M7
[12/25 14:12:06   4232s]       Thickness        : 0.22
[12/25 14:12:06   4232s]       Min Width        : 0.1
[12/25 14:12:06   4232s]       Layer Dielectric : 4.1
[12/25 14:12:06   4232s] * Layer Id             : 8 - M8
[12/25 14:12:06   4232s]       Thickness        : 0.9
[12/25 14:12:06   4232s]       Min Width        : 0.4
[12/25 14:12:06   4232s]       Layer Dielectric : 4.1
[12/25 14:12:06   4232s] * Layer Id             : 9 - M9
[12/25 14:12:06   4232s]       Thickness        : 0.9
[12/25 14:12:06   4232s]       Min Width        : 0.4
[12/25 14:12:06   4232s]       Layer Dielectric : 4.1
[12/25 14:12:06   4232s] extractDetailRC Option : -outfile /tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d -maxResLength 200  -basic
[12/25 14:12:06   4232s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/25 14:12:06   4232s]       RC Corner Indexes            0   
[12/25 14:12:06   4232s] Capacitance Scaling Factor   : 1.00000 
[12/25 14:12:06   4232s] Coupling Cap. Scaling Factor : 1.00000 
[12/25 14:12:06   4232s] Resistance Scaling Factor    : 1.00000 
[12/25 14:12:06   4232s] Clock Cap. Scaling Factor    : 1.00000 
[12/25 14:12:06   4232s] Clock Res. Scaling Factor    : 1.00000 
[12/25 14:12:06   4232s] Shrink Factor                : 1.00000
[12/25 14:12:09   4235s] LayerId::1 widthSet size::1
[12/25 14:12:09   4235s] LayerId::2 widthSet size::1
[12/25 14:12:09   4235s] LayerId::3 widthSet size::1
[12/25 14:12:09   4235s] LayerId::4 widthSet size::1
[12/25 14:12:09   4235s] LayerId::5 widthSet size::1
[12/25 14:12:09   4235s] LayerId::6 widthSet size::1
[12/25 14:12:09   4235s] LayerId::7 widthSet size::1
[12/25 14:12:09   4235s] LayerId::8 widthSet size::1
[12/25 14:12:09   4235s] LayerId::9 widthSet size::1
[12/25 14:12:09   4235s] eee: pegSigSF::1.070000
[12/25 14:12:09   4235s] Initializing multi-corner resistance tables ...
[12/25 14:12:09   4235s] eee: l::1 avDens::0.111022 usedTrk::18207.595746 availTrk::164000.000000 sigTrk::18207.595746
[12/25 14:12:09   4235s] eee: l::2 avDens::0.224325 usedTrk::35869.502750 availTrk::159900.000000 sigTrk::35869.502750
[12/25 14:12:09   4235s] eee: l::3 avDens::0.327005 usedTrk::52320.870491 availTrk::160000.000000 sigTrk::52320.870491
[12/25 14:12:09   4235s] eee: l::4 avDens::0.239220 usedTrk::38203.360017 availTrk::159700.000000 sigTrk::38203.360017
[12/25 14:12:09   4235s] eee: l::5 avDens::0.137196 usedTrk::21484.950000 availTrk::156600.000000 sigTrk::21484.950000
[12/25 14:12:09   4235s] eee: l::6 avDens::0.062467 usedTrk::2761.060005 availTrk::44200.000000 sigTrk::2761.060005
[12/25 14:12:09   4235s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:12:09   4235s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:12:09   4235s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:12:09   4235s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300333 ; uaWl: 1.000000 ; uaWlH: 0.409364 ; aWlH: 0.000000 ; Pmax: 0.872100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/25 14:12:11   4237s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3617.1M)
[12/25 14:12:11   4237s] Creating parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d' for storing RC.
[12/25 14:12:13   4239s] Extracted 10.0001% (CPU Time= 0:00:04.8  MEM= 3672.7M)
[12/25 14:12:14   4241s] Extracted 20.0001% (CPU Time= 0:00:06.5  MEM= 3672.7M)
[12/25 14:12:16   4243s] Extracted 30.0001% (CPU Time= 0:00:08.1  MEM= 3672.7M)
[12/25 14:12:18   4244s] Extracted 40.0001% (CPU Time= 0:00:09.9  MEM= 3676.7M)
[12/25 14:12:22   4249s] Extracted 50.0002% (CPU Time= 0:00:14.3  MEM= 3676.7M)
[12/25 14:12:24   4251s] Extracted 60.0001% (CPU Time= 0:00:16.3  MEM= 3676.7M)
[12/25 14:12:27   4253s] Extracted 70.0001% (CPU Time= 0:00:19.0  MEM= 3676.7M)
[12/25 14:12:29   4256s] Extracted 80.0001% (CPU Time= 0:00:21.4  MEM= 3676.7M)
[12/25 14:12:31   4258s] Extracted 90.0001% (CPU Time= 0:00:23.2  MEM= 3676.7M)
[12/25 14:12:35   4262s] Extracted 100% (CPU Time= 0:00:27.3  MEM= 3676.7M)
[12/25 14:12:37   4263s] Number of Extracted Resistors     : 2460533
[12/25 14:12:37   4263s] Number of Extracted Ground Cap.   : 2381118
[12/25 14:12:37   4263s] Number of Extracted Coupling Cap. : 5268452
[12/25 14:12:37   4263s] Opening parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d' for reading (mem: 3644.672M)
[12/25 14:12:37   4263s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/25 14:12:37   4264s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3644.7M)
[12/25 14:12:37   4264s] Creating parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb_Filter.rcdb.d' for storing RC.
[12/25 14:12:38   4265s] Closing parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d': 118951 access done (mem: 3648.672M)
[12/25 14:12:39   4265s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3648.672M)
[12/25 14:12:39   4265s] Opening parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d' for reading (mem: 3648.672M)
[12/25 14:12:39   4265s] processing rcdb (/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/25 14:12:39   4267s] Closing parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d': 0 access done (mem: 3648.672M)
[12/25 14:12:39   4267s] Lumped Parasitic Loading Completed (total cpu=0:00:01.9, real=0:00:00.0, current mem=3648.672M)
[12/25 14:12:39   4267s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:35.6  Real Time: 0:00:34.0  MEM: 3648.672M)
[12/25 14:12:40   4268s] Opening parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d' for reading (mem: 3581.918M)
[12/25 14:12:40   4268s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3581.9M)
[12/25 14:12:41   4268s] LayerId::1 widthSet size::1
[12/25 14:12:41   4268s] LayerId::2 widthSet size::1
[12/25 14:12:41   4268s] LayerId::3 widthSet size::1
[12/25 14:12:41   4268s] LayerId::4 widthSet size::1
[12/25 14:12:41   4268s] LayerId::5 widthSet size::1
[12/25 14:12:41   4268s] LayerId::6 widthSet size::1
[12/25 14:12:41   4268s] LayerId::7 widthSet size::1
[12/25 14:12:41   4268s] LayerId::8 widthSet size::1
[12/25 14:12:41   4268s] LayerId::9 widthSet size::1
[12/25 14:12:41   4268s] eee: pegSigSF::1.070000
[12/25 14:12:41   4268s] Initializing multi-corner resistance tables ...
[12/25 14:12:41   4268s] eee: l::1 avDens::0.111022 usedTrk::18207.595746 availTrk::164000.000000 sigTrk::18207.595746
[12/25 14:12:41   4268s] eee: l::2 avDens::0.224325 usedTrk::35869.502750 availTrk::159900.000000 sigTrk::35869.502750
[12/25 14:12:41   4268s] eee: l::3 avDens::0.327005 usedTrk::52320.870491 availTrk::160000.000000 sigTrk::52320.870491
[12/25 14:12:41   4268s] eee: l::4 avDens::0.239220 usedTrk::38203.360017 availTrk::159700.000000 sigTrk::38203.360017
[12/25 14:12:41   4268s] eee: l::5 avDens::0.137196 usedTrk::21484.950000 availTrk::156600.000000 sigTrk::21484.950000
[12/25 14:12:41   4268s] eee: l::6 avDens::0.062467 usedTrk::2761.060005 availTrk::44200.000000 sigTrk::2761.060005
[12/25 14:12:41   4268s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:12:41   4268s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:12:41   4268s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:12:41   4269s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300333 ; uaWl: 1.000000 ; uaWlH: 0.409364 ; aWlH: 0.000000 ; Pmax: 0.872100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/25 14:12:42   4269s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:3581.9M, EPOCH TIME: 1671999162.027292
[12/25 14:12:42   4269s] Deleted 0 physical inst  (cell FILL128A10TR / prefix FILL).
[12/25 14:12:42   4269s] Deleted 63 physical insts (cell FILL64A10TR / prefix FILL).
[12/25 14:12:42   4269s] Deleted 732 physical insts (cell FILL32A10TR / prefix FILL).
[12/25 14:12:42   4269s] Deleted 4512 physical insts (cell FILL16A10TR / prefix FILL).
[12/25 14:12:42   4269s] Deleted 8765 physical insts (cell FILLCAP8A10TR / prefix FILL).
[12/25 14:12:42   4269s] Deleted 11328 physical insts (cell FILL4A10TR / prefix FILL).
[12/25 14:12:42   4269s] Deleted 13225 physical insts (cell FILL2A10TR / prefix FILL).
[12/25 14:12:42   4269s] Deleted 14192 physical insts (cell FILL1A10TR / prefix FILL).
[12/25 14:12:42   4269s] Total physical insts deleted = 52817.
[12/25 14:12:42   4269s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.210, REAL:0.210, MEM:3581.9M, EPOCH TIME: 1671999162.237724
[12/25 14:12:42   4270s] Starting delay calculation for Setup views
[12/25 14:12:42   4270s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/25 14:12:42   4270s] Starting SI iteration 1 using Infinite Timing Windows
[12/25 14:12:42   4270s] #################################################################################
[12/25 14:12:42   4270s] # Design Stage: PostRoute
[12/25 14:12:42   4270s] # Design Name: toplevel_498
[12/25 14:12:42   4270s] # Design Mode: 90nm
[12/25 14:12:42   4270s] # Analysis Mode: MMMC OCV 
[12/25 14:12:42   4270s] # Parasitics Mode: SPEF/RCDB 
[12/25 14:12:42   4270s] # Signoff Settings: SI On 
[12/25 14:12:42   4270s] #################################################################################
[12/25 14:12:44   4275s] Topological Sorting (REAL = 0:00:01.0, MEM = 3587.9M, InitMEM = 3573.9M)
[12/25 14:12:44   4276s] Setting infinite Tws ...
[12/25 14:12:44   4276s] First Iteration Infinite Tw... 
[12/25 14:12:44   4276s] Calculate early delays in OCV mode...
[12/25 14:12:44   4276s] Calculate late delays in OCV mode...
[12/25 14:12:44   4276s] Start delay calculation (fullDC) (4 T). (MEM=3587.9)
[12/25 14:12:45   4277s] End AAE Lib Interpolated Model. (MEM=3600.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:12:46   4279s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/25 14:12:46   4279s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/25 14:12:46   4279s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/25 14:12:46   4279s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/25 14:12:46   4279s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/25 14:12:46   4279s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/25 14:12:46   4279s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/25 14:12:46   4279s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/25 14:12:46   4279s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/25 14:12:46   4279s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/25 14:12:46   4279s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/25 14:12:46   4279s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/25 14:12:46   4279s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/25 14:12:46   4279s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/25 14:12:51   4297s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/25 14:12:51   4297s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/25 14:12:51   4297s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/25 14:12:51   4297s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/25 14:12:51   4297s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/25 14:12:51   4297s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/25 14:12:55   4314s] Total number of fetched objects 119022
[12/25 14:12:55   4314s] AAE_INFO-618: Total number of nets in the design is 122585,  97.1 percent of the nets selected for SI analysis
[12/25 14:12:55   4315s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:00.0)
[12/25 14:12:55   4315s] End delay calculation. (MEM=3730.68 CPU=0:00:35.7 REAL=0:00:09.0)
[12/25 14:12:55   4315s] End delay calculation (fullDC). (MEM=3730.68 CPU=0:00:38.8 REAL=0:00:11.0)
[12/25 14:12:55   4315s] *** CDM Built up (cpu=0:00:45.1  real=0:00:13.0  mem= 3730.7M) ***
[12/25 14:12:59   4324s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3761.7M)
[12/25 14:12:59   4324s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/25 14:12:59   4325s] Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 3730.7M)
[12/25 14:12:59   4325s] Starting SI iteration 2
[12/25 14:12:59   4326s] Calculate early delays in OCV mode...
[12/25 14:12:59   4326s] Calculate late delays in OCV mode...
[12/25 14:12:59   4326s] Start delay calculation (fullDC) (4 T). (MEM=3582.82)
[12/25 14:13:00   4326s] End AAE Lib Interpolated Model. (MEM=3582.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:13:00   4328s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/25 14:13:00   4328s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 119022. 
[12/25 14:13:00   4328s] Total number of fetched objects 119022
[12/25 14:13:00   4328s] AAE_INFO-618: Total number of nets in the design is 122585,  0.4 percent of the nets selected for SI analysis
[12/25 14:13:00   4328s] End delay calculation. (MEM=3753.62 CPU=0:00:01.7 REAL=0:00:00.0)
[12/25 14:13:00   4328s] End delay calculation (fullDC). (MEM=3753.62 CPU=0:00:02.2 REAL=0:00:01.0)
[12/25 14:13:00   4328s] *** CDM Built up (cpu=0:00:02.3  real=0:00:01.0  mem= 3753.6M) ***
[12/25 14:13:03   4335s] *** Done Building Timing Graph (cpu=0:01:05 real=0:00:21.0 totSessionCpu=1:12:15 mem=3782.6M)
[12/25 14:13:03   4335s] End AAE Lib Interpolated Model. (MEM=3782.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:13:03   4336s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3782.6M, EPOCH TIME: 1671999183.813225
[12/25 14:13:03   4336s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.081, REAL:0.081, MEM:3782.6M, EPOCH TIME: 1671999183.894228
[12/25 14:13:06   4339s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.600  |  1.600  | 33.111  | 28.963  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.658%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:02:08, real = 0:01:12, mem = 3221.2M, totSessionCpu=1:12:20 **
[12/25 14:13:06   4340s] Setting latch borrow mode to budget during optimization.
[12/25 14:13:09   4351s] Info: Done creating the CCOpt slew target map.
[12/25 14:13:09   4351s] **INFO: flowCheckPoint #8 OptimizationPass1
[12/25 14:13:09   4351s] Glitch fixing enabled
[12/25 14:13:09   4351s] *** ClockDrv #2 [begin] : totSession cpu/real = 1:12:31.3/0:30:35.0 (2.4), mem = 3642.8M
[12/25 14:13:09   4351s] Running CCOpt-PRO on entire clock network
[12/25 14:13:10   4351s] Net route status summary:
[12/25 14:13:10   4351s]   Clock:       359 (unrouted=0, trialRouted=0, noStatus=0, routed=359, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 14:13:10   4351s]   Non-clock: 122226 (unrouted=3634, trialRouted=0, noStatus=0, routed=118592, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3634, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 14:13:10   4351s] Clock tree cells fixed by user: 0 out of 355 (0%)
[12/25 14:13:10   4351s] PRO...
[12/25 14:13:10   4351s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/25 14:13:10   4351s] Initializing clock structures...
[12/25 14:13:10   4351s]   Creating own balancer
[12/25 14:13:10   4351s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/25 14:13:10   4351s]   Removing CTS place status from clock tree and sinks.
[12/25 14:13:10   4351s]   Removed CTS place status from 355 clock cells (out of 365 ) and 0 clock sinks (out of 1 ).
[12/25 14:13:10   4352s]   Initializing legalizer
[12/25 14:13:10   4352s]   Using cell based legalization.
[12/25 14:13:10   4352s]   Leaving CCOpt scope - Initializing placement interface...
[12/25 14:13:10   4352s] OPERPROF: Starting DPlace-Init at level 1, MEM:3642.8M, EPOCH TIME: 1671999190.658188
[12/25 14:13:10   4352s] z: 2, totalTracks: 1
[12/25 14:13:10   4352s] z: 4, totalTracks: 1
[12/25 14:13:10   4352s] z: 6, totalTracks: 1
[12/25 14:13:10   4352s] z: 8, totalTracks: 1
[12/25 14:13:10   4352s] #spOpts: VtWidth mergeVia=F 
[12/25 14:13:10   4352s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3642.8M, EPOCH TIME: 1671999190.765960
[12/25 14:13:10   4352s] 
[12/25 14:13:10   4352s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 14:13:10   4352s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.154, REAL:0.154, MEM:3642.8M, EPOCH TIME: 1671999190.920327
[12/25 14:13:10   4352s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3642.8MB).
[12/25 14:13:10   4352s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.286, REAL:0.287, MEM:3642.8M, EPOCH TIME: 1671999190.945259
[12/25 14:13:10   4352s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/25 14:13:10   4352s] Default power domain name = toplevel_498
[12/25 14:13:10   4352s] .Load db... (mem=3642.8M)
[12/25 14:13:10   4352s] (I)      Read data from FE... (mem=3642.8M)
[12/25 14:13:11   4352s] (I)      Number of ignored instance 0
[12/25 14:13:11   4352s] (I)      Number of inbound cells 0
[12/25 14:13:11   4352s] (I)      Number of opened ILM blockages 0
[12/25 14:13:11   4352s] (I)      Number of instances temporarily fixed by detailed placement 42608
[12/25 14:13:11   4352s] (I)      numMoveCells=85144, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[12/25 14:13:11   4352s] (I)      cell height: 4000, count: 115749
[12/25 14:13:11   4352s] (I)      Read rows... (mem=3674.6M)
[12/25 14:13:11   4352s] (I)      Done Read rows (cpu=0.000s, mem=3674.6M)
[12/25 14:13:11   4352s] (I)      Done Read data from FE (cpu=0.172s, mem=3674.6M)
[12/25 14:13:11   4352s] (I)      Done Load db (cpu=0.172s, mem=3674.6M)
[12/25 14:13:11   4352s] (I)      Constructing placeable region... (mem=3674.6M)
[12/25 14:13:11   4352s] (I)      Constructing bin map
[12/25 14:13:11   4352s] (I)      Initialize bin information with width=40000 height=40000
[12/25 14:13:11   4352s] (I)      Done constructing bin map
[12/25 14:13:11   4352s] (I)      Removing 0 blocked bin with high fixed inst density
[12/25 14:13:11   4352s] (I)      Compute region effective width... (mem=3674.6M)
[12/25 14:13:11   4352s] (I)      Done Compute region effective width (cpu=0.001s, mem=3674.6M)
[12/25 14:13:11   4352s] (I)      Done Constructing placeable region (cpu=0.042s, mem=3674.6M)
[12/25 14:13:11   4352s]   Legalizer reserving space for clock trees
[12/25 14:13:11   4352s]   Accumulated time to calculate placeable region: 0.0192
[12/25 14:13:11   4352s]   Accumulated time to calculate placeable region: 0.0192
[12/25 14:13:11   4352s]   Accumulated time to calculate placeable region: 0.0192
[12/25 14:13:11   4352s]   Accumulated time to calculate placeable region: 0.0192
[12/25 14:13:11   4352s]   Accumulated time to calculate placeable region: 0.0193
[12/25 14:13:11   4352s]   Accumulated time to calculate placeable region: 0.0193
[12/25 14:13:11   4352s]   Accumulated time to calculate placeable region: 0.0193
[12/25 14:13:11   4352s]   Accumulated time to calculate placeable region: 0.0193
[12/25 14:13:11   4352s]   Accumulated time to calculate placeable region: 0.0193
[12/25 14:13:11   4352s]   Accumulated time to calculate placeable region: 0.0193
[12/25 14:13:11   4352s]   Accumulated time to calculate placeable region: 0.0193
[12/25 14:13:11   4352s]   Reconstructing clock tree datastructures, skew aware...
[12/25 14:13:11   4352s]     Validating CTS configuration...
[12/25 14:13:11   4352s]     Checking module port directions...
[12/25 14:13:11   4352s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 14:13:11   4352s]     Non-default CCOpt properties:
[12/25 14:13:11   4352s]       Public non-default CCOpt properties:
[12/25 14:13:11   4352s]         adjacent_rows_legal: true (default: false)
[12/25 14:13:11   4352s]         buffer_cells is set for at least one object
[12/25 14:13:11   4352s]         cannot_merge_reason is set for at least one object
[12/25 14:13:11   4352s]         cell_density is set for at least one object
[12/25 14:13:11   4352s]         cell_halo_rows: 0 (default: 1)
[12/25 14:13:11   4352s]         cell_halo_sites: 0 (default: 4)
[12/25 14:13:11   4352s]         exclusive_sinks_rank is set for at least one object
[12/25 14:13:11   4352s]         route_type is set for at least one object
[12/25 14:13:11   4352s]         target_insertion_delay is set for at least one object
[12/25 14:13:11   4352s]         target_skew is set for at least one object
[12/25 14:13:11   4352s]         target_skew_wire is set for at least one object
[12/25 14:13:11   4352s]       Private non-default CCOpt properties:
[12/25 14:13:11   4352s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/25 14:13:11   4352s]         clock_nets_detailed_routed: 1 (default: false)
[12/25 14:13:11   4352s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[12/25 14:13:11   4352s]         force_design_routing_status: 1 (default: auto)
[12/25 14:13:11   4352s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/25 14:13:11   4352s]     Route type trimming info:
[12/25 14:13:11   4352s]       No route type modifications were made.
[12/25 14:13:11   4352s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/25 14:13:11   4352s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/25 14:13:11   4352s] End AAE Lib Interpolated Model. (MEM=3674.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:13:11   4352s]     Accumulated time to calculate placeable region: 0.0195
[12/25 14:13:11   4352s] (I)      Initializing Steiner engine. 
[12/25 14:13:11   4352s] (I)      ==================== Layers =====================
[12/25 14:13:11   4352s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 14:13:11   4352s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/25 14:13:11   4352s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 14:13:11   4352s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/25 14:13:11   4352s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/25 14:13:11   4352s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/25 14:13:11   4352s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/25 14:13:11   4352s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/25 14:13:11   4352s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/25 14:13:11   4352s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/25 14:13:11   4352s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/25 14:13:11   4352s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/25 14:13:11   4352s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/25 14:13:11   4352s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/25 14:13:11   4352s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/25 14:13:11   4352s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/25 14:13:11   4352s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/25 14:13:11   4352s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/25 14:13:11   4352s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/25 14:13:11   4352s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/25 14:13:11   4352s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 14:13:11   4352s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/25 14:13:11   4352s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/25 14:13:11   4352s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/25 14:13:11   4352s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/25 14:13:11   4352s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/25 14:13:11   4352s] (I)      +-----+----+---------+---------+--------+-------+
[12/25 14:13:11   4353s]     Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 1 of 5 cells
[12/25 14:13:11   4353s]     Original list had 5 cells:
[12/25 14:13:11   4353s]     BUFX16MA10TR BUFX16BA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/25 14:13:11   4353s]     New trimmed list has 4 cells:
[12/25 14:13:11   4353s]     BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0197
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0198
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0198
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0204
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0205
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0205
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0206
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0206
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0206
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0206
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0207
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0207
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0207
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0207
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0208
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0258
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.026
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0302
[12/25 14:13:11   4353s]     Library trimming inverters in power domain auto-default and half-corner slowDC:setup.late removed 9 of 20 cells
[12/25 14:13:11   4353s]     Original list had 20 cells:
[12/25 14:13:11   4353s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3P5BA10TR INVX3BA10TR INVX2P5BA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX1P2BA10TR INVX1BA10TR INVX0P8BA10TR INVX0P7BA10TR INVX0P6BA10TR INVX0P5BA10TR 
[12/25 14:13:11   4353s]     New trimmed list has 11 cells:
[12/25 14:13:11   4353s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR 
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0304
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0306
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0306
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0307
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0308
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0308
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0309
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.031
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0311
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0311
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0312
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0312
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0313
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0314
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0314
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0315
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0316
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0316
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0317
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0351
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0352
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0353
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0353
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0352
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0353
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0352
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0354
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0354
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0356
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0356
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0356
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0357
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0357
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0358
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0359
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.036
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.036
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0361
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.036
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0361
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0362
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0362
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0363
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0363
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0364
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0364
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0364
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0365
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0366
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0366
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0367
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0368
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0368
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0369
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.037
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.037
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0371
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0369
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0372
[12/25 14:13:11   4353s]     Accumulated time to calculate placeable region: 0.0372
[12/25 14:13:11   4353s] Accumulated time to calculate placeable region: 0.0373
[12/25 14:13:14   4355s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/25 14:13:14   4355s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/25 14:13:14   4355s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/25 14:13:14   4355s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/25 14:13:14   4355s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/25 14:13:14   4355s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/25 14:13:14   4355s]     Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1> my_clk:
[12/25 14:13:14   4355s]     Non-default CCOpt properties:
[12/25 14:13:14   4355s]       Public non-default CCOpt properties:
[12/25 14:13:14   4355s]         cell_density: 1 (default: 0.75)
[12/25 14:13:14   4355s]         route_type (leaf): default_route_type_leaf (default: default)
[12/25 14:13:14   4355s]         route_type (top): default_route_type_nonleaf (default: default)
[12/25 14:13:14   4355s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/25 14:13:14   4355s]       No private non-default CCOpt properties
[12/25 14:13:14   4355s]     For power domain auto-default:
[12/25 14:13:14   4355s]       Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/25 14:13:14   4355s]       Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/25 14:13:14   4355s]       Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/25 14:13:14   4355s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 634240.000um^2
[12/25 14:13:14   4355s]     Top Routing info:
[12/25 14:13:14   4355s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/25 14:13:14   4355s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/25 14:13:14   4355s]     Trunk Routing info:
[12/25 14:13:14   4355s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/25 14:13:14   4355s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/25 14:13:14   4355s]     Leaf Routing info:
[12/25 14:13:14   4355s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/25 14:13:14   4355s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/25 14:13:14   4355s]     For timing_corner slowDC:setup, late and power domain auto-default:
[12/25 14:13:14   4355s]       Slew time target (leaf):    0.118ns
[12/25 14:13:14   4355s]       Slew time target (trunk):   0.118ns
[12/25 14:13:14   4355s]       Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/25 14:13:14   4355s]       Buffer unit delay: 0.058ns
[12/25 14:13:14   4355s]       Buffer max distance: 650.909um
[12/25 14:13:14   4355s]     Fastest wire driving cells and distances:
[12/25 14:13:14   4355s]       Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/25 14:13:14   4355s]       Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/25 14:13:14   4355s]       Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/25 14:13:14   4355s]     
[12/25 14:13:14   4355s]     
[12/25 14:13:14   4355s]     Logic Sizing Table:
[12/25 14:13:14   4355s]     
[12/25 14:13:14   4355s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 14:13:14   4355s]     Cell              Instance count    Source         Eligible library cells
[12/25 14:13:14   4355s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 14:13:14   4355s]     BUFZX8MA10TR            1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
[12/25 14:13:14   4355s]     NAND2X1AA10TR           1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
[12/25 14:13:14   4355s]     NOR2X0P7MA10TR          1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/25 14:13:14   4355s]     NOR2X2MA10TR            1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/25 14:13:14   4355s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/25 14:13:14   4355s]     
[12/25 14:13:14   4355s]     
[12/25 14:13:14   4355s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
[12/25 14:13:14   4355s]       Sources:                     pin clk
[12/25 14:13:14   4355s]       Total number of sinks:       9
[12/25 14:13:14   4355s]       Delay constrained sinks:     9
[12/25 14:13:14   4355s]       Constrains:                  default
[12/25 14:13:14   4355s]       Non-leaf sinks:              3
[12/25 14:13:14   4355s]       Ignore pins:                 0
[12/25 14:13:14   4355s]      Timing corner slowDC:setup.late:
[12/25 14:13:14   4355s]       Skew target:                 0.058ns
[12/25 14:13:14   4355s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
[12/25 14:13:14   4355s]       Sources:                     pin clk
[12/25 14:13:14   4355s]       Total number of sinks:       6
[12/25 14:13:14   4355s]       Delay constrained sinks:     6
[12/25 14:13:14   4355s]       Constrains:                  default
[12/25 14:13:14   4355s]       Non-leaf sinks:              3
[12/25 14:13:14   4355s]       Ignore pins:                 0
[12/25 14:13:14   4355s]      Timing corner slowDC:setup.late:
[12/25 14:13:14   4355s]       Skew target:                 0.058ns
[12/25 14:13:14   4355s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_2_/mode:
[12/25 14:13:14   4355s]       Sources:                     pin clk
[12/25 14:13:14   4355s]       Total number of sinks:       6
[12/25 14:13:14   4355s]       Delay constrained sinks:     6
[12/25 14:13:14   4355s]       Constrains:                  default
[12/25 14:13:14   4355s]       Non-leaf sinks:              3
[12/25 14:13:14   4355s]       Ignore pins:                 0
[12/25 14:13:14   4355s]      Timing corner slowDC:setup.late:
[12/25 14:13:14   4355s]       Skew target:                 0.058ns
[12/25 14:13:14   4355s]     Clock tree balancer configuration for skew_group my_clk/mode:
[12/25 14:13:14   4355s]       Sources:                     pin clk
[12/25 14:13:14   4355s]       Total number of sinks:       30609
[12/25 14:13:14   4355s]       Delay constrained sinks:     30586
[12/25 14:13:14   4355s]       Constrains:                  default
[12/25 14:13:14   4355s]       Non-leaf sinks:              0
[12/25 14:13:14   4355s]       Ignore pins:                 0
[12/25 14:13:14   4355s]      Timing corner slowDC:setup.late:
[12/25 14:13:14   4355s]       Skew target:                 0.058ns
[12/25 14:13:14   4355s]     Primary reporting skew groups are:
[12/25 14:13:14   4355s]     skew_group my_clk/mode with 30609 clock sinks
[12/25 14:13:14   4355s]     
[12/25 14:13:14   4355s]     Clock DAG stats initial state:
[12/25 14:13:14   4355s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 14:13:14   4355s]       misc counts      : r=4, pp=2
[12/25 14:13:14   4355s]       cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 14:13:14   4355s]       hp wire lengths  : top=0.000um, trunk=8559.600um, leaf=29585.700um, total=38145.300um
[12/25 14:13:14   4355s]     Clock DAG library cell distribution initial state {count}:
[12/25 14:13:14   4355s]        Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 14:13:14   4355s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 14:13:14   4355s]       NICGs: AND2X8MA10TR: 1 
[12/25 14:13:14   4355s]      Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 14:13:14   4356s]     Clock DAG hash initial state: 7197566169796984691 4101987124386404891
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     Distribution of half-perimeter wire length by ICG depth:
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     ------------------------------------------------------------------------------
[12/25 14:13:14   4356s]     Min ICG    Max ICG    Count    HPWL
[12/25 14:13:14   4356s]     Depth      Depth               (um)
[12/25 14:13:14   4356s]     ------------------------------------------------------------------------------
[12/25 14:13:14   4356s]        0          0        356     [min=4, max=720, avg=104, sd=64, total=37131]
[12/25 14:13:14   4356s]        0          1          3     [min=396, max=879, avg=635, sd=241, total=1906]
[12/25 14:13:14   4356s]     ------------------------------------------------------------------------------
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/25 14:13:14   4356s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     Layer information for route type default_route_type_leaf:
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     --------------------------------------------------------------------
[12/25 14:13:14   4356s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/25 14:13:14   4356s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/25 14:13:14   4356s]     --------------------------------------------------------------------
[12/25 14:13:14   4356s]     M1       N            H          1.778         0.160         0.284
[12/25 14:13:14   4356s]     M2       N            V          1.400         0.174         0.244
[12/25 14:13:14   4356s]     M3       Y            H          1.400         0.174         0.244
[12/25 14:13:14   4356s]     M4       Y            V          1.400         0.174         0.244
[12/25 14:13:14   4356s]     M5       N            H          1.400         0.174         0.244
[12/25 14:13:14   4356s]     M6       N            V          1.400         0.174         0.244
[12/25 14:13:14   4356s]     M7       N            H          1.400         0.174         0.244
[12/25 14:13:14   4356s]     M8       N            V          0.055         0.208         0.011
[12/25 14:13:14   4356s]     M9       N            H          0.055         0.194         0.011
[12/25 14:13:14   4356s]     --------------------------------------------------------------------
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/25 14:13:14   4356s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     Layer information for route type default_route_type_nonleaf:
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     --------------------------------------------------------------------
[12/25 14:13:14   4356s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/25 14:13:14   4356s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/25 14:13:14   4356s]     --------------------------------------------------------------------
[12/25 14:13:14   4356s]     M1       N            H          1.778         0.243         0.431
[12/25 14:13:14   4356s]     M2       N            V          1.400         0.267         0.374
[12/25 14:13:14   4356s]     M3       Y            H          1.400         0.267         0.374
[12/25 14:13:14   4356s]     M4       Y            V          1.400         0.267         0.374
[12/25 14:13:14   4356s]     M5       N            H          1.400         0.267         0.374
[12/25 14:13:14   4356s]     M6       N            V          1.400         0.267         0.374
[12/25 14:13:14   4356s]     M7       N            H          1.400         0.267         0.374
[12/25 14:13:14   4356s]     M8       N            V          0.055         0.293         0.016
[12/25 14:13:14   4356s]     M9       N            H          0.055         0.308         0.017
[12/25 14:13:14   4356s]     --------------------------------------------------------------------
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/25 14:13:14   4356s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     Layer information for route type default_route_type_nonleaf:
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     --------------------------------------------------------------------
[12/25 14:13:14   4356s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/25 14:13:14   4356s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/25 14:13:14   4356s]     --------------------------------------------------------------------
[12/25 14:13:14   4356s]     M1       N            H          1.778         0.160         0.284
[12/25 14:13:14   4356s]     M2       N            V          1.400         0.174         0.244
[12/25 14:13:14   4356s]     M3       Y            H          1.400         0.174         0.244
[12/25 14:13:14   4356s]     M4       Y            V          1.400         0.174         0.244
[12/25 14:13:14   4356s]     M5       N            H          1.400         0.174         0.244
[12/25 14:13:14   4356s]     M6       N            V          1.400         0.174         0.244
[12/25 14:13:14   4356s]     M7       N            H          1.400         0.174         0.244
[12/25 14:13:14   4356s]     M8       N            V          0.055         0.208         0.011
[12/25 14:13:14   4356s]     M9       N            H          0.055         0.194         0.011
[12/25 14:13:14   4356s]     --------------------------------------------------------------------
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     Via selection for estimated routes (rule default):
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     ------------------------------------------------------------
[12/25 14:13:14   4356s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/25 14:13:14   4356s]     Range                (Ohm)    (fF)     (fs)     Only
[12/25 14:13:14   4356s]     ------------------------------------------------------------
[12/25 14:13:14   4356s]     M1-M2    VIA1_V      1.500    0.000    0.000    false
[12/25 14:13:14   4356s]     M2-M3    VIA2_X      1.500    0.000    0.000    false
[12/25 14:13:14   4356s]     M3-M4    VIA3_X      1.500    0.000    0.000    false
[12/25 14:13:14   4356s]     M4-M5    VIA4_X      1.500    0.000    0.000    false
[12/25 14:13:14   4356s]     M5-M6    VIA5_X      1.500    0.000    0.000    false
[12/25 14:13:14   4356s]     M6-M7    VIA6_X      1.500    0.000    0.000    false
[12/25 14:13:14   4356s]     M7-M8    VIA7_X      0.220    0.000    0.000    false
[12/25 14:13:14   4356s]     M8-M9    VIA8_X      0.220    0.000    0.000    false
[12/25 14:13:14   4356s]     ------------------------------------------------------------
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/25 14:13:14   4356s]     No ideal or dont_touch nets found in the clock tree
[12/25 14:13:14   4356s]     No dont_touch hnets found in the clock tree
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     Total number of dont_touch hpins in the clock network: 2
[12/25 14:13:14   4356s]       Large numbers of dont_touch hpins may damage runtime and QoR.
[12/25 14:13:14   4356s]       Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     Summary of reasons for dont_touch hpins in the clock network:
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     -----------------------
[12/25 14:13:14   4356s]     Reason            Count
[12/25 14:13:14   4356s]     -----------------------
[12/25 14:13:14   4356s]     sdc_constraint      2
[12/25 14:13:14   4356s]     -----------------------
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     Summary of dont_touch hpins in the clock network representing physical hierarchy:
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     ---------------------
[12/25 14:13:14   4356s]     Type            Count
[12/25 14:13:14   4356s]     ---------------------
[12/25 14:13:14   4356s]     ilm               0
[12/25 14:13:14   4356s]     partition         0
[12/25 14:13:14   4356s]     power_domain      0
[12/25 14:13:14   4356s]     fence             0
[12/25 14:13:14   4356s]     none              2
[12/25 14:13:14   4356s]     ---------------------
[12/25 14:13:14   4356s]     Total             2
[12/25 14:13:14   4356s]     ---------------------
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     Checking for illegal sizes of clock logic instances...
[12/25 14:13:14   4356s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     Filtering reasons for cell type: buffer
[12/25 14:13:14   4356s]     =======================================
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     -------------------------------------------------------------------
[12/25 14:13:14   4356s]     Clock trees    Power domain    Reason              Library cells
[12/25 14:13:14   4356s]     -------------------------------------------------------------------
[12/25 14:13:14   4356s]     all            auto-default    Library trimming    { BUFX16BA10TR }
[12/25 14:13:14   4356s]     -------------------------------------------------------------------
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     Filtering reasons for cell type: inverter
[12/25 14:13:14   4356s]     =========================================
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/25 14:13:14   4356s]     Clock trees    Power domain    Reason                         Library cells
[12/25 14:13:14   4356s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/25 14:13:14   4356s]     all            auto-default    Library trimming               { INVX0P5BA10TR INVX0P6BA10TR INVX0P7BA10TR INVX0P8BA10TR INVX1P2BA10TR
[12/25 14:13:14   4356s]                                                                     INVX1P4BA10TR INVX1P7BA10TR INVX2P5BA10TR INVX3P5BA10TR }
[12/25 14:13:14   4356s]     all            auto-default    Unbalanced rise/fall delays    { INVX0P5MA10TR INVX0P6MA10TR INVX0P7MA10TR INVX0P8MA10TR INVX11MA10TR
[12/25 14:13:14   4356s]                                                                     INVX13MA10TR INVX16MA10TR INVX1MA10TR INVX1P2MA10TR INVX1P4MA10TR
[12/25 14:13:14   4356s]                                                                     INVX1P7MA10TR INVX2MA10TR INVX2P5MA10TR INVX3MA10TR INVX3P5MA10TR
[12/25 14:13:14   4356s]                                                                     INVX4MA10TR INVX5MA10TR INVX6MA10TR INVX7P5MA10TR INVX9MA10TR }
[12/25 14:13:14   4356s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     
[12/25 14:13:14   4356s]     Validating CTS configuration done. (took cpu=0:00:03.5 real=0:00:03.5)
[12/25 14:13:14   4356s]     CCOpt configuration status: all checks passed.
[12/25 14:13:14   4356s]   Reconstructing clock tree datastructures, skew aware done.
[12/25 14:13:14   4356s] Initializing clock structures done.
[12/25 14:13:14   4356s] PRO...
[12/25 14:13:14   4356s]   PRO active optimizations:
[12/25 14:13:14   4356s]    - DRV fixing with sizing
[12/25 14:13:14   4356s]   
[12/25 14:13:14   4356s]   Detected clock skew data from CTS
[12/25 14:13:14   4356s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/25 14:13:15   4357s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.2)
[12/25 14:13:15   4357s]   Clock DAG stats PRO initial state:
[12/25 14:13:15   4357s]     cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 14:13:15   4357s]     misc counts      : r=4, pp=2
[12/25 14:13:15   4357s]     cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 14:13:15   4357s]     cell capacitance : b=2.223pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.255pF
[12/25 14:13:15   4357s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 14:13:15   4357s]     wire capacitance : top=0.000pF, trunk=1.500pF, leaf=16.166pF, total=17.666pF
[12/25 14:13:15   4357s]     wire lengths     : top=0.000um, trunk=12229.200um, leaf=124111.060um, total=136340.260um
[12/25 14:13:15   4357s]     hp wire lengths  : top=0.000um, trunk=8559.600um, leaf=29585.700um, total=38145.300um
[12/25 14:13:15   4357s]   Clock DAG net violations PRO initial state:
[12/25 14:13:15   4357s]     Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[12/25 14:13:15   4357s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/25 14:13:15   4357s]     Trunk : target=0.118ns count=42 avg=0.075ns sd=0.033ns min=0.000ns max=0.120ns {17 <= 0.071ns, 9 <= 0.094ns, 10 <= 0.106ns, 4 <= 0.112ns, 1 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/25 14:13:15   4357s]     Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.021ns max=0.105ns {8 <= 0.071ns, 171 <= 0.094ns, 141 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 14:13:15   4357s]   Clock DAG library cell distribution PRO initial state {count}:
[12/25 14:13:15   4357s]      Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 14:13:15   4357s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 14:13:15   4357s]     NICGs: AND2X8MA10TR: 1 
[12/25 14:13:15   4357s]    Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 14:13:15   4357s]   Clock DAG hash PRO initial state: 7197566169796984691 4101987124386404891
[12/25 14:13:15   4357s]   Clock DAG hash PRO initial state: 7197566169796984691 4101987124386404891
[12/25 14:13:15   4357s]   Primary reporting skew groups PRO initial state:
[12/25 14:13:15   4357s]     skew_group default.my_clk/mode: unconstrained
[12/25 14:13:15   4357s]         min path sink: vproc_top_genblk3_icache_way1/lines_reg_30__51_/CK
[12/25 14:13:15   4357s]         max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__394_/CK
[12/25 14:13:15   4357s]   Skew group summary PRO initial state:
[12/25 14:13:15   4357s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.197, max=0.200, avg=0.199, sd=0.001], skew [0.003 vs 0.058], 100% {0.197, 0.200} (wid=0.071 ws=0.005) (gid=0.131 gs=0.002)
[12/25 14:13:15   4357s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.200, max=0.200, avg=0.200, sd=0.000], skew [0.000 vs 0.058], 100% {0.200, 0.200} (wid=0.071 ws=0.000) (gid=0.129 gs=0.000)
[12/25 14:13:16   4358s]     skew_group my_clk/mode: insertion delay [min=0.433, max=0.491, avg=0.471, sd=0.012], skew [0.057 vs 0.058], 100% {0.433, 0.491} (wid=0.132 ws=0.072) (gid=0.397 gs=0.053)
[12/25 14:13:16   4358s]   Recomputing CTS skew targets...
[12/25 14:13:16   4358s]   Resolving skew group constraints...
[12/25 14:13:17   4359s]     Solving LP: 3 skew groups; 23 fragments, 36 fraglets and 37 vertices; 113 variables and 339 constraints; tolerance 1
[12/25 14:13:17   4359s]   Resolving skew group constraints done.
[12/25 14:13:17   4359s]   Recomputing CTS skew targets done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/25 14:13:17   4359s]   PRO Fixing DRVs...
[12/25 14:13:17   4359s]     Clock DAG hash before 'PRO Fixing DRVs': 7197566169796984691 4101987124386404891
[12/25 14:13:17   4359s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/25 14:13:17   4359s]     CCOpt-PRO: considered: 359, tested: 359, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[12/25 14:13:17   4359s]     
[12/25 14:13:17   4359s]     PRO Statistics: Fix DRVs (cell sizing):
[12/25 14:13:17   4359s]     =======================================
[12/25 14:13:17   4359s]     
[12/25 14:13:17   4359s]     Cell changes by Net Type:
[12/25 14:13:17   4359s]     
[12/25 14:13:17   4359s]     -------------------------------------------------------------------------------------------------
[12/25 14:13:17   4359s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/25 14:13:17   4359s]     -------------------------------------------------------------------------------------------------
[12/25 14:13:17   4359s]     top                0            0           0            0                    0                0
[12/25 14:13:17   4359s]     trunk              0            0           0            0                    0                0
[12/25 14:13:17   4359s]     leaf               0            0           0            0                    0                0
[12/25 14:13:17   4359s]     -------------------------------------------------------------------------------------------------
[12/25 14:13:17   4359s]     Total              0            0           0            0                    0                0
[12/25 14:13:17   4359s]     -------------------------------------------------------------------------------------------------
[12/25 14:13:17   4359s]     
[12/25 14:13:17   4359s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/25 14:13:17   4359s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/25 14:13:17   4359s]     
[12/25 14:13:17   4359s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/25 14:13:17   4359s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 14:13:17   4359s]       misc counts      : r=4, pp=2
[12/25 14:13:17   4359s]       cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 14:13:17   4359s]       cell capacitance : b=2.223pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.255pF
[12/25 14:13:17   4359s]       sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 14:13:17   4359s]       wire capacitance : top=0.000pF, trunk=1.500pF, leaf=16.166pF, total=17.666pF
[12/25 14:13:17   4359s]       wire lengths     : top=0.000um, trunk=12229.200um, leaf=124111.060um, total=136340.260um
[12/25 14:13:17   4359s]       hp wire lengths  : top=0.000um, trunk=8559.600um, leaf=29585.700um, total=38145.300um
[12/25 14:13:17   4359s]     Clock DAG net violations after 'PRO Fixing DRVs':
[12/25 14:13:17   4359s]       Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[12/25 14:13:17   4359s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/25 14:13:17   4359s]       Trunk : target=0.118ns count=42 avg=0.075ns sd=0.033ns min=0.000ns max=0.120ns {17 <= 0.071ns, 9 <= 0.094ns, 10 <= 0.106ns, 4 <= 0.112ns, 1 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/25 14:13:17   4359s]       Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.021ns max=0.105ns {8 <= 0.071ns, 171 <= 0.094ns, 141 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 14:13:17   4359s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[12/25 14:13:17   4359s]        Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 14:13:17   4359s]        Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 14:13:17   4359s]       NICGs: AND2X8MA10TR: 1 
[12/25 14:13:17   4359s]      Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 14:13:17   4359s]     Clock DAG hash after 'PRO Fixing DRVs': 7197566169796984691 4101987124386404891
[12/25 14:13:17   4359s]     Clock DAG hash after 'PRO Fixing DRVs': 7197566169796984691 4101987124386404891
[12/25 14:13:17   4359s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/25 14:13:17   4359s]       skew_group default.my_clk/mode: unconstrained
[12/25 14:13:17   4359s]           min path sink: vproc_top_genblk3_icache_way1/lines_reg_30__51_/CK
[12/25 14:13:17   4359s]           max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__394_/CK
[12/25 14:13:17   4359s]     Skew group summary after 'PRO Fixing DRVs':
[12/25 14:13:17   4359s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.197, max=0.200], skew [0.003 vs 0.058]
[12/25 14:13:17   4359s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.200, max=0.200], skew [0.000 vs 0.058]
[12/25 14:13:17   4359s]       skew_group my_clk/mode: insertion delay [min=0.433, max=0.491], skew [0.057 vs 0.058]
[12/25 14:13:17   4359s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/25 14:13:17   4359s]   PRO Fixing DRVs done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/25 14:13:17   4360s]   
[12/25 14:13:17   4360s]   Slew Diagnostics: After DRV fixing
[12/25 14:13:17   4360s]   ==================================
[12/25 14:13:17   4360s]   
[12/25 14:13:17   4360s]   Global Causes:
[12/25 14:13:17   4360s]   
[12/25 14:13:17   4360s]   -------------------------------------
[12/25 14:13:17   4360s]   Cause
[12/25 14:13:17   4360s]   -------------------------------------
[12/25 14:13:17   4360s]   DRV fixing with buffering is disabled
[12/25 14:13:17   4360s]   -------------------------------------
[12/25 14:13:17   4360s]   
[12/25 14:13:17   4360s]   Top 5 overslews:
[12/25 14:13:17   4360s]   
[12/25 14:13:17   4360s]   -----------------------------------------------
[12/25 14:13:17   4360s]   Overslew    Causes                  Driving Pin
[12/25 14:13:17   4360s]   -----------------------------------------------
[12/25 14:13:17   4360s]   0.002ns     Sizing not permitted    clk
[12/25 14:13:17   4360s]   -----------------------------------------------
[12/25 14:13:17   4360s]   
[12/25 14:13:17   4360s]   Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/25 14:13:17   4360s]   
[12/25 14:13:17   4360s]   ----------------------------------
[12/25 14:13:17   4360s]   Cause                   Occurences
[12/25 14:13:17   4360s]   ----------------------------------
[12/25 14:13:17   4360s]   Sizing not permitted        1
[12/25 14:13:17   4360s]   ----------------------------------
[12/25 14:13:17   4360s]   
[12/25 14:13:17   4360s]   Violation diagnostics counts from the 1 nodes that have violations:
[12/25 14:13:17   4360s]   
[12/25 14:13:17   4360s]   ----------------------------------
[12/25 14:13:17   4360s]   Cause                   Occurences
[12/25 14:13:17   4360s]   ----------------------------------
[12/25 14:13:17   4360s]   Sizing not permitted        1
[12/25 14:13:17   4360s]   ----------------------------------
[12/25 14:13:17   4360s]   
[12/25 14:13:17   4360s]   Reconnecting optimized routes...
[12/25 14:13:18   4360s]   Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/25 14:13:18   4360s]   Set dirty flag on 0 instances, 0 nets
[12/25 14:13:18   4360s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/25 14:13:18   4360s] End AAE Lib Interpolated Model. (MEM=3857.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:13:18   4361s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.3)
[12/25 14:13:18   4361s]   Clock DAG stats PRO final:
[12/25 14:13:18   4361s]     cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/25 14:13:18   4361s]     misc counts      : r=4, pp=2
[12/25 14:13:18   4361s]     cell areas       : b=3577.600um^2, i=3.600um^2, icg=0.000um^2, nicg=9.200um^2, l=20.000um^2, total=3610.400um^2
[12/25 14:13:18   4361s]     cell capacitance : b=2.223pF, i=0.006pF, icg=0.000pF, nicg=0.006pF, l=0.020pF, total=2.255pF
[12/25 14:13:18   4361s]     sink capacitance : count=30609, total=26.642pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/25 14:13:18   4361s]     wire capacitance : top=0.000pF, trunk=1.500pF, leaf=16.166pF, total=17.666pF
[12/25 14:13:18   4361s]     wire lengths     : top=0.000um, trunk=12229.200um, leaf=124111.060um, total=136340.260um
[12/25 14:13:18   4361s]     hp wire lengths  : top=0.000um, trunk=8559.600um, leaf=29585.700um, total=38145.300um
[12/25 14:13:18   4361s]   Clock DAG net violations PRO final:
[12/25 14:13:18   4361s]     Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[12/25 14:13:18   4361s]   Clock DAG primary half-corner transition distribution PRO final:
[12/25 14:13:18   4361s]     Trunk : target=0.118ns count=42 avg=0.075ns sd=0.033ns min=0.000ns max=0.120ns {17 <= 0.071ns, 9 <= 0.094ns, 10 <= 0.106ns, 4 <= 0.112ns, 1 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/25 14:13:18   4361s]     Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.021ns max=0.105ns {8 <= 0.071ns, 171 <= 0.094ns, 141 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/25 14:13:18   4361s]   Clock DAG library cell distribution PRO final {count}:
[12/25 14:13:18   4361s]      Bufs: BUFX16MA10TR: 18 FRICGX13BA10TR: 11 FRICGX11BA10TR: 307 BUFX5BA10TR: 12 
[12/25 14:13:18   4361s]      Invs: INVX3BA10TR: 1 INVX1BA10TR: 1 
[12/25 14:13:18   4361s]     NICGs: AND2X8MA10TR: 1 
[12/25 14:13:18   4361s]    Logics: BUFZX8MA10TR: 1 NOR2X2MA10TR: 1 NAND2X1AA10TR: 1 NOR2X0P7MA10TR: 1 
[12/25 14:13:18   4361s]   Clock DAG hash PRO final: 7197566169796984691 4101987124386404891
[12/25 14:13:18   4361s]   Clock DAG hash PRO final: 7197566169796984691 4101987124386404891
[12/25 14:13:18   4361s]   Primary reporting skew groups PRO final:
[12/25 14:13:18   4361s]     skew_group default.my_clk/mode: unconstrained
[12/25 14:13:19   4361s]         min path sink: vproc_top_genblk3_icache_way1/lines_reg_30__51_/CK
[12/25 14:13:19   4361s]         max path sink: vproc_top_genblk4_vcache/way0/lines_reg_5__394_/CK
[12/25 14:13:19   4362s]   Skew group summary PRO final:
[12/25 14:13:19   4362s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.197, max=0.200, avg=0.199, sd=0.001], skew [0.003 vs 0.058], 100% {0.197, 0.200} (wid=0.071 ws=0.005) (gid=0.131 gs=0.002)
[12/25 14:13:19   4362s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.200, max=0.200, avg=0.200, sd=0.000], skew [0.000 vs 0.058], 100% {0.200, 0.200} (wid=0.071 ws=0.000) (gid=0.129 gs=0.000)
[12/25 14:13:19   4362s]     skew_group my_clk/mode: insertion delay [min=0.433, max=0.491, avg=0.471, sd=0.012], skew [0.057 vs 0.058], 100% {0.433, 0.491} (wid=0.132 ws=0.072) (gid=0.397 gs=0.053)
[12/25 14:13:19   4362s] PRO done.
[12/25 14:13:19   4362s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/25 14:13:19   4362s] numClockCells = 365, numClockCellsFixed = 0, numClockCellsRestored = 355, numClockLatches = 1, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/25 14:13:19   4362s] Net route status summary:
[12/25 14:13:19   4362s]   Clock:       359 (unrouted=0, trialRouted=0, noStatus=0, routed=359, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 14:13:19   4362s]   Non-clock: 122226 (unrouted=3634, trialRouted=0, noStatus=0, routed=118592, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3634, (crossesIlmBoundary AND tooFewTerms=0)])
[12/25 14:13:19   4362s] Updating delays...
[12/25 14:13:20   4363s] Updating delays done.
[12/25 14:13:20   4363s] PRO done. (took cpu=0:00:12.2 real=0:00:10.1)
[12/25 14:13:20   4363s] Leaving CCOpt scope - Cleaning up placement interface...
[12/25 14:13:20   4363s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4135.1M, EPOCH TIME: 1671999200.477599
[12/25 14:13:20   4363s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.027, REAL:0.027, MEM:3772.1M, EPOCH TIME: 1671999200.504715
[12/25 14:13:20   4363s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/25 14:13:20   4363s] *** ClockDrv #2 [finish] : cpu/real = 0:00:12.6/0:00:10.6 (1.2), totSession cpu/real = 1:12:44.0/0:30:45.6 (2.4), mem = 3772.1M
[12/25 14:13:20   4363s] 
[12/25 14:13:20   4363s] =============================================================================================
[12/25 14:13:20   4363s]  Step TAT Report for ClockDrv #2                                                21.10-p004_1
[12/25 14:13:20   4363s] =============================================================================================
[12/25 14:13:20   4363s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 14:13:20   4363s] ---------------------------------------------------------------------------------------------
[12/25 14:13:20   4363s] [ PostCommitDelayUpdate  ]      1   0:00:00.2  (   2.2 % )     0:00:00.5 /  0:00:01.2    2.5
[12/25 14:13:20   4363s] [ IncrDelayCalc          ]      9   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:01.0    3.8
[12/25 14:13:20   4363s] [ MISC                   ]          0:00:10.1  (  95.3 % )     0:00:10.1 /  0:00:11.4    1.1
[12/25 14:13:20   4363s] ---------------------------------------------------------------------------------------------
[12/25 14:13:20   4363s]  ClockDrv #2 TOTAL                  0:00:10.6  ( 100.0 % )     0:00:10.6 /  0:00:12.6    1.2
[12/25 14:13:20   4363s] ---------------------------------------------------------------------------------------------
[12/25 14:13:20   4363s] 
[12/25 14:13:22   4368s] **INFO: Start fixing DRV (Mem = 3649.55M) ...
[12/25 14:13:22   4368s] Begin: GigaOpt DRV Optimization
[12/25 14:13:22   4368s] Glitch fixing enabled
[12/25 14:13:22   4368s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 4  -glitch
[12/25 14:13:22   4368s] *** DrvOpt #9 [begin] : totSession cpu/real = 1:12:48.7/0:30:47.7 (2.4), mem = 3649.6M
[12/25 14:13:22   4368s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/25 14:13:23   4369s] Info: 359 clock nets excluded from IPO operation.
[12/25 14:13:23   4369s] End AAE Lib Interpolated Model. (MEM=3649.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:13:23   4369s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2702082.20
[12/25 14:13:23   4369s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/25 14:13:23   4369s] ### Creating PhyDesignMc. totSessionCpu=1:12:49 mem=3649.6M
[12/25 14:13:23   4369s] OPERPROF: Starting DPlace-Init at level 1, MEM:3649.6M, EPOCH TIME: 1671999203.374477
[12/25 14:13:23   4369s] z: 2, totalTracks: 1
[12/25 14:13:23   4369s] z: 4, totalTracks: 1
[12/25 14:13:23   4369s] z: 6, totalTracks: 1
[12/25 14:13:23   4369s] z: 8, totalTracks: 1
[12/25 14:13:23   4369s] #spOpts: VtWidth mergeVia=F 
[12/25 14:13:23   4369s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3649.6M, EPOCH TIME: 1671999203.480133
[12/25 14:13:23   4369s] 
[12/25 14:13:23   4369s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 14:13:23   4369s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.092, REAL:0.092, MEM:3649.6M, EPOCH TIME: 1671999203.572154
[12/25 14:13:23   4369s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3649.6MB).
[12/25 14:13:23   4369s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.227, REAL:0.228, MEM:3649.6M, EPOCH TIME: 1671999203.602543
[12/25 14:13:24   4370s] TotalInstCnt at PhyDesignMc Initialization: 115,752
[12/25 14:13:24   4370s] ### Creating PhyDesignMc, finished. totSessionCpu=1:12:51 mem=3650.6M
[12/25 14:13:24   4370s] #optDebug: Start CG creation (mem=3650.6M)
[12/25 14:13:24   4370s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/25 14:13:24   4370s] (cpu=0:00:00.1, mem=3743.5M)
[12/25 14:13:24   4370s]  ...processing cgPrt (cpu=0:00:00.1, mem=3743.5M)
[12/25 14:13:24   4370s]  ...processing cgEgp (cpu=0:00:00.1, mem=3743.5M)
[12/25 14:13:24   4370s]  ...processing cgPbk (cpu=0:00:00.1, mem=3743.5M)
[12/25 14:13:24   4370s]  ...processing cgNrb(cpu=0:00:00.1, mem=3743.5M)
[12/25 14:13:24   4370s]  ...processing cgObs (cpu=0:00:00.1, mem=3743.5M)
[12/25 14:13:24   4370s]  ...processing cgCon (cpu=0:00:00.1, mem=3743.5M)
[12/25 14:13:24   4370s]  ...processing cgPdm (cpu=0:00:00.1, mem=3743.5M)
[12/25 14:13:24   4370s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3743.5M)
[12/25 14:13:24   4370s] ### Creating RouteCongInterface, started
[12/25 14:13:24   4370s] ### Creating LA Mngr. totSessionCpu=1:12:51 mem=3743.5M
[12/25 14:13:24   4370s] ### Creating LA Mngr, finished. totSessionCpu=1:12:51 mem=3743.5M
[12/25 14:13:25   4371s] ### Creating RouteCongInterface, finished
[12/25 14:13:25   4371s] 
[12/25 14:13:25   4371s] Creating Lib Analyzer ...
[12/25 14:13:25   4371s] 
[12/25 14:13:25   4371s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/25 14:13:25   4371s] Summary for sequential cells identification: 
[12/25 14:13:25   4371s]   Identified SBFF number: 148
[12/25 14:13:25   4371s]   Identified MBFF number: 0
[12/25 14:13:25   4371s]   Identified SB Latch number: 0
[12/25 14:13:25   4371s]   Identified MB Latch number: 0
[12/25 14:13:25   4371s]   Not identified SBFF number: 0
[12/25 14:13:25   4371s]   Not identified MBFF number: 0
[12/25 14:13:25   4371s]   Not identified SB Latch number: 0
[12/25 14:13:25   4371s]   Not identified MB Latch number: 0
[12/25 14:13:25   4371s]   Number of sequential cells which are not FFs: 106
[12/25 14:13:25   4371s]  Visiting view : slowView
[12/25 14:13:25   4371s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/25 14:13:25   4371s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/25 14:13:25   4371s]  Visiting view : fastView
[12/25 14:13:25   4371s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/25 14:13:25   4371s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/25 14:13:25   4371s] TLC MultiMap info (StdDelay):
[12/25 14:13:25   4371s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/25 14:13:25   4371s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/25 14:13:25   4371s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/25 14:13:25   4371s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/25 14:13:25   4371s]  Setting StdDelay to: 15.6ps
[12/25 14:13:25   4371s] 
[12/25 14:13:25   4371s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/25 14:13:25   4371s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/25 14:13:25   4371s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/25 14:13:25   4371s] Total number of usable buffers from Lib Analyzer: 40 ( BUFX1MA10TR BUFX1BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFHX2MA10TR BUFHX3MA10TR BUFHX2P5MA10TR BUFX4MA10TR BUFX4BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR BUFHX16MA10TR)
[12/25 14:13:25   4371s] Total number of usable inverters from Lib Analyzer: 28 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/25 14:13:25   4371s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/25 14:13:25   4371s] 
[12/25 14:13:25   4371s] {RT default_rc_corner 0 6 6 0}
[12/25 14:13:26   4373s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:12:53 mem=3743.5M
[12/25 14:13:26   4373s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:12:53 mem=3743.5M
[12/25 14:13:26   4373s] Creating Lib Analyzer, finished. 
[12/25 14:13:29   4375s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/25 14:13:29   4375s] **INFO: Disabling fanout fix in postRoute stage.
[12/25 14:13:29   4375s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3894.2M, EPOCH TIME: 1671999209.167023
[12/25 14:13:29   4375s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:3894.2M, EPOCH TIME: 1671999209.169765
[12/25 14:13:30   4377s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 14:13:30   4377s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/25 14:13:30   4377s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 14:13:30   4377s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/25 14:13:30   4377s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 14:13:30   4377s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 14:13:31   4379s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 14:13:31   4379s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/25 14:13:33   4380s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.60|     0.00|       0|       0|       0| 83.66%|          |         |
[12/25 14:13:33   4380s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/25 14:13:33   4380s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/25 14:13:33   4380s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/25 14:13:33   4381s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.60|     0.00|       0|       0|       0| 83.66%| 0:00:00.0|  4027.8M|
[12/25 14:13:33   4381s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/25 14:13:33   4381s] 
[12/25 14:13:33   4381s] *** Finish DRV Fixing (cpu=0:00:05.5 real=0:00:04.0 mem=4027.8M) ***
[12/25 14:13:33   4381s] 
[12/25 14:13:33   4381s] Begin: glitch net info
[12/25 14:13:33   4381s] glitch slack range: number of glitch nets
[12/25 14:13:33   4381s] glitch slack < -0.32 : 0
[12/25 14:13:33   4381s] -0.32 < glitch slack < -0.28 : 0
[12/25 14:13:33   4381s] -0.28 < glitch slack < -0.24 : 0
[12/25 14:13:33   4381s] -0.24 < glitch slack < -0.2 : 0
[12/25 14:13:33   4381s] -0.2 < glitch slack < -0.16 : 0
[12/25 14:13:33   4381s] -0.16 < glitch slack < -0.12 : 0
[12/25 14:13:33   4381s] -0.12 < glitch slack < -0.08 : 0
[12/25 14:13:33   4381s] -0.08 < glitch slack < -0.04 : 0
[12/25 14:13:33   4381s] -0.04 < glitch slack : 0
[12/25 14:13:33   4381s] End: glitch net info
[12/25 14:13:33   4381s] Total-nets :: 118951, Stn-nets :: 0, ratio :: 0 %
[12/25 14:13:33   4381s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3936.0M, EPOCH TIME: 1671999213.832852
[12/25 14:13:33   4381s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.021, REAL:0.021, MEM:3802.0M, EPOCH TIME: 1671999213.854303
[12/25 14:13:33   4381s] TotalInstCnt at PhyDesignMc Destruction: 115,752
[12/25 14:13:33   4381s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2702082.20
[12/25 14:13:33   4381s] *** DrvOpt #9 [finish] : cpu/real = 0:00:12.9/0:00:11.1 (1.2), totSession cpu/real = 1:13:01.6/0:30:58.9 (2.4), mem = 3802.0M
[12/25 14:13:33   4381s] 
[12/25 14:13:33   4381s] =============================================================================================
[12/25 14:13:33   4381s]  Step TAT Report for DrvOpt #9                                                  21.10-p004_1
[12/25 14:13:33   4381s] =============================================================================================
[12/25 14:13:33   4381s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 14:13:33   4381s] ---------------------------------------------------------------------------------------------
[12/25 14:13:33   4381s] [ SlackTraversorInit     ]      1   0:00:01.4  (  12.3 % )     0:00:01.4 /  0:00:01.6    1.2
[12/25 14:13:33   4381s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[12/25 14:13:33   4381s] [ LibAnalyzerInit        ]      1   0:00:01.7  (  15.1 % )     0:00:01.7 /  0:00:01.7    1.0
[12/25 14:13:33   4381s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 14:13:33   4381s] [ PlacerInterfaceInit    ]      1   0:00:00.9  (   7.8 % )     0:00:00.9 /  0:00:01.4    1.6
[12/25 14:13:33   4381s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   5.5 % )     0:00:00.6 /  0:00:00.7    1.1
[12/25 14:13:33   4381s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/25 14:13:33   4381s] [ DrvFindVioNets         ]      2   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:01.3    3.8
[12/25 14:13:33   4381s] [ DrvComputeSummary      ]      2   0:00:02.2  (  19.7 % )     0:00:02.2 /  0:00:02.2    1.0
[12/25 14:13:33   4381s] [ ReportGlitchViolation  ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/25 14:13:33   4381s] [ MISC                   ]          0:00:03.6  (  31.9 % )     0:00:03.6 /  0:00:03.6    1.0
[12/25 14:13:33   4381s] ---------------------------------------------------------------------------------------------
[12/25 14:13:33   4381s]  DrvOpt #9 TOTAL                    0:00:11.1  ( 100.0 % )     0:00:11.1 /  0:00:12.9    1.2
[12/25 14:13:33   4381s] ---------------------------------------------------------------------------------------------
[12/25 14:13:33   4381s] 
[12/25 14:13:33   4381s] drv optimizer changes nothing and skips refinePlace
[12/25 14:13:33   4381s] End: GigaOpt DRV Optimization
[12/25 14:13:33   4381s] **optDesign ... cpu = 0:02:50, real = 0:01:39, mem = 3437.4M, totSessionCpu=1:13:02 **
[12/25 14:13:33   4381s] *info:
[12/25 14:13:33   4381s] **INFO: Completed fixing DRV (CPU Time = 0:00:13, Mem = 3801.96M).
[12/25 14:13:34   4381s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3802.0M, EPOCH TIME: 1671999214.007074
[12/25 14:13:34   4381s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.119, REAL:0.120, MEM:3802.0M, EPOCH TIME: 1671999214.127082
[12/25 14:13:35   4385s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.22min real=0.18min mem=3802.0M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.600  |  1.600  | 33.111  | 28.963  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.658%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:02:53, real = 0:01:41, mem = 3434.6M, totSessionCpu=1:13:05 **
[12/25 14:13:37   4387s]   DRV Snapshot: (REF)
[12/25 14:13:37   4387s]          Tran DRV: 0 (0)
[12/25 14:13:37   4387s]           Cap DRV: 0 (0)
[12/25 14:13:37   4387s]        Fanout DRV: 0 (1)
[12/25 14:13:37   4387s]            Glitch: 0 (0)
[12/25 14:13:38   4388s]   Timing Snapshot: (REF)
[12/25 14:13:38   4388s]      Weighted WNS: 0.000
[12/25 14:13:38   4388s]       All  PG WNS: 0.000
[12/25 14:13:38   4388s]       High PG WNS: 0.000
[12/25 14:13:38   4388s]       All  PG TNS: 0.000
[12/25 14:13:38   4388s]       High PG TNS: 0.000
[12/25 14:13:38   4388s]       Low  PG TNS: 0.000
[12/25 14:13:38   4388s]    Category Slack: { [L, 1.601] [H, 1.601] [H, 1.601] }
[12/25 14:13:38   4388s] 
[12/25 14:13:38   4389s] **INFO: flowCheckPoint #9 OptimizationPreEco
[12/25 14:13:38   4389s] Running postRoute recovery in preEcoRoute mode
[12/25 14:13:38   4389s] **optDesign ... cpu = 0:02:57, real = 0:01:44, mem = 3383.8M, totSessionCpu=1:13:09 **
[12/25 14:13:40   4391s]   DRV Snapshot: (TGT)
[12/25 14:13:40   4391s]          Tran DRV: 0 (0)
[12/25 14:13:40   4391s]           Cap DRV: 0 (0)
[12/25 14:13:40   4391s]        Fanout DRV: 0 (1)
[12/25 14:13:40   4391s]            Glitch: 0 (0)
[12/25 14:13:40   4391s] Checking DRV degradation...
[12/25 14:13:40   4391s] 
[12/25 14:13:40   4391s] Recovery Manager:
[12/25 14:13:40   4391s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/25 14:13:40   4391s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/25 14:13:40   4391s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/25 14:13:40   4391s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/25 14:13:40   4391s] 
[12/25 14:13:40   4391s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/25 14:13:40   4391s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=3755.95M, totSessionCpu=1:13:12).
[12/25 14:13:40   4391s] **optDesign ... cpu = 0:03:00, real = 0:01:46, mem = 3384.2M, totSessionCpu=1:13:12 **
[12/25 14:13:40   4391s] 
[12/25 14:13:41   4393s]   DRV Snapshot: (REF)
[12/25 14:13:41   4393s]          Tran DRV: 0 (0)
[12/25 14:13:41   4393s]           Cap DRV: 0 (0)
[12/25 14:13:41   4393s]        Fanout DRV: 0 (1)
[12/25 14:13:41   4393s]            Glitch: 0 (0)
[12/25 14:13:41   4393s] Skipping post route harden opt
[12/25 14:13:41   4393s] ### Creating LA Mngr. totSessionCpu=1:13:14 mem=3851.3M
[12/25 14:13:41   4393s] ### Creating LA Mngr, finished. totSessionCpu=1:13:14 mem=3851.3M
[12/25 14:13:42   4394s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3851.3M, EPOCH TIME: 1671999222.112174
[12/25 14:13:42   4394s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.082, REAL:0.082, MEM:3851.3M, EPOCH TIME: 1671999222.194556
[12/25 14:13:43   4397s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.600  |  1.600  | 33.111  | 28.963  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.658%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:03:06, real = 0:01:49, mem = 3383.1M, totSessionCpu=1:13:18 **
[12/25 14:13:43   4397s] **INFO: flowCheckPoint #10 GlobalDetailRoute
[12/25 14:13:43   4397s] Running refinePlace -preserveRouting true -hardFence false
[12/25 14:13:43   4397s] Enhanced MH flow has been turned off for floorplan mode.
[12/25 14:13:43   4397s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3756.9M, EPOCH TIME: 1671999223.974236
[12/25 14:13:43   4397s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3756.9M, EPOCH TIME: 1671999223.974286
[12/25 14:13:43   4397s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3756.9M, EPOCH TIME: 1671999223.974337
[12/25 14:13:43   4397s] z: 2, totalTracks: 1
[12/25 14:13:43   4397s] z: 4, totalTracks: 1
[12/25 14:13:43   4397s] z: 6, totalTracks: 1
[12/25 14:13:43   4397s] z: 8, totalTracks: 1
[12/25 14:13:44   4397s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3756.9M, EPOCH TIME: 1671999224.080206
[12/25 14:13:44   4397s] 
[12/25 14:13:44   4397s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 14:13:44   4397s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.087, REAL:0.087, MEM:3756.9M, EPOCH TIME: 1671999224.167171
[12/25 14:13:44   4397s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3756.9MB).
[12/25 14:13:44   4397s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.221, REAL:0.223, MEM:3756.9M, EPOCH TIME: 1671999224.196863
[12/25 14:13:44   4397s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.221, REAL:0.223, MEM:3756.9M, EPOCH TIME: 1671999224.196895
[12/25 14:13:44   4397s] TDRefine: refinePlace mode is spiral
[12/25 14:13:44   4397s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2702082.15
[12/25 14:13:44   4397s] OPERPROF:   Starting RefinePlace at level 2, MEM:3756.9M, EPOCH TIME: 1671999224.196963
[12/25 14:13:44   4397s] *** Starting refinePlace (1:13:18 mem=3756.9M) ***
[12/25 14:13:44   4397s] Total net bbox length = 2.227e+06 (1.165e+06 1.062e+06) (ext = 1.413e+03)
[12/25 14:13:44   4397s] 
[12/25 14:13:44   4397s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 14:13:44   4397s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/25 14:13:44   4397s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/25 14:13:44   4397s] Type 'man IMPSP-5140' for more detail.
[12/25 14:13:44   4397s] **WARN: (IMPSP-315):	Found 127752 instances insts with no PG Term connections.
[12/25 14:13:44   4397s] Type 'man IMPSP-315' for more detail.
[12/25 14:13:44   4397s] (I)      Default power domain name = toplevel_498
[12/25 14:13:44   4397s] .Default power domain name = toplevel_498
[12/25 14:13:44   4397s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:3756.9M, EPOCH TIME: 1671999224.416921
[12/25 14:13:44   4397s] Starting refinePlace ...
[12/25 14:13:44   4397s] Default power domain name = toplevel_498
[12/25 14:13:44   4397s] .One DDP V2 for no tweak run.
[12/25 14:13:44   4398s] Default power domain name = toplevel_498
[12/25 14:13:44   4398s] .  Spread Effort: high, post-route mode, useDDP on.
[12/25 14:13:44   4398s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=3788.6MB) @(1:13:18 - 1:13:18).
[12/25 14:13:44   4398s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 14:13:44   4398s] wireLenOptFixPriorityInst 30605 inst fixed
[12/25 14:13:45   4398s] 
[12/25 14:13:45   4398s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/25 14:13:46   4400s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/25 14:13:46   4400s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:00.0)
[12/25 14:13:46   4400s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/25 14:13:46   4400s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:02.0, mem=3790.1MB) @(1:13:18 - 1:13:21).
[12/25 14:13:46   4400s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/25 14:13:46   4400s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 3790.1MB
[12/25 14:13:46   4400s] Statistics of distance of Instance movement in refine placement:
[12/25 14:13:46   4400s]   maximum (X+Y) =         0.00 um
[12/25 14:13:46   4400s]   mean    (X+Y) =         0.00 um
[12/25 14:13:46   4400s] Summary Report:
[12/25 14:13:46   4400s] Instances move: 0 (out of 115394 movable)
[12/25 14:13:46   4400s] Instances flipped: 0
[12/25 14:13:46   4400s] Mean displacement: 0.00 um
[12/25 14:13:46   4400s] Max displacement: 0.00 um 
[12/25 14:13:46   4400s] Total instances moved : 0
[12/25 14:13:46   4400s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.666, REAL:1.700, MEM:3790.1M, EPOCH TIME: 1671999226.116826
[12/25 14:13:46   4400s] Total net bbox length = 2.227e+06 (1.165e+06 1.062e+06) (ext = 1.413e+03)
[12/25 14:13:46   4400s] Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 3790.1MB
[12/25 14:13:46   4400s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:02.0, mem=3790.1MB) @(1:13:18 - 1:13:21).
[12/25 14:13:46   4400s] *** Finished refinePlace (1:13:21 mem=3790.1M) ***
[12/25 14:13:46   4400s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2702082.15
[12/25 14:13:46   4400s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.958, REAL:1.993, MEM:3790.1M, EPOCH TIME: 1671999226.189848
[12/25 14:13:46   4400s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3790.1M, EPOCH TIME: 1671999226.189882
[12/25 14:13:46   4400s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.019, REAL:0.019, MEM:3759.1M, EPOCH TIME: 1671999226.209253
[12/25 14:13:46   4400s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.199, REAL:2.235, MEM:3759.1M, EPOCH TIME: 1671999226.209369
[12/25 14:13:46   4400s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3759.1M, EPOCH TIME: 1671999226.213975
[12/25 14:13:46   4400s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3759.1M, EPOCH TIME: 1671999226.216675
[12/25 14:13:46   4400s] z: 2, totalTracks: 1
[12/25 14:13:46   4400s] z: 4, totalTracks: 1
[12/25 14:13:46   4400s] z: 6, totalTracks: 1
[12/25 14:13:46   4400s] z: 8, totalTracks: 1
[12/25 14:13:46   4400s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3759.1M, EPOCH TIME: 1671999226.275290
[12/25 14:13:46   4400s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.060, REAL:0.060, MEM:3759.1M, EPOCH TIME: 1671999226.335769
[12/25 14:13:46   4400s] All LLGs are deleted
[12/25 14:13:46   4400s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3759.1M, EPOCH TIME: 1671999226.335889
[12/25 14:13:46   4400s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3759.1M, EPOCH TIME: 1671999226.336432
[12/25 14:13:46   4400s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3759.1M, EPOCH TIME: 1671999226.380586
[12/25 14:13:46   4400s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3759.1M, EPOCH TIME: 1671999226.380835
[12/25 14:13:46   4400s] Core basic site is TSMC65ADV10TSITE
[12/25 14:13:46   4400s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3759.1M, EPOCH TIME: 1671999226.387294
[12/25 14:13:46   4401s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:1.042, REAL:0.272, MEM:3759.1M, EPOCH TIME: 1671999226.659043
[12/25 14:13:46   4401s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/25 14:13:46   4401s] SiteArray: use 6,553,600 bytes
[12/25 14:13:46   4401s] SiteArray: current memory after site array memory allocation 3759.1M
[12/25 14:13:46   4401s] SiteArray: FP blocked sites are writable
[12/25 14:13:46   4401s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:1.095, REAL:0.314, MEM:3759.1M, EPOCH TIME: 1671999226.694577
[12/25 14:13:46   4402s] 
[12/25 14:13:46   4402s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/25 14:13:46   4402s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.143, REAL:0.363, MEM:3759.1M, EPOCH TIME: 1671999226.743301
[12/25 14:13:46   4402s] [CPU] DPlace-Init (cpu=0:00:01.3, real=0:00:00.0, mem=3759.1MB).
[12/25 14:13:46   4402s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.326, REAL:0.546, MEM:3759.1M, EPOCH TIME: 1671999226.763064
[12/25 14:13:46   4402s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3759.1M, EPOCH TIME: 1671999226.763095
[12/25 14:13:47   4403s]   Signal wire search tree: 2434749 elements. (cpu=0:00:01.1, mem=0.0M)
[12/25 14:13:47   4403s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:1.109, REAL:1.113, MEM:3759.1M, EPOCH TIME: 1671999227.876503
[12/25 14:13:48   4404s] Restore filler instances time, CPU:0.600s,REAL:0.603s.
[12/25 14:13:48   4404s] *INFO: Total 52817 filler insts restored.
[12/25 14:13:48   4404s] For 52817 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/25 14:13:48   4404s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3759.1M, EPOCH TIME: 1671999228.786074
[12/25 14:13:48   4404s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:3759.1M, EPOCH TIME: 1671999228.786164
[12/25 14:13:48   4404s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3759.1M, EPOCH TIME: 1671999228.970280
[12/25 14:13:48   4404s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3759.1M, EPOCH TIME: 1671999228.970399
[12/25 14:13:49   4404s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3759.1M, EPOCH TIME: 1671999229.011443
[12/25 14:13:49   4404s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3759.1M, EPOCH TIME: 1671999229.013972
[12/25 14:13:49   4404s] AddFiller init all instances time CPU:0.010, REAL:0.010
[12/25 14:13:49   4404s] AddFiller main function time CPU:0.051, REAL:0.027
[12/25 14:13:49   4404s] Filler instance commit time CPU:0.000, REAL:0.000
[12/25 14:13:49   4404s] *INFO: Adding fillers to top-module.
[12/25 14:13:49   4404s] *INFO:   Added 0 filler inst  (cell FILL128A10TR / prefix FILL).
[12/25 14:13:49   4404s] *INFO:   Added 63 filler insts (cell FILL64A10TR / prefix FILL).
[12/25 14:13:49   4404s] *INFO:   Added 732 filler insts (cell FILL32A10TR / prefix FILL).
[12/25 14:13:49   4404s] *INFO:   Added 4512 filler insts (cell FILL16A10TR / prefix FILL).
[12/25 14:13:49   4404s] *INFO:   Added 8765 filler insts (cell FILLCAP8A10TR / prefix FILL).
[12/25 14:13:49   4404s] *INFO:   Added 11328 filler insts (cell FILL4A10TR / prefix FILL).
[12/25 14:13:49   4404s] *INFO:   Added 13225 filler insts (cell FILL2A10TR / prefix FILL).
[12/25 14:13:49   4404s] *INFO:   Added 14192 filler insts (cell FILL1A10TR / prefix FILL).
[12/25 14:13:49   4404s] *INFO: Swapped 0 special filler inst. 
[12/25 14:13:49   4404s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.073, REAL:0.047, MEM:3759.1M, EPOCH TIME: 1671999229.060836
[12/25 14:13:49   4404s] *INFO: Total 52817 filler insts added - prefix FILL (CPU: 0:00:03.6).
[12/25 14:13:49   4404s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.076, REAL:0.049, MEM:3759.1M, EPOCH TIME: 1671999229.060927
[12/25 14:13:49   4404s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3759.1M, EPOCH TIME: 1671999229.060957
[12/25 14:13:49   4404s] For 0 new insts, *** Applied 0 GNC rules.
[12/25 14:13:49   4404s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.004, REAL:0.004, MEM:3759.1M, EPOCH TIME: 1671999229.064560
[12/25 14:13:49   4404s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.120, REAL:0.094, MEM:3759.1M, EPOCH TIME: 1671999229.064626
[12/25 14:13:49   4404s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.121, REAL:0.094, MEM:3759.1M, EPOCH TIME: 1671999229.064652
[12/25 14:13:49   4404s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3759.1M, EPOCH TIME: 1671999229.064680
[12/25 14:13:49   4404s] OPERPROF:     Starting spSiteCleanup(false) at level 3, MEM:3759.1M, EPOCH TIME: 1671999229.079978
[12/25 14:13:49   4404s] OPERPROF:     Finished spSiteCleanup(false) at level 3, CPU:0.058, REAL:0.059, MEM:3759.1M, EPOCH TIME: 1671999229.138828
[12/25 14:13:49   4404s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.083, REAL:0.084, MEM:3756.1M, EPOCH TIME: 1671999229.148617
[12/25 14:13:49   4404s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:3.730, REAL:2.935, MEM:3756.1M, EPOCH TIME: 1671999229.148735
[12/25 14:13:49   4404s] -routeWithEco false                       # bool, default=false
[12/25 14:13:49   4404s] -routeWithEco true                        # bool, default=false, user setting
[12/25 14:13:49   4404s] -routeSelectedNetOnly false               # bool, default=false
[12/25 14:13:49   4404s] -routeWithTimingDriven false              # bool, default=false
[12/25 14:13:49   4404s] -routeWithSiDriven false                  # bool, default=false
[12/25 14:13:49   4404s] Existing Dirty Nets : 0
[12/25 14:13:49   4404s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/25 14:13:49   4404s] Reset Dirty Nets : 0
[12/25 14:13:49   4404s] *** EcoRoute #2 [begin] : totSession cpu/real = 1:13:24.7/0:31:14.4 (2.3), mem = 3756.1M
[12/25 14:13:49   4404s] 
[12/25 14:13:49   4404s] globalDetailRoute
[12/25 14:13:49   4404s] 
[12/25 14:13:49   4404s] #Start globalDetailRoute on Sun Dec 25 14:13:49 2022
[12/25 14:13:49   4404s] #
[12/25 14:13:49   4404s] ### Time Record (globalDetailRoute) is installed.
[12/25 14:13:49   4404s] ### Time Record (Pre Callback) is installed.
[12/25 14:13:49   4404s] Closing parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d': 119022 access done (mem: 3772.055M)
[12/25 14:13:49   4404s] ### Time Record (Pre Callback) is uninstalled.
[12/25 14:13:49   4404s] ### Time Record (DB Import) is installed.
[12/25 14:13:49   4404s] ### Time Record (Timing Data Generation) is installed.
[12/25 14:13:49   4404s] ### Time Record (Timing Data Generation) is uninstalled.
[12/25 14:13:50   4406s] ### Net info: total nets: 122585
[12/25 14:13:50   4406s] ### Net info: dirty nets: 0
[12/25 14:13:50   4406s] ### Net info: marked as disconnected nets: 0
[12/25 14:13:51   4409s] #num needed restored net=0
[12/25 14:13:51   4409s] #need_extraction net=0 (total=122585)
[12/25 14:13:51   4409s] ### Net info: fully routed nets: 118953
[12/25 14:13:51   4409s] ### Net info: trivial (< 2 pins) nets: 3632
[12/25 14:13:51   4409s] ### Net info: unrouted nets: 0
[12/25 14:13:51   4409s] ### Net info: re-extraction nets: 0
[12/25 14:13:51   4409s] ### Net info: ignored nets: 0
[12/25 14:13:51   4409s] ### Net info: skip routing nets: 0
[12/25 14:13:51   4409s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/25 14:13:51   4409s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/25 14:13:52   4410s] ### import design signature (109): route=1904859058 fixed_route=1831175620 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2101835459 dirty_area=0 del_dirty_area=0 cell=1243196993 placement=1620122409 pin_access=1177251230 inst_pattern=1
[12/25 14:13:52   4410s] ### Time Record (DB Import) is uninstalled.
[12/25 14:13:52   4410s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/25 14:13:52   4411s] #RTESIG:78da8d923d4fc330108699f91527b74390dae2731cc7190b0209a9822a2aac95214e1529
[12/25 14:13:52   4411s] #       7590e30cfdf7b861484124c6d36bdd73ef7de866f3b7871c08c315d2e527a57c8ff09c33
[12/25 14:13:52   4411s] #       a409154b4c38bf65b8f7a1d73b723d9bbf6c772ccda05475ab217a6f9a7a01c5c9a863f5
[12/25 14:13:52   4411s] #       01852e55573b68b5739539dc7ce322954054e71a0291d3d6287b5a40d76afb8bcb62f1d3
[12/25 14:13:52   4411s] #       f60f06b96080c94ad0f383a8ac1be5464829c376098dff01090c43692280b44e9942d9c2
[12/25 14:13:52   4411s] #       4faa4d771c235320a6317a9a12149ced266bca5404992c66401e9f361b5fad75d6474638
[12/25 14:13:52   4411s] #       cec343667e13bd1932b946bacbe1fc117cd0311b348a41dfafb717191709977c2f437dfa
[12/25 14:13:52   4411s] #       0308f72939909e9a7663942108882ae3f441db11c66f30b06546793cc15c7d0177ca016d
[12/25 14:13:52   4411s] #
[12/25 14:13:52   4411s] #Skip comparing routing design signature in db-snapshot flow
[12/25 14:13:52   4411s] ### Time Record (Data Preparation) is installed.
[12/25 14:13:52   4411s] #RTESIG:78da8d92314fc330108599f91527b74390dae2731c27190b0209a9822a2aac95214e1529
[12/25 14:13:52   4411s] #       7590e30cfdf7b86148404d5c4fcfbaefde9d9f3c9b7f3c654018ae902ebf29e57b84d78c
[12/25 14:13:52   4411s] #       218da85862c4f93dc3bd2bbd3f90dbd9fc6dbb63710a85ac1a05c1675d570bc84f5a1ecb
[12/25 14:13:52   4411s] #       2fc85521dbca42a3ac2df5e1ee1717710244b6b626105865b434a705b48d32ffb834147f
[12/25 14:13:52   4411s] #       6d2f30c805038c56829e0f0445554b3b422689df2ea2e11590403f1447024863a5cea5c9
[12/25 14:13:52   4411s] #       dd4b956e8f63640c44d75a4d53828235edf4cc3402d26de6ac1a6b5ce93298c4c26b9686
[12/25 14:13:52   4411s] #       0cc8f3cb66e3f14a39f7a791bac83a3364c91ae92e83f345f05e87acd7287afdb8de0e3a
[12/25 14:13:52   4411s] #       060d43be93be3ddd4ff1ef99f0ab1264942108084a6dd5419911c625e84999511e4e3037
[12/25 14:13:52   4411s] #       3fd1470e27
[12/25 14:13:52   4411s] #
[12/25 14:13:52   4411s] ### Time Record (Data Preparation) is uninstalled.
[12/25 14:13:52   4411s] ### Time Record (Global Routing) is installed.
[12/25 14:13:52   4411s] ### Time Record (Global Routing) is uninstalled.
[12/25 14:13:52   4411s] #Total number of trivial nets (e.g. < 2 pins) = 3632 (skipped).
[12/25 14:13:52   4411s] #Total number of routable nets = 118953.
[12/25 14:13:52   4411s] #Total number of nets in the design = 122585.
[12/25 14:13:52   4411s] #118953 routable nets have routed wires.
[12/25 14:13:52   4411s] #359 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/25 14:13:52   4411s] #No nets have been global routed.
[12/25 14:13:52   4411s] #Using multithreading with 4 threads.
[12/25 14:13:52   4411s] ### Time Record (Data Preparation) is installed.
[12/25 14:13:52   4411s] #Start routing data preparation on Sun Dec 25 14:13:52 2022
[12/25 14:13:52   4411s] #
[12/25 14:13:53   4412s] #Minimum voltage of a net in the design = 0.000.
[12/25 14:13:53   4412s] #Maximum voltage of a net in the design = 1.100.
[12/25 14:13:53   4412s] #Voltage range [0.000 - 1.100] has 122583 nets.
[12/25 14:13:53   4412s] #Voltage range [0.000 - 0.000] has 1 net.
[12/25 14:13:53   4412s] #Voltage range [0.900 - 1.100] has 1 net.
[12/25 14:13:53   4412s] ### Time Record (Cell Pin Access) is installed.
[12/25 14:13:53   4412s] #Initial pin access analysis.
[12/25 14:13:53   4412s] #Detail pin access analysis.
[12/25 14:13:53   4412s] ### Time Record (Cell Pin Access) is uninstalled.
[12/25 14:13:54   4414s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/25 14:13:54   4414s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 14:13:54   4414s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 14:13:54   4414s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 14:13:54   4414s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 14:13:54   4414s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 14:13:54   4414s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/25 14:13:54   4414s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/25 14:13:54   4414s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/25 14:13:54   4414s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3328.87 (MB), peak = 3490.77 (MB)
[12/25 14:13:55   4415s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/25 14:13:56   4416s] #Regenerating Ggrids automatically.
[12/25 14:13:56   4416s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/25 14:13:56   4416s] #Using automatically generated G-grids.
[12/25 14:13:57   4417s] #Done routing data preparation.
[12/25 14:13:57   4417s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 3331.64 (MB), peak = 3490.77 (MB)
[12/25 14:13:57   4418s] #Found 0 nets for post-route si or timing fixing.
[12/25 14:13:58   4418s] #
[12/25 14:13:58   4418s] #Finished routing data preparation on Sun Dec 25 14:13:58 2022
[12/25 14:13:58   4418s] #
[12/25 14:13:58   4418s] #Cpu time = 00:00:07
[12/25 14:13:58   4418s] #Elapsed time = 00:00:06
[12/25 14:13:58   4418s] #Increased memory = 7.50 (MB)
[12/25 14:13:58   4418s] #Total memory = 3331.64 (MB)
[12/25 14:13:58   4418s] #Peak memory = 3490.77 (MB)
[12/25 14:13:58   4418s] #
[12/25 14:13:58   4418s] ### Time Record (Data Preparation) is uninstalled.
[12/25 14:13:58   4418s] ### Time Record (Global Routing) is installed.
[12/25 14:13:58   4418s] #
[12/25 14:13:58   4418s] #Start global routing on Sun Dec 25 14:13:58 2022
[12/25 14:13:58   4418s] #
[12/25 14:13:58   4418s] #
[12/25 14:13:58   4418s] #Start global routing initialization on Sun Dec 25 14:13:58 2022
[12/25 14:13:58   4418s] #
[12/25 14:13:58   4418s] #WARNING (NRGR-22) Design is already detail routed.
[12/25 14:13:58   4418s] ### Time Record (Global Routing) is uninstalled.
[12/25 14:13:58   4418s] ### Time Record (Data Preparation) is installed.
[12/25 14:13:58   4419s] ### Time Record (Data Preparation) is uninstalled.
[12/25 14:13:59   4420s] ### track-assign external-init starts on Sun Dec 25 14:13:59 2022 with memory = 3331.64 (MB), peak = 3490.77 (MB)
[12/25 14:13:59   4420s] ### Time Record (Track Assignment) is installed.
[12/25 14:13:59   4420s] ### Time Record (Track Assignment) is uninstalled.
[12/25 14:13:59   4420s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.4 GB --1.55 [4]--
[12/25 14:14:01   4422s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/25 14:14:01   4422s] #Cpu time = 00:00:12
[12/25 14:14:01   4422s] #Elapsed time = 00:00:09
[12/25 14:14:01   4422s] #Increased memory = 7.50 (MB)
[12/25 14:14:01   4422s] #Total memory = 3331.64 (MB)
[12/25 14:14:01   4422s] #Peak memory = 3490.77 (MB)
[12/25 14:14:01   4422s] #Using multithreading with 4 threads.
[12/25 14:14:02   4423s] ### Time Record (Detail Routing) is installed.
[12/25 14:14:02   4424s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/25 14:14:03   4425s] #
[12/25 14:14:03   4425s] #Start Detail Routing..
[12/25 14:14:03   4425s] #start initial detail routing ...
[12/25 14:14:03   4426s] ### Design has 0 dirty nets, has valid drcs
[12/25 14:14:04   4430s] #   number of violations = 0
[12/25 14:14:04   4430s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 3332.13 (MB), peak = 3490.77 (MB)
[12/25 14:14:05   4431s] #Complete Detail Routing.
[12/25 14:14:05   4432s] #Total number of nets with non-default rule or having extra spacing = 359
[12/25 14:14:05   4432s] #Total wire length = 3025168 um.
[12/25 14:14:05   4432s] #Total half perimeter of net bounding box = 2342639 um.
[12/25 14:14:05   4432s] #Total wire length on LAYER M1 = 12509 um.
[12/25 14:14:05   4432s] #Total wire length on LAYER M2 = 717747 um.
[12/25 14:14:05   4432s] #Total wire length on LAYER M3 = 1046417 um.
[12/25 14:14:05   4432s] #Total wire length on LAYER M4 = 764067 um.
[12/25 14:14:05   4432s] #Total wire length on LAYER M5 = 429207 um.
[12/25 14:14:05   4432s] #Total wire length on LAYER M6 = 55221 um.
[12/25 14:14:05   4432s] #Total wire length on LAYER M7 = 0 um.
[12/25 14:14:05   4432s] #Total wire length on LAYER M8 = 0 um.
[12/25 14:14:05   4432s] #Total wire length on LAYER M9 = 0 um.
[12/25 14:14:05   4432s] #Total number of vias = 1065136
[12/25 14:14:05   4432s] #Up-Via Summary (total 1065136):
[12/25 14:14:05   4432s] #           
[12/25 14:14:05   4432s] #-----------------------
[12/25 14:14:05   4432s] # M1             458899
[12/25 14:14:05   4432s] # M2             427430
[12/25 14:14:05   4432s] # M3             137657
[12/25 14:14:05   4432s] # M4              38465
[12/25 14:14:05   4432s] # M5               2685
[12/25 14:14:05   4432s] #-----------------------
[12/25 14:14:05   4432s] #               1065136 
[12/25 14:14:05   4432s] #
[12/25 14:14:05   4432s] #Total number of DRC violations = 0
[12/25 14:14:05   4432s] ### Time Record (Detail Routing) is uninstalled.
[12/25 14:14:05   4432s] #Cpu time = 00:00:10
[12/25 14:14:05   4432s] #Elapsed time = 00:00:04
[12/25 14:14:05   4432s] #Increased memory = 0.49 (MB)
[12/25 14:14:05   4432s] #Total memory = 3332.13 (MB)
[12/25 14:14:05   4432s] #Peak memory = 3490.77 (MB)
[12/25 14:14:05   4432s] ### Time Record (Antenna Fixing) is installed.
[12/25 14:14:05   4433s] #
[12/25 14:14:05   4433s] #start routing for process antenna violation fix ...
[12/25 14:14:06   4434s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/25 14:14:09   4446s] #cpu time = 00:00:13, elapsed time = 00:00:04, memory = 3331.11 (MB), peak = 3490.77 (MB)
[12/25 14:14:09   4446s] #
[12/25 14:14:09   4446s] #Total number of nets with non-default rule or having extra spacing = 359
[12/25 14:14:09   4446s] #Total wire length = 3025168 um.
[12/25 14:14:09   4446s] #Total half perimeter of net bounding box = 2342639 um.
[12/25 14:14:09   4446s] #Total wire length on LAYER M1 = 12509 um.
[12/25 14:14:09   4446s] #Total wire length on LAYER M2 = 717747 um.
[12/25 14:14:09   4446s] #Total wire length on LAYER M3 = 1046417 um.
[12/25 14:14:09   4446s] #Total wire length on LAYER M4 = 764067 um.
[12/25 14:14:09   4446s] #Total wire length on LAYER M5 = 429207 um.
[12/25 14:14:09   4446s] #Total wire length on LAYER M6 = 55221 um.
[12/25 14:14:09   4446s] #Total wire length on LAYER M7 = 0 um.
[12/25 14:14:09   4446s] #Total wire length on LAYER M8 = 0 um.
[12/25 14:14:09   4446s] #Total wire length on LAYER M9 = 0 um.
[12/25 14:14:09   4446s] #Total number of vias = 1065136
[12/25 14:14:09   4446s] #Up-Via Summary (total 1065136):
[12/25 14:14:09   4446s] #           
[12/25 14:14:09   4446s] #-----------------------
[12/25 14:14:09   4446s] # M1             458899
[12/25 14:14:09   4446s] # M2             427430
[12/25 14:14:09   4446s] # M3             137657
[12/25 14:14:09   4446s] # M4              38465
[12/25 14:14:09   4446s] # M5               2685
[12/25 14:14:09   4446s] #-----------------------
[12/25 14:14:09   4446s] #               1065136 
[12/25 14:14:09   4446s] #
[12/25 14:14:09   4446s] #Total number of DRC violations = 0
[12/25 14:14:09   4446s] #Total number of process antenna violations = 0
[12/25 14:14:09   4446s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/25 14:14:09   4446s] #
[12/25 14:14:12   4458s] #
[12/25 14:14:12   4458s] #Total number of nets with non-default rule or having extra spacing = 359
[12/25 14:14:12   4458s] #Total wire length = 3025168 um.
[12/25 14:14:12   4458s] #Total half perimeter of net bounding box = 2342639 um.
[12/25 14:14:12   4458s] #Total wire length on LAYER M1 = 12509 um.
[12/25 14:14:12   4458s] #Total wire length on LAYER M2 = 717747 um.
[12/25 14:14:12   4458s] #Total wire length on LAYER M3 = 1046417 um.
[12/25 14:14:12   4458s] #Total wire length on LAYER M4 = 764067 um.
[12/25 14:14:12   4458s] #Total wire length on LAYER M5 = 429207 um.
[12/25 14:14:12   4458s] #Total wire length on LAYER M6 = 55221 um.
[12/25 14:14:12   4458s] #Total wire length on LAYER M7 = 0 um.
[12/25 14:14:12   4458s] #Total wire length on LAYER M8 = 0 um.
[12/25 14:14:12   4458s] #Total wire length on LAYER M9 = 0 um.
[12/25 14:14:12   4458s] #Total number of vias = 1065136
[12/25 14:14:12   4458s] #Up-Via Summary (total 1065136):
[12/25 14:14:12   4458s] #           
[12/25 14:14:12   4458s] #-----------------------
[12/25 14:14:12   4458s] # M1             458899
[12/25 14:14:12   4458s] # M2             427430
[12/25 14:14:12   4458s] # M3             137657
[12/25 14:14:12   4458s] # M4              38465
[12/25 14:14:12   4458s] # M5               2685
[12/25 14:14:12   4458s] #-----------------------
[12/25 14:14:12   4458s] #               1065136 
[12/25 14:14:12   4458s] #
[12/25 14:14:12   4458s] #Total number of DRC violations = 0
[12/25 14:14:12   4458s] #Total number of process antenna violations = 0
[12/25 14:14:12   4458s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/25 14:14:12   4458s] #
[12/25 14:14:12   4458s] ### Time Record (Antenna Fixing) is uninstalled.
[12/25 14:14:12   4458s] #detailRoute Statistics:
[12/25 14:14:12   4458s] #Cpu time = 00:00:36
[12/25 14:14:12   4458s] #Elapsed time = 00:00:11
[12/25 14:14:12   4458s] #Increased memory = -1.23 (MB)
[12/25 14:14:12   4458s] #Total memory = 3330.42 (MB)
[12/25 14:14:12   4458s] #Peak memory = 3490.77 (MB)
[12/25 14:14:12   4458s] #Skip updating routing design signature in db-snapshot flow
[12/25 14:14:12   4459s] ### global_detail_route design signature (121): route=1325441645 flt_obj=0 vio=1905142130 shield_wire=1
[12/25 14:14:12   4459s] ### Time Record (DB Export) is installed.
[12/25 14:14:12   4460s] ### export design design signature (122): route=1325441645 fixed_route=1831175620 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1376262862 dirty_area=0 del_dirty_area=0 cell=1243196993 placement=1620122409 pin_access=1177251230 inst_pattern=1
[12/25 14:14:14   4463s] ### Time Record (DB Export) is uninstalled.
[12/25 14:14:14   4463s] ### Time Record (Post Callback) is installed.
[12/25 14:14:14   4463s] ### Time Record (Post Callback) is uninstalled.
[12/25 14:14:14   4463s] #
[12/25 14:14:14   4463s] #globalDetailRoute statistics:
[12/25 14:14:14   4463s] #Cpu time = 00:00:59
[12/25 14:14:14   4463s] #Elapsed time = 00:00:26
[12/25 14:14:14   4463s] #Increased memory = -52.21 (MB)
[12/25 14:14:14   4463s] #Total memory = 3321.21 (MB)
[12/25 14:14:14   4463s] #Peak memory = 3490.77 (MB)
[12/25 14:14:14   4463s] #Number of warnings = 3
[12/25 14:14:14   4463s] #Total number of warnings = 18
[12/25 14:14:14   4463s] #Number of fails = 0
[12/25 14:14:14   4463s] #Total number of fails = 0
[12/25 14:14:14   4463s] #Complete globalDetailRoute on Sun Dec 25 14:14:14 2022
[12/25 14:14:14   4463s] #
[12/25 14:14:15   4464s] ### import design signature (123): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1177251230 inst_pattern=1
[12/25 14:14:15   4464s] ### Time Record (globalDetailRoute) is uninstalled.
[12/25 14:14:15   4464s] ### 
[12/25 14:14:15   4464s] ###   Scalability Statistics
[12/25 14:14:15   4464s] ### 
[12/25 14:14:15   4464s] ### --------------------------------+----------------+----------------+----------------+
[12/25 14:14:15   4464s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/25 14:14:15   4464s] ### --------------------------------+----------------+----------------+----------------+
[12/25 14:14:15   4464s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/25 14:14:15   4464s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/25 14:14:15   4464s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/25 14:14:15   4464s] ###   DB Import                     |        00:00:06|        00:00:03|             2.4|
[12/25 14:14:15   4464s] ###   DB Export                     |        00:00:05|        00:00:02|             2.0|
[12/25 14:14:15   4464s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/25 14:14:15   4464s] ###   Data Preparation              |        00:00:07|        00:00:06|             1.3|
[12/25 14:14:15   4464s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/25 14:14:15   4464s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/25 14:14:15   4464s] ###   Detail Routing                |        00:00:09|        00:00:03|             2.8|
[12/25 14:14:15   4464s] ###   Antenna Fixing                |        00:00:26|        00:00:07|             3.7|
[12/25 14:14:15   4464s] ###   Entire Command                |        00:00:59|        00:00:26|             2.3|
[12/25 14:14:15   4464s] ### --------------------------------+----------------+----------------+----------------+
[12/25 14:14:15   4464s] ### 
[12/25 14:14:15   4464s] *** EcoRoute #2 [finish] : cpu/real = 0:00:59.4/0:00:25.9 (2.3), totSession cpu/real = 1:14:24.1/0:31:40.4 (2.3), mem = 3746.1M
[12/25 14:14:15   4464s] 
[12/25 14:14:15   4464s] =============================================================================================
[12/25 14:14:15   4464s]  Step TAT Report for EcoRoute #2                                                21.10-p004_1
[12/25 14:14:15   4464s] =============================================================================================
[12/25 14:14:15   4464s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 14:14:15   4464s] ---------------------------------------------------------------------------------------------
[12/25 14:14:15   4464s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 14:14:15   4464s] [ DetailRoute            ]      1   0:00:03.2  (  12.5 % )     0:00:03.2 /  0:00:09.2    2.8
[12/25 14:14:15   4464s] [ MISC                   ]          0:00:22.7  (  87.5 % )     0:00:22.7 /  0:00:50.2    2.2
[12/25 14:14:15   4464s] ---------------------------------------------------------------------------------------------
[12/25 14:14:15   4464s]  EcoRoute #2 TOTAL                  0:00:25.9  ( 100.0 % )     0:00:25.9 /  0:00:59.4    2.3
[12/25 14:14:15   4464s] ---------------------------------------------------------------------------------------------
[12/25 14:14:15   4464s] 
[12/25 14:14:15   4464s] **optDesign ... cpu = 0:04:12, real = 0:02:21, mem = 3317.6M, totSessionCpu=1:14:24 **
[12/25 14:14:15   4464s] -routeWithEco false                       # bool, default=false
[12/25 14:14:15   4464s] -routeSelectedNetOnly false               # bool, default=false
[12/25 14:14:15   4464s] -routeWithTimingDriven false              # bool, default=false
[12/25 14:14:15   4464s] -routeWithSiDriven false                  # bool, default=false
[12/25 14:14:15   4464s] New Signature Flow (restoreNanoRouteOptions) ....
[12/25 14:14:15   4464s] Extraction called for design 'toplevel_498' of instances=180569 and nets=122585 using extraction engine 'postRoute' at effort level 'low' .
[12/25 14:14:15   4464s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/25 14:14:15   4464s] Type 'man IMPEXT-3530' for more detail.
[12/25 14:14:15   4464s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/25 14:14:15   4464s] RC Extraction called in multi-corner(1) mode.
[12/25 14:14:15   4464s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/25 14:14:15   4464s] Type 'man IMPEXT-6197' for more detail.
[12/25 14:14:15   4464s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/25 14:14:15   4464s] * Layer Id             : 1 - M1
[12/25 14:14:15   4464s]       Thickness        : 0.18
[12/25 14:14:15   4464s]       Min Width        : 0.09
[12/25 14:14:15   4464s]       Layer Dielectric : 4.1
[12/25 14:14:15   4464s] * Layer Id             : 2 - M2
[12/25 14:14:15   4464s]       Thickness        : 0.22
[12/25 14:14:15   4464s]       Min Width        : 0.1
[12/25 14:14:15   4464s]       Layer Dielectric : 4.1
[12/25 14:14:15   4464s] * Layer Id             : 3 - M3
[12/25 14:14:15   4464s]       Thickness        : 0.22
[12/25 14:14:15   4464s]       Min Width        : 0.1
[12/25 14:14:15   4464s]       Layer Dielectric : 4.1
[12/25 14:14:15   4464s] * Layer Id             : 4 - M4
[12/25 14:14:15   4464s]       Thickness        : 0.22
[12/25 14:14:15   4464s]       Min Width        : 0.1
[12/25 14:14:15   4464s]       Layer Dielectric : 4.1
[12/25 14:14:15   4464s] * Layer Id             : 5 - M5
[12/25 14:14:15   4464s]       Thickness        : 0.22
[12/25 14:14:15   4464s]       Min Width        : 0.1
[12/25 14:14:15   4464s]       Layer Dielectric : 4.1
[12/25 14:14:15   4464s] * Layer Id             : 6 - M6
[12/25 14:14:15   4464s]       Thickness        : 0.22
[12/25 14:14:15   4464s]       Min Width        : 0.1
[12/25 14:14:15   4464s]       Layer Dielectric : 4.1
[12/25 14:14:15   4464s] * Layer Id             : 7 - M7
[12/25 14:14:15   4464s]       Thickness        : 0.22
[12/25 14:14:15   4464s]       Min Width        : 0.1
[12/25 14:14:15   4464s]       Layer Dielectric : 4.1
[12/25 14:14:15   4464s] * Layer Id             : 8 - M8
[12/25 14:14:15   4464s]       Thickness        : 0.9
[12/25 14:14:15   4464s]       Min Width        : 0.4
[12/25 14:14:15   4464s]       Layer Dielectric : 4.1
[12/25 14:14:15   4464s] * Layer Id             : 9 - M9
[12/25 14:14:15   4464s]       Thickness        : 0.9
[12/25 14:14:15   4464s]       Min Width        : 0.4
[12/25 14:14:15   4464s]       Layer Dielectric : 4.1
[12/25 14:14:15   4464s] extractDetailRC Option : -outfile /tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d -maxResLength 200  -basic
[12/25 14:14:15   4464s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/25 14:14:15   4464s]       RC Corner Indexes            0   
[12/25 14:14:15   4464s] Capacitance Scaling Factor   : 1.00000 
[12/25 14:14:15   4464s] Coupling Cap. Scaling Factor : 1.00000 
[12/25 14:14:15   4464s] Resistance Scaling Factor    : 1.00000 
[12/25 14:14:15   4464s] Clock Cap. Scaling Factor    : 1.00000 
[12/25 14:14:15   4464s] Clock Res. Scaling Factor    : 1.00000 
[12/25 14:14:15   4464s] Shrink Factor                : 1.00000
[12/25 14:14:18   4467s] LayerId::1 widthSet size::1
[12/25 14:14:18   4467s] LayerId::2 widthSet size::1
[12/25 14:14:18   4467s] LayerId::3 widthSet size::1
[12/25 14:14:18   4467s] LayerId::4 widthSet size::1
[12/25 14:14:18   4467s] LayerId::5 widthSet size::1
[12/25 14:14:18   4467s] LayerId::6 widthSet size::1
[12/25 14:14:18   4467s] LayerId::7 widthSet size::1
[12/25 14:14:18   4467s] LayerId::8 widthSet size::1
[12/25 14:14:18   4467s] LayerId::9 widthSet size::1
[12/25 14:14:18   4467s] eee: pegSigSF::1.070000
[12/25 14:14:18   4467s] Initializing multi-corner resistance tables ...
[12/25 14:14:18   4467s] eee: l::1 avDens::0.111022 usedTrk::18207.595746 availTrk::164000.000000 sigTrk::18207.595746
[12/25 14:14:18   4467s] eee: l::2 avDens::0.224325 usedTrk::35869.502750 availTrk::159900.000000 sigTrk::35869.502750
[12/25 14:14:18   4467s] eee: l::3 avDens::0.327005 usedTrk::52320.870491 availTrk::160000.000000 sigTrk::52320.870491
[12/25 14:14:18   4467s] eee: l::4 avDens::0.239220 usedTrk::38203.360017 availTrk::159700.000000 sigTrk::38203.360017
[12/25 14:14:18   4467s] eee: l::5 avDens::0.137196 usedTrk::21484.950000 availTrk::156600.000000 sigTrk::21484.950000
[12/25 14:14:18   4467s] eee: l::6 avDens::0.062467 usedTrk::2761.060005 availTrk::44200.000000 sigTrk::2761.060005
[12/25 14:14:18   4467s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:14:18   4467s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:14:18   4467s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:14:18   4467s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300333 ; uaWl: 1.000000 ; uaWlH: 0.409364 ; aWlH: 0.000000 ; Pmax: 0.872100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/25 14:14:20   4469s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3746.1M)
[12/25 14:14:20   4469s] Creating parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d' for storing RC.
[12/25 14:14:22   4471s] Extracted 10.0001% (CPU Time= 0:00:04.8  MEM= 3801.6M)
[12/25 14:14:24   4473s] Extracted 20.0001% (CPU Time= 0:00:06.4  MEM= 3801.6M)
[12/25 14:14:26   4475s] Extracted 30.0001% (CPU Time= 0:00:08.1  MEM= 3801.6M)
[12/25 14:14:27   4476s] Extracted 40.0001% (CPU Time= 0:00:09.8  MEM= 3805.6M)
[12/25 14:14:32   4481s] Extracted 50.0002% (CPU Time= 0:00:14.3  MEM= 3805.6M)
[12/25 14:14:34   4483s] Extracted 60.0001% (CPU Time= 0:00:16.3  MEM= 3805.6M)
[12/25 14:14:36   4485s] Extracted 70.0001% (CPU Time= 0:00:18.9  MEM= 3805.6M)
[12/25 14:14:39   4488s] Extracted 80.0001% (CPU Time= 0:00:21.3  MEM= 3805.6M)
[12/25 14:14:41   4490s] Extracted 90.0001% (CPU Time= 0:00:23.1  MEM= 3805.6M)
[12/25 14:14:45   4494s] Extracted 100% (CPU Time= 0:00:27.4  MEM= 3805.6M)
[12/25 14:14:46   4495s] Number of Extracted Resistors     : 2460533
[12/25 14:14:46   4495s] Number of Extracted Ground Cap.   : 2381118
[12/25 14:14:46   4495s] Number of Extracted Coupling Cap. : 5268452
[12/25 14:14:46   4495s] Opening parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d' for reading (mem: 3781.594M)
[12/25 14:14:46   4495s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/25 14:14:47   4496s] Checking LVS Completed (CPU Time= 0:00:00.7  MEM= 3781.6M)
[12/25 14:14:47   4496s] Creating parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb_Filter.rcdb.d' for storing RC.
[12/25 14:14:48   4497s] Closing parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d': 118951 access done (mem: 3789.594M)
[12/25 14:14:48   4497s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3789.594M)
[12/25 14:14:48   4497s] Opening parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d' for reading (mem: 3789.594M)
[12/25 14:14:48   4497s] processing rcdb (/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/25 14:14:49   4499s] Closing parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d': 0 access done (mem: 3789.594M)
[12/25 14:14:49   4499s] Lumped Parasitic Loading Completed (total cpu=0:00:02.0, real=0:00:01.0, current mem=3789.594M)
[12/25 14:14:49   4499s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:35.7  Real Time: 0:00:34.0  MEM: 3789.594M)
[12/25 14:14:50   4500s] **optDesign ... cpu = 0:04:49, real = 0:02:56, mem = 3125.3M, totSessionCpu=1:15:01 **
[12/25 14:14:50   4500s] Starting delay calculation for Setup views
[12/25 14:14:50   4500s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/25 14:14:50   4500s] Starting SI iteration 1 using Infinite Timing Windows
[12/25 14:14:50   4501s] #################################################################################
[12/25 14:14:50   4501s] # Design Stage: PostRoute
[12/25 14:14:50   4501s] # Design Name: toplevel_498
[12/25 14:14:50   4501s] # Design Mode: 90nm
[12/25 14:14:50   4501s] # Analysis Mode: MMMC OCV 
[12/25 14:14:50   4501s] # Parasitics Mode: SPEF/RCDB 
[12/25 14:14:50   4501s] # Signoff Settings: SI On 
[12/25 14:14:50   4501s] #################################################################################
[12/25 14:14:52   4505s] Topological Sorting (REAL = 0:00:01.0, MEM = 3663.0M, InitMEM = 3649.0M)
[12/25 14:14:52   4507s] Setting infinite Tws ...
[12/25 14:14:52   4507s] First Iteration Infinite Tw... 
[12/25 14:14:52   4507s] Calculate early delays in OCV mode...
[12/25 14:14:52   4507s] Calculate late delays in OCV mode...
[12/25 14:14:52   4507s] Start delay calculation (fullDC) (4 T). (MEM=3662.96)
[12/25 14:14:53   4507s] LayerId::1 widthSet size::1
[12/25 14:14:53   4507s] LayerId::2 widthSet size::1
[12/25 14:14:53   4507s] LayerId::3 widthSet size::1
[12/25 14:14:53   4507s] LayerId::4 widthSet size::1
[12/25 14:14:53   4507s] LayerId::5 widthSet size::1
[12/25 14:14:53   4507s] LayerId::6 widthSet size::1
[12/25 14:14:53   4507s] LayerId::7 widthSet size::1
[12/25 14:14:53   4507s] LayerId::8 widthSet size::1
[12/25 14:14:53   4507s] LayerId::9 widthSet size::1
[12/25 14:14:53   4507s] eee: pegSigSF::1.070000
[12/25 14:14:53   4507s] Initializing multi-corner resistance tables ...
[12/25 14:14:53   4507s] eee: l::1 avDens::0.111022 usedTrk::18207.595746 availTrk::164000.000000 sigTrk::18207.595746
[12/25 14:14:53   4507s] eee: l::2 avDens::0.224325 usedTrk::35869.502750 availTrk::159900.000000 sigTrk::35869.502750
[12/25 14:14:53   4507s] eee: l::3 avDens::0.327005 usedTrk::52320.870491 availTrk::160000.000000 sigTrk::52320.870491
[12/25 14:14:53   4507s] eee: l::4 avDens::0.239220 usedTrk::38203.360017 availTrk::159700.000000 sigTrk::38203.360017
[12/25 14:14:53   4507s] eee: l::5 avDens::0.137196 usedTrk::21484.950000 availTrk::156600.000000 sigTrk::21484.950000
[12/25 14:14:53   4507s] eee: l::6 avDens::0.062467 usedTrk::2761.060005 availTrk::44200.000000 sigTrk::2761.060005
[12/25 14:14:53   4507s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:14:53   4507s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:14:53   4507s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/25 14:14:53   4507s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300333 ; uaWl: 1.000000 ; uaWlH: 0.409364 ; aWlH: 0.000000 ; Pmax: 0.872100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/25 14:14:55   4509s] End AAE Lib Interpolated Model. (MEM=3675.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:14:55   4509s] Opening parasitic data file '/tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/toplevel_498_2702082_iKpkHZ.rcdb.d' for reading (mem: 3675.570M)
[12/25 14:14:55   4509s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3675.6M)
[12/25 14:14:55   4509s] AAE_INFO: 4 threads acquired from CTE.
[12/25 14:15:04   4546s] Total number of fetched objects 119022
[12/25 14:15:04   4546s] AAE_INFO-618: Total number of nets in the design is 122585,  97.1 percent of the nets selected for SI analysis
[12/25 14:15:05   4547s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:01.0)
[12/25 14:15:05   4547s] End delay calculation. (MEM=3834.35 CPU=0:00:35.9 REAL=0:00:10.0)
[12/25 14:15:05   4547s] End delay calculation (fullDC). (MEM=3834.35 CPU=0:00:40.3 REAL=0:00:13.0)
[12/25 14:15:05   4547s] *** CDM Built up (cpu=0:00:46.4  real=0:00:15.0  mem= 3834.4M) ***
[12/25 14:15:08   4556s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3865.4M)
[12/25 14:15:08   4556s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/25 14:15:08   4557s] Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 3834.4M)
[12/25 14:15:08   4557s] Starting SI iteration 2
[12/25 14:15:09   4558s] Calculate early delays in OCV mode...
[12/25 14:15:09   4558s] Calculate late delays in OCV mode...
[12/25 14:15:09   4558s] Start delay calculation (fullDC) (4 T). (MEM=3713.49)
[12/25 14:15:09   4558s] End AAE Lib Interpolated Model. (MEM=3713.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:15:10   4560s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/25 14:15:10   4560s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 119022. 
[12/25 14:15:10   4560s] Total number of fetched objects 119022
[12/25 14:15:10   4560s] AAE_INFO-618: Total number of nets in the design is 122585,  0.4 percent of the nets selected for SI analysis
[12/25 14:15:10   4560s] End delay calculation. (MEM=3884.21 CPU=0:00:01.7 REAL=0:00:01.0)
[12/25 14:15:10   4560s] End delay calculation (fullDC). (MEM=3884.21 CPU=0:00:02.1 REAL=0:00:01.0)
[12/25 14:15:10   4560s] *** CDM Built up (cpu=0:00:02.2  real=0:00:01.0  mem= 3884.2M) ***
[12/25 14:15:13   4569s] *** Done Building Timing Graph (cpu=0:01:09 real=0:00:23.0 totSessionCpu=1:16:10 mem=3913.2M)
[12/25 14:15:13   4570s] End AAE Lib Interpolated Model. (MEM=3913.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:15:13   4570s] All LLGs are deleted
[12/25 14:15:13   4570s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3913.2M, EPOCH TIME: 1671999313.874873
[12/25 14:15:13   4570s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3913.2M, EPOCH TIME: 1671999313.875654
[12/25 14:15:13   4570s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3913.2M, EPOCH TIME: 1671999313.939395
[12/25 14:15:13   4570s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3913.2M, EPOCH TIME: 1671999313.945100
[12/25 14:15:13   4570s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3913.2M, EPOCH TIME: 1671999313.952215
[12/25 14:15:13   4570s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.005, MEM:3914.2M, EPOCH TIME: 1671999313.957072
[12/25 14:15:13   4570s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.062, REAL:0.051, MEM:3914.2M, EPOCH TIME: 1671999313.996354
[12/25 14:15:14   4570s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.128, REAL:0.117, MEM:3914.2M, EPOCH TIME: 1671999314.056736
[12/25 14:15:16   4574s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.600  |  1.600  | 33.111  | 28.963  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.658%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:06:03, real = 0:03:22, mem = 3357.7M, totSessionCpu=1:16:14 **
[12/25 14:15:16   4574s] Executing marking Critical Nets1
[12/25 14:15:16   4574s] **INFO: flowCheckPoint #11 OptimizationRecovery
[12/25 14:15:16   4574s] Latch borrow mode reset to max_borrow
[12/25 14:15:18   4582s] **INFO: flowCheckPoint #12 FinalSummary
[12/25 14:15:18   4582s] Reported timing to dir ./timingReports
[12/25 14:15:18   4582s] **optDesign ... cpu = 0:06:11, real = 0:03:24, mem = 3370.5M, totSessionCpu=1:16:23 **
[12/25 14:15:18   4582s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3742.7M, EPOCH TIME: 1671999318.954921
[12/25 14:15:19   4582s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.094, REAL:0.094, MEM:3742.7M, EPOCH TIME: 1671999319.049407
[12/25 14:15:29   4594s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.600  |  1.600  | 33.111  | 28.963  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  31992  |  31985  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.658%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:06:23, real = 0:03:35, mem = 3355.8M, totSessionCpu=1:16:34 **
[12/25 14:15:29   4594s]  ReSet Options after AAE Based Opt flow 
[12/25 14:15:29   4594s] 
[12/25 14:15:29   4594s] TimeStamp Deleting Cell Server Begin ...
[12/25 14:15:29   4594s] Deleting Lib Analyzer.
[12/25 14:15:29   4594s] 
[12/25 14:15:29   4594s] TimeStamp Deleting Cell Server End ...
[12/25 14:15:29   4594s] *** Finished optDesign ***
[12/25 14:15:29   4594s] 
[12/25 14:15:29   4594s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:35 real=  0:03:39)
[12/25 14:15:29   4594s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/25 14:15:29   4594s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=  0:01:15 real=  0:01:11)
[12/25 14:15:29   4594s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:21 real=0:00:27.7)
[12/25 14:15:29   4594s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/25 14:15:29   4594s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:17.4 real=0:00:12.8)
[12/25 14:15:29   4594s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:25.2 real=0:00:19.2)
[12/25 14:15:29   4594s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:06.8 real=0:00:04.3)
[12/25 14:15:29   4594s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:01:03 real=0:00:29.1)
[12/25 14:15:29   4594s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:14 real=0:00:25.9)
[12/25 14:15:29   4594s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/25 14:15:29   4594s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:08.3 real=0:00:02.6)
[12/25 14:15:29   4594s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/25 14:15:29   4594s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/25 14:15:29   4594s] Info: pop threads available for lower-level modules during optimization.
[12/25 14:15:29   4594s] Info: Destroy the CCOpt slew target map.
[12/25 14:15:29   4594s] clean pInstBBox. size 0
[12/25 14:15:30   4594s] All LLGs are deleted
[12/25 14:15:30   4594s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3742.1M, EPOCH TIME: 1671999330.137943
[12/25 14:15:30   4594s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3742.1M, EPOCH TIME: 1671999330.141126
[12/25 14:15:30   4594s] *** optDesign #6 [finish] : cpu/real = 0:06:20.8/0:03:33.5 (1.8), totSession cpu/real = 1:16:34.8/0:32:55.2 (2.3), mem = 3742.1M
[12/25 14:15:30   4594s] 
[12/25 14:15:30   4594s] =============================================================================================
[12/25 14:15:30   4594s]  Final TAT Report for optDesign #6                                              21.10-p004_1
[12/25 14:15:30   4594s] =============================================================================================
[12/25 14:15:30   4594s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/25 14:15:30   4594s] ---------------------------------------------------------------------------------------------
[12/25 14:15:30   4594s] [ InitOpt                ]      1   0:00:07.7  (   3.6 % )     0:00:09.2 /  0:00:18.0    2.0
[12/25 14:15:30   4594s] [ DrvOpt                 ]      1   0:00:11.1  (   5.2 % )     0:00:11.1 /  0:00:12.9    1.2
[12/25 14:15:30   4594s] [ ViewPruning            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/25 14:15:30   4594s] [ OptSummaryReport       ]      5   0:00:01.4  (   0.7 % )     0:00:19.7 /  0:00:26.5    1.3
[12/25 14:15:30   4594s] [ DrvReport              ]      8   0:00:15.4  (   7.2 % )     0:00:15.4 /  0:00:21.7    1.4
[12/25 14:15:30   4594s] [ SlackTraversorInit     ]      1   0:00:00.8  (   0.4 % )     0:00:00.8 /  0:00:00.8    1.0
[12/25 14:15:30   4594s] [ CheckPlace             ]      1   0:00:01.5  (   0.7 % )     0:00:01.5 /  0:00:03.3    2.2
[12/25 14:15:30   4594s] [ RefinePlace            ]      1   0:00:02.2  (   1.0 % )     0:00:02.2 /  0:00:03.2    1.4
[12/25 14:15:30   4594s] [ AddFiller              ]      1   0:00:02.9  (   1.4 % )     0:00:02.9 /  0:00:03.7    1.3
[12/25 14:15:30   4594s] [ ClockDrv               ]      1   0:00:10.6  (   5.0 % )     0:00:10.6 /  0:00:12.6    1.2
[12/25 14:15:30   4594s] [ EcoRoute               ]      1   0:00:25.9  (  12.1 % )     0:00:25.9 /  0:00:59.4    2.3
[12/25 14:15:30   4594s] [ ExtractRC              ]      2   0:01:09.8  (  32.7 % )     0:01:09.8 /  0:01:13.0    1.0
[12/25 14:15:30   4594s] [ TimingUpdate           ]     12   0:00:11.2  (   5.3 % )     0:00:49.9 /  0:02:34.1    3.1
[12/25 14:15:30   4594s] [ FullDelayCalc          ]      2   0:00:38.6  (  18.1 % )     0:00:38.6 /  0:01:58.7    3.1
[12/25 14:15:30   4594s] [ TimingReport           ]      5   0:00:02.5  (   1.2 % )     0:00:02.5 /  0:00:05.7    2.3
[12/25 14:15:30   4594s] [ GenerateReports        ]      1   0:00:04.8  (   2.2 % )     0:00:04.8 /  0:00:04.7    1.0
[12/25 14:15:30   4594s] [ MISC                   ]          0:00:06.9  (   3.2 % )     0:00:06.9 /  0:00:09.4    1.4
[12/25 14:15:30   4594s] ---------------------------------------------------------------------------------------------
[12/25 14:15:30   4594s]  optDesign #6 TOTAL                 0:03:33.5  ( 100.0 % )     0:03:33.5 /  0:06:20.8    1.8
[12/25 14:15:30   4594s] ---------------------------------------------------------------------------------------------
[12/25 14:15:30   4594s] 
[12/25 14:15:30   4594s] <CMD> defOut -routing -floorplan final.def
[12/25 14:15:30   4594s] Writing DEF file 'final.def', current time is Sun Dec 25 14:15:30 2022 ...
[12/25 14:15:30   4594s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[12/25 14:15:34   4598s] DEF file 'final.def' is written, current time is Sun Dec 25 14:15:34 2022 ...
[12/25 14:15:34   4598s] <CMD> streamOut final.gds2 -mapFile tsmc065.map -libName DesignLib -merge /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 -stripes 1 -mode ALL
[12/25 14:15:34   4598s] **WARN: (IMPTCM-125):	Option "-stripes" for command streamOut is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/25 14:15:34   4598s] Merge file: /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has version number: 5
[12/25 14:15:34   4598s] Parse flat map file...
[12/25 14:15:34   4598s] Writing GDSII file ...
[12/25 14:15:34   4598s] 	****** db unit per micron = 2000 ******
[12/25 14:15:34   4598s] 	****** output gds2 file unit per micron = 2000 ******
[12/25 14:15:34   4598s] 	****** unit scaling factor = 1 ******
[12/25 14:15:34   4598s] Output for instance
[12/25 14:15:34   4598s] Output for bump
[12/25 14:15:34   4598s] Output for physical terminals
[12/25 14:15:34   4598s] Output for logical terminals
[12/25 14:15:34   4598s] Output for regular nets
[12/25 14:15:35   4600s] Output for special nets and metal fills
[12/25 14:15:35   4600s] Output for via structure generation total number 17
[12/25 14:15:35   4600s] Statistics for GDS generated (version 5)
[12/25 14:15:35   4600s] ----------------------------------------
[12/25 14:15:35   4600s] Stream Out Layer Mapping Information:
[12/25 14:15:35   4600s] GDS Layer Number          GDS Layer Name
[12/25 14:15:35   4600s] ----------------------------------------
[12/25 14:15:35   4600s]     39                                M9
[12/25 14:15:35   4600s]     35                                M5
[12/25 14:15:35   4600s]     32                                M2
[12/25 14:15:35   4600s]     34                                M4
[12/25 14:15:35   4600s]     38                                M8
[12/25 14:15:35   4600s]     33                                M3
[12/25 14:15:35   4600s]     31                                M1
[12/25 14:15:35   4600s]     36                                M6
[12/25 14:15:35   4600s]     58                              VIA8
[12/25 14:15:35   4600s]     37                                M7
[12/25 14:15:35   4600s]     57                              VIA7
[12/25 14:15:35   4600s]     51                              VIA1
[12/25 14:15:35   4600s]     52                              VIA2
[12/25 14:15:35   4600s]     53                              VIA3
[12/25 14:15:35   4600s]     54                              VIA4
[12/25 14:15:35   4600s]     55                              VIA5
[12/25 14:15:35   4600s]     56                              VIA6
[12/25 14:15:35   4600s]     134                               M4
[12/25 14:15:35   4600s]     135                               M5
[12/25 14:15:35   4600s]     132                               M2
[12/25 14:15:35   4600s]     133                               M3
[12/25 14:15:35   4600s]     136                               M6
[12/25 14:15:35   4600s]     137                               M7
[12/25 14:15:35   4600s]     138                               M8
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] Stream Out Information Processed for GDS version 5:
[12/25 14:15:35   4600s] Units: 2000 DBU
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] Object                             Count
[12/25 14:15:35   4600s] ----------------------------------------
[12/25 14:15:35   4600s] Instances                         180569
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] Ports/Pins                            43
[12/25 14:15:35   4600s]     metal layer M3                    19
[12/25 14:15:35   4600s]     metal layer M5                    24
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] Nets                             1369613
[12/25 14:15:35   4600s]     metal layer M1                 15057
[12/25 14:15:35   4600s]     metal layer M2                766319
[12/25 14:15:35   4600s]     metal layer M3                433930
[12/25 14:15:35   4600s]     metal layer M4                125542
[12/25 14:15:35   4600s]     metal layer M5                 26919
[12/25 14:15:35   4600s]     metal layer M6                  1846
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s]     Via Instances                1065136
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] Special Nets                         413
[12/25 14:15:35   4600s]     metal layer M1                   401
[12/25 14:15:35   4600s]     metal layer M5                    12
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s]     Via Instances                   9624
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] Metal Fills                            0
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s]     Via Instances                      0
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] Metal FillOPCs                         0
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s]     Via Instances                      0
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] Metal FillDRCs                         0
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s]     Via Instances                      0
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] Text                              118996
[12/25 14:15:35   4600s]     metal layer M1                  4397
[12/25 14:15:35   4600s]     metal layer M2                 88934
[12/25 14:15:35   4600s]     metal layer M3                 22835
[12/25 14:15:35   4600s]     metal layer M4                  2439
[12/25 14:15:35   4600s]     metal layer M5                   368
[12/25 14:15:35   4600s]     metal layer M6                    23
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] Blockages                              0
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] Custom Text                            0
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] Custom Box                             0
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] Trim Metal                             0
[12/25 14:15:35   4600s] 
[12/25 14:15:35   4600s] Scanning GDS file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 to register cell name ......
[12/25 14:15:36   4600s] Merging GDS file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 ......
[12/25 14:15:36   4600s] 	****** Merge file: /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has version number: 5.
[12/25 14:15:36   4600s] 	****** Merge file: /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has units: 1000 per micron.
[12/25 14:15:36   4600s] 	****** unit scaling factor = 2 ******
[12/25 14:15:36   4600s] ######Streamout is finished!
[12/25 14:15:36   4600s] <CMD> saveNetlist .././vlogout/toplevel_498.pnr.v -flat -includePhysicalCell {FILLCAP16A10TR FILLCAP8A10TR} -excludeLeafCell -excludeCellInst {FILL128A10TR FILLTIE128A10TR FILL64A10TR FILLTIE64A10TR FILL32A10TR FILLTIE32A10TR FILL16A10TR FILLTIE16A10TR FILL8A10TR FILLTIE8A10TR FILL4A10TR FILLTIE4A10TR FILL2A10TR FILLTIE2A10TR FILL1A10TR}
[12/25 14:15:36   4600s] Writing Netlist ".././vlogout/toplevel_498.pnr.v" ...
[12/25 14:15:36   4600s] # of physical inst of cell toplevel_498 = 64817 but actual = 180569
[12/25 14:15:37   4600s] <CMD> write_sdf -view slowView -min_period_edges posedge $env(SDF_OUT_DIR)/$env(TOP_LEVEL).pnr.sdf
[12/25 14:15:37   4601s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/25 14:15:37   4601s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/25 14:15:37   4601s] Starting SI iteration 1 using Infinite Timing Windows
[12/25 14:15:38   4602s] #################################################################################
[12/25 14:15:38   4602s] # Design Stage: PostRoute
[12/25 14:15:38   4602s] # Design Name: toplevel_498
[12/25 14:15:38   4602s] # Design Mode: 90nm
[12/25 14:15:38   4602s] # Analysis Mode: MMMC OCV 
[12/25 14:15:38   4602s] # Parasitics Mode: SPEF/RCDB 
[12/25 14:15:38   4602s] # Signoff Settings: SI On 
[12/25 14:15:38   4602s] #################################################################################
[12/25 14:15:39   4606s] Topological Sorting (REAL = 0:00:00.0, MEM = 3682.0M, InitMEM = 3668.1M)
[12/25 14:15:40   4608s] Setting infinite Tws ...
[12/25 14:15:40   4608s] First Iteration Infinite Tw... 
[12/25 14:15:40   4608s] Calculate early delays in OCV mode...
[12/25 14:15:40   4608s] Calculate late delays in OCV mode...
[12/25 14:15:40   4608s] Calculate late delays in OCV mode...
[12/25 14:15:40   4608s] Calculate early delays in OCV mode...
[12/25 14:15:40   4608s] Start delay calculation (fullDC) (4 T). (MEM=3682.05)
[12/25 14:15:41   4609s] End AAE Lib Interpolated Model. (MEM=3702.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:15:43   4613s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/25 14:15:43   4613s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/25 14:15:43   4613s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/25 14:15:43   4613s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/25 14:15:43   4613s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/25 14:15:43   4613s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/25 14:15:43   4613s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/25 14:15:43   4613s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/25 14:15:43   4613s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/25 14:15:43   4613s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/25 14:15:43   4613s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/25 14:15:43   4613s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/25 14:15:43   4613s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/25 14:15:43   4613s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/25 14:15:48   4630s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/25 14:15:48   4630s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/25 14:15:48   4630s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/25 14:15:48   4630s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/25 14:15:48   4630s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/25 14:15:48   4630s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/25 14:15:48   4630s] **WARN: (EMS-27):	Message (IMPESI-3095) has exceeded the current message display limit of 20.
[12/25 14:15:48   4630s] To increase the message display limit, refer to the product command reference manual.
[12/25 14:15:53   4647s] Total number of fetched objects 119022
[12/25 14:15:53   4647s] AAE_INFO-618: Total number of nets in the design is 122585,  97.1 percent of the nets selected for SI analysis
[12/25 14:16:02   4681s] Total number of fetched objects 119022
[12/25 14:16:02   4681s] AAE_INFO-618: Total number of nets in the design is 122585,  97.1 percent of the nets selected for SI analysis
[12/25 14:16:02   4683s] End Timing Check Calculation. (CPU Time=0:00:01.5, Real Time=0:00:00.0)
[12/25 14:16:03   4684s] End Timing Check Calculation. (CPU Time=0:00:01.6, Real Time=0:00:01.0)
[12/25 14:16:03   4684s] End delay calculation. (MEM=3833.75 CPU=0:01:11 REAL=0:00:20.0)
[12/25 14:16:03   4684s] End delay calculation (fullDC). (MEM=3833.75 CPU=0:01:16 REAL=0:00:23.0)
[12/25 14:16:03   4684s] *** CDM Built up (cpu=0:01:23  real=0:00:25.0  mem= 3833.8M) ***
[12/25 14:16:07   4695s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3864.8M)
[12/25 14:16:07   4695s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/25 14:16:07   4696s] Loading CTE timing window is completed (CPU = 0:00:00.9, REAL = 0:00:00.0, MEM = 3833.8M)
[12/25 14:16:07   4696s] Starting SI iteration 2
[12/25 14:16:08   4697s] Calculate early delays in OCV mode...
[12/25 14:16:08   4697s] Calculate late delays in OCV mode...
[12/25 14:16:08   4697s] Calculate late delays in OCV mode...
[12/25 14:16:08   4697s] Calculate early delays in OCV mode...
[12/25 14:16:08   4697s] Start delay calculation (fullDC) (4 T). (MEM=3710.98)
[12/25 14:16:08   4698s] End AAE Lib Interpolated Model. (MEM=3710.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/25 14:16:09   4699s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/25 14:16:09   4699s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 0. 
[12/25 14:16:09   4699s] Total number of fetched objects 119022
[12/25 14:16:09   4699s] AAE_INFO-618: Total number of nets in the design is 122585,  0.4 percent of the nets selected for SI analysis
[12/25 14:16:11   4707s] Glitch Analysis: View fastView -- Total Number of Nets Skipped = 0. 
[12/25 14:16:11   4707s] Glitch Analysis: View fastView -- Total Number of Nets Analyzed = 119022. 
[12/25 14:16:11   4707s] Total number of fetched objects 119022
[12/25 14:16:11   4707s] AAE_INFO-618: Total number of nets in the design is 122585,  25.6 percent of the nets selected for SI analysis
[12/25 14:16:11   4707s] End delay calculation. (MEM=3892.76 CPU=0:00:09.4 REAL=0:00:03.0)
[12/25 14:16:11   4707s] End delay calculation (fullDC). (MEM=3892.76 CPU=0:00:09.8 REAL=0:00:03.0)
[12/25 14:16:11   4707s] *** CDM Built up (cpu=0:00:10.0  real=0:00:03.0  mem= 3892.8M) ***
[12/25 14:16:18   4732s]  *** Starting Verify Geometry (MEM: 3855.7) ***
[12/25 14:16:18   4732s] 
[12/25 14:16:18   4732s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Starting Verification
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Initializing
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[12/25 14:16:18   4732s]                   ...... bin size: 2880
[12/25 14:16:18   4732s] Multi-CPU acceleration using 4 CPU(s).
[12/25 14:16:18   4732s] <CMD> saveDrc /tmp/innovus_temp_2702082_ece-498hk-03.ece.illinois.edu_hfaroo9_FS6cg9/vergQTmpMrAFBx/qthread_src.drc
[12/25 14:16:18   4732s] Saving Drc markers ...
[12/25 14:16:18   4732s] ... No Drc file written since there is no markers found.
[12/25 14:16:18   4732s] <CMD> clearDrc
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 1 of 25  Thread : 0
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 2 of 25  Thread : 1
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 3 of 25  Thread : 2
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 4 of 25  Thread : 3
[12/25 14:16:18   4732s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/25 14:16:18   4732s] 
[12/25 14:16:18   4732s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/25 14:16:18   4732s] 
[12/25 14:16:18   4732s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/25 14:16:18   4732s] 
[12/25 14:16:18   4732s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/25 14:16:18   4732s] 
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 5 of 25  Thread : 0
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 6 of 25  Thread : 1
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 7 of 25  Thread : 2
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 8 of 25  Thread : 3
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 9 of 25  Thread : 0
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 10 of 25  Thread : 1
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 11 of 25  Thread : 2
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 12 of 25  Thread : 3
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 13 of 25  Thread : 0
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 14 of 25  Thread : 1
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 15 of 25  Thread : 2
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 16 of 25  Thread : 3
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 17 of 25  Thread : 0
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 18 of 25  Thread : 1
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 19 of 25  Thread : 2
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 20 of 25  Thread : 3
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 21 of 25  Thread : 0
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 22 of 25  Thread : 1
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 24 of 25  Thread : 3
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 23 of 25  Thread : 2
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SubArea : 25 of 25  Thread : 0
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/25 14:16:18   4732s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/25 14:16:39   4801s] VG: elapsed time: 21.00
[12/25 14:16:39   4801s] Begin Summary ...
[12/25 14:16:39   4801s]   Cells       : 0
[12/25 14:16:39   4801s]   SameNet     : 0
[12/25 14:16:39   4801s]   Wiring      : 0
[12/25 14:16:39   4801s]   Antenna     : 0
[12/25 14:16:39   4801s]   Short       : 0
[12/25 14:16:39   4801s]   Overlap     : 0
[12/25 14:16:39   4801s] End Summary
[12/25 14:16:39   4801s] 
[12/25 14:16:39   4801s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/25 14:16:39   4801s] 
[12/25 14:16:39   4801s] **********End: VERIFY GEOMETRY**********
[12/25 14:16:39   4801s]  *** verify geometry (CPU: 0:01:09  MEM: 343.7M)
[12/25 14:16:39   4801s] 
[12/25 14:16:39   4801s] <CMD> verifyConnectivity -type all -noAntenna
[12/25 14:16:39   4801s] VERIFY_CONNECTIVITY use new engine.
[12/25 14:16:39   4801s] 
[12/25 14:16:39   4801s] ******** Start: VERIFY CONNECTIVITY ********
[12/25 14:16:39   4801s] Start Time: Sun Dec 25 14:16:39 2022
[12/25 14:16:39   4801s] 
[12/25 14:16:39   4801s] Design Name: toplevel_498
[12/25 14:16:39   4801s] Database Units: 2000
[12/25 14:16:39   4801s] Design Boundary: (0.0000, 0.0000) (800.0000, 800.0000)
[12/25 14:16:39   4801s] Error Limit = 1000; Warning Limit = 50
[12/25 14:16:39   4801s] Check all nets
[12/25 14:16:39   4801s] Use 4 pthreads
[12/25 14:16:40   4806s] Net clk: Found a geometry with bounding box (-0.26,10.05) (0.26,10.15) outside the design boundary.
[12/25 14:16:40   4806s] Violations for such geometries will be reported.
[12/25 14:16:40   4806s] Net rst: Found a geometry with bounding box (-0.26,15.05) (0.26,15.15) outside the design boundary.
[12/25 14:16:40   4806s] Violations for such geometries will be reported.
[12/25 14:16:40   4806s] Net gpio_pins[8]: Found a geometry with bounding box (799.74,740.05) (800.26,740.15) outside the design boundary.
[12/25 14:16:40   4806s] Violations for such geometries will be reported.
[12/25 14:16:40   4806s] Net gpio_pins[9]: Found a geometry with bounding box (799.74,735.05) (800.26,735.15) outside the design boundary.
[12/25 14:16:40   4806s] Violations for such geometries will be reported.
[12/25 14:16:41   4807s] 
[12/25 14:16:41   4807s] Begin Summary 
[12/25 14:16:41   4807s]   Found no problems or warnings.
[12/25 14:16:41   4807s] End Summary
[12/25 14:16:41   4807s] 
[12/25 14:16:41   4807s] End Time: Sun Dec 25 14:16:41 2022
[12/25 14:16:41   4807s] Time Elapsed: 0:00:02.0
[12/25 14:16:41   4807s] 
[12/25 14:16:41   4807s] ******** End: VERIFY CONNECTIVITY ********
[12/25 14:16:41   4807s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/25 14:16:41   4807s]   (CPU Time: 0:00:05.6  MEM: 24.000M)
[12/25 14:16:41   4807s] 
[12/25 14:16:41   4807s] <CMD> saveDesign toplevel_498.finished.enc
[12/25 14:16:41   4807s] The in-memory database contained RC information but was not saved. To save 
[12/25 14:16:41   4807s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/25 14:16:41   4807s] so it should only be saved when it is really desired.
[12/25 14:16:41   4807s] #% Begin save design ... (date=12/25 14:16:41, mem=3290.6M)
[12/25 14:16:41   4807s] % Begin Save ccopt configuration ... (date=12/25 14:16:41, mem=3290.6M)
[12/25 14:16:42   4808s] % End Save ccopt configuration ... (date=12/25 14:16:42, total cpu=0:00:00.8, real=0:00:01.0, peak res=3291.1M, current mem=3291.1M)
[12/25 14:16:42   4808s] % Begin Save netlist data ... (date=12/25 14:16:42, mem=3291.1M)
[12/25 14:16:42   4808s] Writing Binary DB to toplevel_498.finished.enc.dat/vbin/toplevel_498.v.bin in multi-threaded mode...
[12/25 14:16:42   4808s] % End Save netlist data ... (date=12/25 14:16:42, total cpu=0:00:00.3, real=0:00:00.0, peak res=3291.1M, current mem=3291.1M)
[12/25 14:16:42   4808s] Saving symbol-table file in separate thread ...
[12/25 14:16:42   4808s] Saving congestion map file in separate thread ...
[12/25 14:16:42   4808s] Saving congestion map file toplevel_498.finished.enc.dat/toplevel_498.route.congmap.gz ...
[12/25 14:16:42   4808s] % Begin Save AAE data ... (date=12/25 14:16:42, mem=3292.7M)
[12/25 14:16:42   4808s] Saving AAE Data ...
[12/25 14:16:42   4808s] % End Save AAE data ... (date=12/25 14:16:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=3292.7M, current mem=3292.7M)
[12/25 14:16:43   4809s] Saving preference file toplevel_498.finished.enc.dat/gui.pref.tcl ...
[12/25 14:16:43   4809s] Saving mode setting ...
[12/25 14:16:43   4809s] Saving global file ...
[12/25 14:16:43   4809s] Saving Drc markers ...
[12/25 14:16:43   4809s] ... No Drc file written since there is no markers found.
[12/25 14:16:43   4809s] % Begin Save routing data ... (date=12/25 14:16:43, mem=3293.0M)
[12/25 14:16:43   4809s] Saving route file ...
[12/25 14:16:45   4811s] *** Completed saveRoute (cpu=0:00:01.5 real=0:00:02.0 mem=3769.2M) ***
[12/25 14:16:45   4811s] % End Save routing data ... (date=12/25 14:16:45, total cpu=0:00:01.6, real=0:00:02.0, peak res=3293.7M, current mem=3293.7M)
[12/25 14:16:45   4811s] Saving special route data file in separate thread ...
[12/25 14:16:45   4811s] Saving PG Conn data in separate thread ...
[12/25 14:16:45   4811s] Saving placement file in separate thread ...
[12/25 14:16:45   4811s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/25 14:16:45   4811s] Save Adaptive View Pruning View Names to Binary file
[12/25 14:16:45   4811s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=3815.2M) ***
[12/25 14:16:45   4811s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/25 14:16:45   4811s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[12/25 14:16:45   4811s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/25 14:16:46   4811s] Saving property file toplevel_498.finished.enc.dat/toplevel_498.prop
[12/25 14:16:46   4811s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3791.2M) ***
[12/25 14:16:46   4812s] #Saving pin access data to file toplevel_498.finished.enc.dat/toplevel_498.apa ...
[12/25 14:16:47   4812s] #
[12/25 14:16:47   4812s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/25 14:16:47   4812s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[12/25 14:16:47   4812s] % Begin Save power constraints data ... (date=12/25 14:16:47, mem=3294.5M)
[12/25 14:16:47   4812s] % End Save power constraints data ... (date=12/25 14:16:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=3294.5M, current mem=3294.5M)
[12/25 14:16:47   4813s] Generated self-contained design toplevel_498.finished.enc.dat
[12/25 14:16:48   4813s] #% End save design ... (date=12/25 14:16:48, total cpu=0:00:05.8, real=0:00:07.0, peak res=3294.9M, current mem=3294.9M)
[12/25 14:16:48   4813s] *** Message Summary: 0 warning(s), 0 error(s)
[12/25 14:16:48   4813s] 
[12/25 14:59:00   4917s] <CMD> win
[12/25 14:59:03   4918s] <CMD> zoomBox 258.54150 287.95900 906.52250 868.04050
[12/25 14:59:05   4919s] <CMD> zoomBox 340.14650 364.66050 890.93100 857.73000
[12/25 14:59:05   4919s] <CMD> zoomBox 597.39400 606.44950 841.78050 825.22750
[12/25 14:59:06   4919s] <CMD> zoomBox 760.65750 761.58750 808.77250 804.66050
[12/25 14:59:07   4919s] <CMD> zoomBox 766.42750 767.36650 807.32550 803.97900
[12/25 14:59:09   4919s] <CMD> zoomBox 771.33200 772.27850 806.09550 803.39950
[12/25 14:59:10   4919s] <CMD> zoomBox 779.04400 779.99050 804.16150 802.47600
[12/25 14:59:10   4920s] <CMD> zoomBox 782.05600 783.00250 803.40600 802.11550
[12/25 14:59:11   4920s] <CMD> zoomBox 779.00500 780.68750 804.12250 803.17300
[12/25 14:59:11   4920s] <CMD> zoomBox 775.41550 777.96400 804.96550 804.41750
[12/25 14:59:11   4920s] <CMD> zoomBox 771.19900 774.77300 805.96400 805.89500
[12/25 14:59:12   4920s] <CMD> zoomBox 760.42000 767.88100 808.53750 810.95650
[12/25 14:59:13   4920s] <CMD> zoomBox 752.89500 767.13400 809.50400 817.81100
[12/25 14:59:14   4921s] <CMD> pan 3.98400 -28.88800
[12/25 14:59:16   4922s] <CMD> pan -3.29550 -9.95000
[12/25 14:59:16   4922s] <CMD> zoomBox 767.00750 758.60650 815.12500 801.68200
[12/25 14:59:16   4922s] <CMD> zoomBox 772.02150 762.13600 812.92150 798.75000
[12/25 14:59:17   4922s] <CMD> zoomBox 776.24400 764.74700 811.00900 795.86900
[12/25 14:59:17   4922s] <CMD> zoomBox 793.49850 775.54800 802.97200 784.02900
[12/25 14:59:18   4922s] <CMD> zoomBox 797.07700 778.04750 801.28100 781.81100
[12/25 14:59:19   4922s] <CMD> zoomBox 797.86900 778.60150 800.90650 781.32050
[12/25 14:59:20   4922s] <CMD> zoomBox 798.44800 779.02000 800.64250 780.98450
[12/25 14:59:20   4922s] <CMD> zoomBox 798.67400 779.18350 800.53950 780.85350
[12/25 14:59:21   4922s] <CMD> zoomBox 799.19850 779.52450 800.34500 780.55100
[12/25 14:59:22   4922s] <CMD> zoomBox 799.32400 779.60600 800.29850 780.47850
[12/25 14:59:27   4923s] <CMD> zoomBox 796.46950 777.67650 801.42150 782.10950
[12/25 14:59:28   4923s] <CMD> zoomBox 792.02800 775.61200 803.18800 785.60250
[12/25 14:59:28   4923s] <CMD> zoomBox 787.01100 773.28000 805.18400 789.54850
[12/25 14:59:29   4923s] <CMD> zoomBox 759.50600 760.52400 816.19550 811.27300
[12/25 14:59:30   4923s] <CMD> zoomBox 465.16150 624.01600 934.03950 1043.76200
[12/25 14:59:33   4923s] <CMD> zoomBox 406.07450 596.61350 957.69550 1090.43200
[12/25 14:59:51   4926s] <CMD> pan -278.30800 -90.62350
[12/25 14:59:52   4926s] <CMD> zoomBox 82.30500 292.78350 731.27100 873.74650
[12/25 14:59:53   4927s] <CMD> zoomBox -195.21700 154.40700 1047.99900 1267.35050
[12/25 14:59:55   4929s] <CMD> pan 17.69150 -169.85700
[12/25 14:59:59   4930s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sun Dec 25 14:59:59 2022
  Total CPU time:     1:22:38
  Total real time:    1:17:27
  Peak memory (main): 3470.12MB

[12/25 14:59:59   4930s] 
[12/25 14:59:59   4930s] *** Memory Usage v#1 (Current mem = 3810.652M, initial mem = 316.102M) ***
[12/25 14:59:59   4930s] 
[12/25 14:59:59   4930s] *** Summary of all messages that are not suppressed in this session:
[12/25 14:59:59   4930s] Severity  ID               Count  Summary                                  
[12/25 14:59:59   4930s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/25 14:59:59   4930s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/25 14:59:59   4930s] ERROR     IMPFP-10102          1  Design boundary shape cannot be adjusted...
[12/25 14:59:59   4930s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[12/25 14:59:59   4930s] WARNING   IMPEXT-6197         15  The Cap table file is not specified. Thi...
[12/25 14:59:59   4930s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[12/25 14:59:59   4930s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/25 14:59:59   4930s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[12/25 14:59:59   4930s] WARNING   IMPEXT-3530         15  The process node is not set. Use the com...
[12/25 14:59:59   4930s] WARNING   IMPEXT-3032          4  Because the cap table file was not provi...
[12/25 14:59:59   4930s] WARNING   IMPSYT-21024         1  Command "setMaxRouteLayer" has become ob...
[12/25 14:59:59   4930s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/25 14:59:59   4930s] WARNING   IMPVL-159         1780  Pin '%s' of cell '%s' is defined in LEF ...
[12/25 14:59:59   4930s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/25 14:59:59   4930s] WARNING   IMPESI-3095        252  Net: '%s' has no receivers. SI analysis ...
[12/25 14:59:59   4930s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[12/25 14:59:59   4930s] WARNING   IMPPP-5022           1  Option "%s" is obsolete and can be repla...
[12/25 14:59:59   4930s] WARNING   IMPPP-4018           1  Command "%s" is obsolete and has been re...
[12/25 14:59:59   4930s] WARNING   IMPPP-193            4  The currently specified %s spacing %f %s...
[12/25 14:59:59   4930s] WARNING   IMPPP-4051           1  Failed to add rings, because the IO cell...
[12/25 14:59:59   4930s] WARNING   IMPPP-4063           1  Multi-CPU is set to %d in addStripe auto...
[12/25 14:59:59   4930s] WARNING   IMPPP-220            1  The power planner does not create core r...
[12/25 14:59:59   4930s] WARNING   IMPSR-468            6  Cannot find any standard cell pin connec...
[12/25 14:59:59   4930s] WARNING   IMPSR-1253           2  Unable to find any standard cell pin con...
[12/25 14:59:59   4930s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/25 14:59:59   4930s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[12/25 14:59:59   4930s] WARNING   IMPSP-5140          11  Global net connect rules have not been c...
[12/25 14:59:59   4930s] WARNING   IMPSP-5224           3  Option '%s' for command addEndCap is obs...
[12/25 14:59:59   4930s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/25 14:59:59   4930s] WARNING   IMPSP-315           11  Found %d instances insts with no PG Term...
[12/25 14:59:59   4930s] ERROR     IMPSP-9537           1  'setPlaceMode -place_design_floorplan_mo...
[12/25 14:59:59   4930s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/25 14:59:59   4930s] WARNING   IMPSP-5534           3  '%s' and '%s' are using the same endcap ...
[12/25 14:59:59   4930s] WARNING   IMPSP-2035          15  Cell-to-preRoute spacing and short viola...
[12/25 14:59:59   4930s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[12/25 14:59:59   4930s] ERROR     IMPOPT-7109          1  The "-leakagePowerEffort" & "-dynamicPow...
[12/25 14:59:59   4930s] WARNING   IMPCCOPT-1285       24  The lib cell '%s' specified in %s %s. %s...
[12/25 14:59:59   4930s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[12/25 14:59:59   4930s] WARNING   IMPCCOPT-2248        1  Clock %s has a source defined at module ...
[12/25 14:59:59   4930s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/25 14:59:59   4930s] WARNING   IMPTCM-125           3  Option "%s" for command %s is obsolete a...
[12/25 14:59:59   4930s] WARNING   IMPPSP-1003         18  Found use of '%s'. This will continue to...
[12/25 14:59:59   4930s] WARNING   SDF-808              1  The software is currently operating in a...
[12/25 14:59:59   4930s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/25 14:59:59   4930s] WARNING   TCLCMD-1531          2  '%s' has been applied on hierarchical pi...
[12/25 14:59:59   4930s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/25 14:59:59   4930s] WARNING   TECHLIB-302         46  No function defined for cell '%s'. The c...
[12/25 14:59:59   4930s] *** Message Summary: 2257 warning(s), 3 error(s)
[12/25 14:59:59   4930s] 
[12/25 14:59:59   4930s] --- Ending "Innovus" (totcpu=1:22:10, real=1:17:26, mem=3810.7M) ---
