<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/intel/ixgbe/ixgbe-3.1.15-FlowDirector-NoTNAPI/src/ixgbe.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_0aa32237f90cad5b43b1dfe5d6b3443b.html">intel</a>      </li>
      <li class="navelem"><a class="el" href="dir_aa6459e1e92664bab04094557f6624be.html">ixgbe</a>      </li>
      <li class="navelem"><a class="el" href="dir_841ccacdd8dc0779375a2d0bee41ab9a.html">ixgbe-3.1.15-FlowDirector-NoTNAPI</a>      </li>
      <li class="navelem"><a class="el" href="dir_48709381b9d94a6f6b2ce25044cf89fa.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">ixgbe.h</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*******************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">  Intel 10 Gigabit PCI Express Linux driver</span>
<a name="l00004"></a>00004 <span class="comment">  Copyright(c) 1999 - 2010 Intel Corporation.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">  This program is free software; you can redistribute it and/or modify it</span>
<a name="l00007"></a>00007 <span class="comment">  under the terms and conditions of the GNU General Public License,</span>
<a name="l00008"></a>00008 <span class="comment">  version 2, as published by the Free Software Foundation.</span>
<a name="l00009"></a>00009 <span class="comment"></span>
<a name="l00010"></a>00010 <span class="comment">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<a name="l00011"></a>00011 <span class="comment">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<a name="l00012"></a>00012 <span class="comment">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<a name="l00013"></a>00013 <span class="comment">  more details.</span>
<a name="l00014"></a>00014 <span class="comment"></span>
<a name="l00015"></a>00015 <span class="comment">  You should have received a copy of the GNU General Public License along with</span>
<a name="l00016"></a>00016 <span class="comment">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00017"></a>00017 <span class="comment">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">  The full GNU General Public License is included in this distribution in</span>
<a name="l00020"></a>00020 <span class="comment">  the file called &quot;COPYING&quot;.</span>
<a name="l00021"></a>00021 <span class="comment"></span>
<a name="l00022"></a>00022 <span class="comment">  Contact Information:</span>
<a name="l00023"></a>00023 <span class="comment">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<a name="l00024"></a>00024 <span class="comment">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>
<a name="l00025"></a>00025 <span class="comment"></span>
<a name="l00026"></a>00026 <span class="comment">*******************************************************************************/</span>
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 <span class="preprocessor">#ifndef _IXGBE_H_</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span><span class="preprocessor">#define _IXGBE_H_</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span>
<a name="l00031"></a>00031 <span class="preprocessor">#ifndef IXGBE_NO_LRO</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="preprocessor">#include &lt;net/tcp.h&gt;</span>
<a name="l00033"></a>00033 <span class="preprocessor">#endif</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span>
<a name="l00035"></a>00035 <span class="preprocessor">#include &lt;linux/pci.h&gt;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &lt;linux/netdevice.h&gt;</span>
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="preprocessor">#ifdef DISABLE_NETIF_F_HW_VLAN_TX</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#undef NETIF_F_HW_VLAN_TX</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="preprocessor">#ifdef HAVE_IRQ_AFFINITY_HINT</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#include &lt;linux/cpumask.h&gt;</span>
<a name="l00044"></a>00044 <span class="preprocessor">#endif </span><span class="comment">/* HAVE_IRQ_AFFINITY_HINT */</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &lt;linux/vmalloc.h&gt;</span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="preprocessor">#ifdef SIOCETHTOOL</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#include &lt;linux/ethtool.h&gt;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#endif</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#ifdef NETIF_F_HW_VLAN_TX</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#include &lt;linux/if_vlan.h&gt;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#endif</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_DCA) || defined(CONFIG_DCA_MODULE)</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DCA</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#include &lt;linux/dca.h&gt;</span>
<a name="l00056"></a>00056 <span class="preprocessor">#endif</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#include &quot;ixgbe_dcb.h&quot;</span>
<a name="l00058"></a>00058 
<a name="l00059"></a>00059 <span class="preprocessor">#include &quot;kcompat.h&quot;</span>
<a name="l00060"></a>00060 
<a name="l00061"></a>00061 <span class="preprocessor">#if defined(CONFIG_FCOE) || defined(CONFIG_FCOE_MODULE)</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FCOE</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#include &quot;ixgbe_fcoe.h&quot;</span>
<a name="l00064"></a>00064 <span class="preprocessor">#endif </span><span class="comment">/* CONFIG_FCOE or CONFIG_FCOE_MODULE */</span>
<a name="l00065"></a>00065 
<a name="l00066"></a>00066 <span class="preprocessor">#include &quot;ixgbe_api.h&quot;</span>
<a name="l00067"></a>00067 
<a name="l00068"></a>00068 <span class="preprocessor">#define PFX &quot;ixgbe: &quot;</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#define DPRINTK(nlevel, klevel, fmt, args...) \</span>
<a name="l00070"></a>00070 <span class="preprocessor">    ((void)((NETIF_MSG_##nlevel &amp; adapter-&gt;msg_enable) &amp;&amp; \</span>
<a name="l00071"></a>00071 <span class="preprocessor">    printk(KERN_##klevel PFX &quot;%s: %s: &quot; fmt, adapter-&gt;netdev-&gt;name, \</span>
<a name="l00072"></a>00072 <span class="preprocessor">        __FUNCTION__ , ## args)))</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span>
<a name="l00074"></a>00074 <span class="comment">/* TX/RX descriptor defines */</span>
<a name="l00075"></a>00075 <span class="preprocessor">#define IXGBE_DEFAULT_TXD           512</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_TXD              4096</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MIN_TXD                64</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span>
<a name="l00079"></a>00079 <span class="preprocessor">#define IXGBE_DEFAULT_RXD           512</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_RXD              4096</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MIN_RXD                64</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span>
<a name="l00083"></a>00083 
<a name="l00084"></a>00084 <span class="comment">/* flow control */</span>
<a name="l00085"></a>00085 <span class="preprocessor">#define IXGBE_MIN_FCRTL            0x40</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_FCRTL         0x7FF80</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MIN_FCRTH           0x600</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_FCRTH         0x7FFF0</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_DEFAULT_FCPAUSE        0xFFFF</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MIN_FCPAUSE             0</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_FCPAUSE        0xFFFF</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00093"></a>00093 <span class="comment">/* Supported Rx Buffer Sizes */</span>
<a name="l00094"></a>00094 <span class="preprocessor">#define IXGBE_RXBUFFER_512   512    </span><span class="comment">/* Used for packet split */</span>
<a name="l00095"></a>00095 <span class="preprocessor">#define IXGBE_RXBUFFER_2048  2048</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXBUFFER_4096  4096</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_RXBUFFER_8192  8192</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_RXBUFFER   16384  </span><span class="comment">/* largest size for single descriptor */</span>
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 <span class="comment">/*</span>
<a name="l00101"></a>00101 <span class="comment"> * NOTE: netdev_alloc_skb reserves up to 64 bytes, NET_IP_ALIGN mans we</span>
<a name="l00102"></a>00102 <span class="comment"> * reserve 2 more, and skb_shared_info adds an additional 384 bytes more,</span>
<a name="l00103"></a>00103 <span class="comment"> * this adds up to 512 bytes of extra data meaning the smallest allocation</span>
<a name="l00104"></a>00104 <span class="comment"> * we could have is 1K.</span>
<a name="l00105"></a>00105 <span class="comment"> * i.e. RXBUFFER_512 --&gt; size-1024 slab</span>
<a name="l00106"></a>00106 <span class="comment"> */</span>
<a name="l00107"></a>00107 <span class="preprocessor">#define IXGBE_RX_HDR_SIZE IXGBE_RXBUFFER_512</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00109"></a>00109 <span class="preprocessor">#define MAXIMUM_ETHERNET_VLAN_SIZE (VLAN_ETH_FRAME_LEN + ETH_FCS_LEN)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00111"></a>00111 <span class="comment">/* How many Rx Buffers do we bundle into one write to the hardware ? */</span>
<a name="l00112"></a>00112 <span class="preprocessor">#define IXGBE_RX_BUFFER_WRITE   16  </span><span class="comment">/* Must be power of 2 */</span>
<a name="l00113"></a>00113 
<a name="l00114"></a>00114 <span class="preprocessor">#define IXGBE_TX_FLAGS_CSUM     (u32)(1)</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TX_FLAGS_HW_VLAN      (u32)(1 &lt;&lt; 1)</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TX_FLAGS_SW_VLAN      (u32)(1 &lt;&lt; 2)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TX_FLAGS_TSO      (u32)(1 &lt;&lt; 3)</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TX_FLAGS_IPV4     (u32)(1 &lt;&lt; 4)</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TX_FLAGS_FCOE     (u32)(1 &lt;&lt; 5)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TX_FLAGS_FSO      (u32)(1 &lt;&lt; 6)</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TX_FLAGS_TXSW     (u32)(1 &lt;&lt; 7)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TX_FLAGS_MAPPED_AS_PAGE   (u32)(1 &lt;&lt; 8)</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TX_FLAGS_VLAN_MASK    0xffff0000</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TX_FLAGS_VLAN_PRIO_MASK   0xe0000000</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TX_FLAGS_VLAN_PRIO_SHIFT  29</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TX_FLAGS_VLAN_SHIFT   16</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span>
<a name="l00128"></a>00128 <span class="preprocessor">#define IXGBE_MAX_RX_DESC_POLL          10</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>
<a name="l00130"></a>00130 <span class="preprocessor">#define IXGBE_MAX_RSC_INT_RATE          162760</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span>
<a name="l00132"></a>00132 <span class="preprocessor">#define IXGBE_MAX_VF_MC_ENTRIES         30</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_VF_FUNCTIONS          64</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_VFTA_ENTRIES          128</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define MAX_EMULATION_MAC_ADDRS         16</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span>
<a name="l00137"></a>00137 <span class="preprocessor">#define UPDATE_VF_COUNTER_32bit(reg, last_counter, counter) \</span>
<a name="l00138"></a>00138 <span class="preprocessor">    {                           \</span>
<a name="l00139"></a>00139 <span class="preprocessor">        u32 current_counter = IXGBE_READ_REG(hw, reg);  \</span>
<a name="l00140"></a>00140 <span class="preprocessor">        if (current_counter &lt; last_counter)     \</span>
<a name="l00141"></a>00141 <span class="preprocessor">            counter += 0x100000000LL;       \</span>
<a name="l00142"></a>00142 <span class="preprocessor">        last_counter = current_counter;         \</span>
<a name="l00143"></a>00143 <span class="preprocessor">        counter &amp;= 0xFFFFFFFF00000000LL;        \</span>
<a name="l00144"></a>00144 <span class="preprocessor">        counter |= current_counter;         \</span>
<a name="l00145"></a>00145 <span class="preprocessor">    }</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>
<a name="l00147"></a>00147 <span class="preprocessor">#define UPDATE_VF_COUNTER_36bit(reg_lsb, reg_msb, last_counter, counter) \</span>
<a name="l00148"></a>00148 <span class="preprocessor">    {                                \</span>
<a name="l00149"></a>00149 <span class="preprocessor">        u64 current_counter_lsb = IXGBE_READ_REG(hw, reg_lsb);   \</span>
<a name="l00150"></a>00150 <span class="preprocessor">        u64 current_counter_msb = IXGBE_READ_REG(hw, reg_msb);   \</span>
<a name="l00151"></a>00151 <span class="preprocessor">        u64 current_counter = (current_counter_msb &lt;&lt; 32) |      \</span>
<a name="l00152"></a>00152 <span class="preprocessor">            current_counter_lsb;                             \</span>
<a name="l00153"></a>00153 <span class="preprocessor">        if (current_counter &lt; last_counter)          \</span>
<a name="l00154"></a>00154 <span class="preprocessor">            counter += 0x1000000000LL;           \</span>
<a name="l00155"></a>00155 <span class="preprocessor">        last_counter = current_counter;              \</span>
<a name="l00156"></a>00156 <span class="preprocessor">        counter &amp;= 0xFFFFFFF000000000LL;             \</span>
<a name="l00157"></a>00157 <span class="preprocessor">        counter |= current_counter;              \</span>
<a name="l00158"></a>00158 <span class="preprocessor">    }</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>
<a name="l00160"></a><a class="code" href="structvf__stats.html">00160</a> <span class="keyword">struct </span><a class="code" href="structvf__stats.html">vf_stats</a> {
<a name="l00161"></a>00161     u64 gprc;
<a name="l00162"></a>00162     u64 gorc;
<a name="l00163"></a>00163     u64 gptc;
<a name="l00164"></a>00164     u64 gotc;
<a name="l00165"></a>00165     u64 mprc;
<a name="l00166"></a>00166 };
<a name="l00167"></a>00167 
<a name="l00168"></a>00168 <span class="keyword">struct </span><a class="code" href="structvf__data__storage.html">vf_data_storage</a> {
<a name="l00169"></a>00169     <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> vf_mac_addresses[ETH_ALEN];
<a name="l00170"></a>00170     u16 vf_mc_hashes[IXGBE_MAX_VF_MC_ENTRIES];
<a name="l00171"></a>00171     u16 num_vf_mc_hashes;
<a name="l00172"></a>00172     u16 default_vf_vlan_id;
<a name="l00173"></a>00173     u16 vlans_enabled;
<a name="l00174"></a>00174     <span class="keywordtype">bool</span> clear_to_send;
<a name="l00175"></a>00175     <span class="keyword">struct </span><a class="code" href="structvf__stats.html">vf_stats</a> vfstats;
<a name="l00176"></a>00176     <span class="keyword">struct </span><a class="code" href="structvf__stats.html">vf_stats</a> last_vfstats;
<a name="l00177"></a>00177     <span class="keyword">struct </span><a class="code" href="structvf__stats.html">vf_stats</a> saved_rst_vfstats;
<a name="l00178"></a>00178     <span class="keywordtype">bool</span> pf_set_mac;
<a name="l00179"></a>00179     u16 pf_vlan; <span class="comment">/* When set, guest VLAN config not allowed. */</span>
<a name="l00180"></a>00180     u16 pf_qos;
<a name="l00181"></a>00181 };
<a name="l00182"></a>00182 
<a name="l00183"></a>00183 <span class="preprocessor">#ifndef IXGBE_NO_LRO</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_LRO_MAX 32    </span><span class="comment">/*Maximum number of LRO descriptors*/</span>
<a name="l00185"></a>00185 <span class="preprocessor">#define IXGBE_LRO_GLOBAL 10</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span>
<a name="l00187"></a><a class="code" href="structixgbe__lro__stats.html">00187</a> <span class="keyword">struct </span><a class="code" href="structixgbe__lro__stats.html">ixgbe_lro_stats</a> {
<a name="l00188"></a>00188     u32 flushed;
<a name="l00189"></a>00189     u32 coal;
<a name="l00190"></a>00190     u32 recycled;
<a name="l00191"></a>00191 };
<a name="l00192"></a>00192 
<a name="l00193"></a><a class="code" href="structixgbe__lro__desc.html">00193</a> <span class="keyword">struct </span><a class="code" href="structixgbe__lro__desc.html">ixgbe_lro_desc</a> {
<a name="l00194"></a>00194     <span class="keyword">struct  </span>hlist_node lro_node;
<a name="l00195"></a>00195     <span class="keyword">struct  </span>sk_buff *skb;
<a name="l00196"></a>00196     __be32  source_ip;
<a name="l00197"></a>00197     __be32  dest_ip;
<a name="l00198"></a>00198     __be16  source_port;
<a name="l00199"></a>00199     __be16  dest_port;
<a name="l00200"></a>00200     __be32  ack_seq;
<a name="l00201"></a>00201     __be16  window;
<a name="l00202"></a>00202     u16     mss;
<a name="l00203"></a>00203     u16     <a class="code" href="structvlan__tag.html">vlan_tag</a>;
<a name="l00204"></a>00204     u16     len;
<a name="l00205"></a>00205     u32     next_seq;
<a name="l00206"></a>00206     u16     opt_bytes;
<a name="l00207"></a>00207     u16     psh:1;
<a name="l00208"></a>00208     u32     tsval;
<a name="l00209"></a>00209     __be32  tsecr;
<a name="l00210"></a>00210     u32     append_cnt;
<a name="l00211"></a>00211 };
<a name="l00212"></a>00212 
<a name="l00213"></a><a class="code" href="structixgbe__lro__list.html">00213</a> <span class="keyword">struct </span><a class="code" href="structixgbe__lro__list.html">ixgbe_lro_list</a> {
<a name="l00214"></a>00214     <span class="keyword">struct </span>hlist_head active;
<a name="l00215"></a>00215     <span class="keyword">struct </span>hlist_head free;
<a name="l00216"></a>00216     <span class="keywordtype">int</span> active_cnt;
<a name="l00217"></a>00217     <span class="keyword">struct </span><a class="code" href="structixgbe__lro__stats.html">ixgbe_lro_stats</a> stats;
<a name="l00218"></a>00218 };
<a name="l00219"></a>00219 
<a name="l00220"></a>00220 <span class="preprocessor">#endif </span><span class="comment">/* IXGBE_NO_LRO */</span>
<a name="l00221"></a>00221 
<a name="l00222"></a>00222 <span class="preprocessor">#define IXGBE_MAX_TXD_PWR   14</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_DATA_PER_TXD  (1 &lt;&lt; IXGBE_MAX_TXD_PWR)</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span>
<a name="l00225"></a>00225 <span class="comment">/* Tx Descriptors needed, worst case */</span>
<a name="l00226"></a>00226 <span class="preprocessor">#define TXD_USE_COUNT(S) DIV_ROUND_UP((S), IXGBE_MAX_DATA_PER_TXD)</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#ifdef MAX_SKB_FRAGS</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define DESC_NEEDED ((MAX_SKB_FRAGS * TXD_USE_COUNT(PAGE_SIZE)) + 4)</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define DESC_NEEDED 4</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span>
<a name="l00233"></a>00233 <span class="comment">/* wrapper around a pointer to a socket buffer,</span>
<a name="l00234"></a>00234 <span class="comment"> * so a DMA handle can be stored along with the buffer */</span>
<a name="l00235"></a><a class="code" href="structixgbe__tx__buffer.html">00235</a> <span class="keyword">struct </span><a class="code" href="structixgbe__tx__buffer.html">ixgbe_tx_buffer</a> {
<a name="l00236"></a>00236     <span class="keyword">union </span><a class="code" href="unionixgbe__adv__tx__desc.html">ixgbe_adv_tx_desc</a> *next_to_watch;
<a name="l00237"></a>00237     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> time_stamp;
<a name="l00238"></a>00238     dma_addr_t dma;
<a name="l00239"></a>00239     u32 length;
<a name="l00240"></a>00240     u32 tx_flags;
<a name="l00241"></a>00241     <span class="keyword">struct </span>sk_buff *skb;
<a name="l00242"></a>00242     u32 bytecount;
<a name="l00243"></a>00243     u16 gso_segs;
<a name="l00244"></a>00244 };
<a name="l00245"></a>00245 
<a name="l00246"></a><a class="code" href="structixgbe__rx__buffer.html">00246</a> <span class="keyword">struct </span><a class="code" href="structixgbe__rx__buffer.html">ixgbe_rx_buffer</a> {
<a name="l00247"></a>00247     <span class="keyword">struct </span>sk_buff *skb;
<a name="l00248"></a>00248     dma_addr_t dma;
<a name="l00249"></a>00249     <span class="keyword">struct </span>page *page;
<a name="l00250"></a>00250     dma_addr_t page_dma;
<a name="l00251"></a>00251     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> page_offset;
<a name="l00252"></a>00252 };
<a name="l00253"></a>00253 
<a name="l00254"></a><a class="code" href="structixgbe__queue__stats.html">00254</a> <span class="keyword">struct </span><a class="code" href="structixgbe__queue__stats.html">ixgbe_queue_stats</a> {
<a name="l00255"></a>00255     u64 packets;
<a name="l00256"></a>00256     u64 bytes;
<a name="l00257"></a>00257 };
<a name="l00258"></a>00258 
<a name="l00259"></a><a class="code" href="structixgbe__tx__queue__stats.html">00259</a> <span class="keyword">struct </span><a class="code" href="structixgbe__tx__queue__stats.html">ixgbe_tx_queue_stats</a> {
<a name="l00260"></a>00260     u64 restart_queue;
<a name="l00261"></a>00261     u64 tx_busy;
<a name="l00262"></a>00262     u64 completed;
<a name="l00263"></a>00263     u64 tx_done_old;
<a name="l00264"></a>00264 };
<a name="l00265"></a>00265 
<a name="l00266"></a><a class="code" href="structixgbe__rx__queue__stats.html">00266</a> <span class="keyword">struct </span><a class="code" href="structixgbe__rx__queue__stats.html">ixgbe_rx_queue_stats</a> {
<a name="l00267"></a>00267     u64 rsc_count;
<a name="l00268"></a>00268     u64 rsc_flush;
<a name="l00269"></a>00269     u64 non_eop_descs;
<a name="l00270"></a>00270     u64 alloc_rx_page_failed;
<a name="l00271"></a>00271     u64 alloc_rx_buff_failed;
<a name="l00272"></a>00272 };
<a name="l00273"></a>00273 
<a name="l00274"></a>00274 <span class="keyword">enum</span> ixbge_ring_state_t {
<a name="l00275"></a>00275     __IXGBE_TX_FDIR_INIT_DONE,
<a name="l00276"></a>00276     __IXGBE_TX_DETECT_HANG,
<a name="l00277"></a>00277     __IXGBE_HANG_CHECK_ARMED,
<a name="l00278"></a>00278     __IXGBE_RX_PS_ENABLED,
<a name="l00279"></a>00279     __IXGBE_RX_RSC_ENABLED,
<a name="l00280"></a>00280 <span class="preprocessor">#ifndef IXGBE_NO_LRO</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span>    __IXGBE_RX_LRO_ENABLED,
<a name="l00282"></a>00282 <span class="preprocessor">#endif</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span>};
<a name="l00284"></a>00284 
<a name="l00285"></a>00285 <span class="preprocessor">#define ring_is_ps_enabled(ring) \</span>
<a name="l00286"></a>00286 <span class="preprocessor">    test_bit(__IXGBE_RX_PS_ENABLED, &amp;(ring)-&gt;state)</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#define set_ring_ps_enabled(ring) \</span>
<a name="l00288"></a>00288 <span class="preprocessor">    set_bit(__IXGBE_RX_PS_ENABLED, &amp;(ring)-&gt;state)</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#define clear_ring_ps_enabled(ring) \</span>
<a name="l00290"></a>00290 <span class="preprocessor">    clear_bit(__IXGBE_RX_PS_ENABLED, &amp;(ring)-&gt;state)</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="preprocessor">#define check_for_tx_hang(ring) \</span>
<a name="l00292"></a>00292 <span class="preprocessor">    test_bit(__IXGBE_TX_DETECT_HANG, &amp;(ring)-&gt;state)</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#define set_check_for_tx_hang(ring) \</span>
<a name="l00294"></a>00294 <span class="preprocessor">    set_bit(__IXGBE_TX_DETECT_HANG, &amp;(ring)-&gt;state)</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="preprocessor">#define clear_check_for_tx_hang(ring) \</span>
<a name="l00296"></a>00296 <span class="preprocessor">    clear_bit(__IXGBE_TX_DETECT_HANG, &amp;(ring)-&gt;state)</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#ifndef IXGBE_NO_HW_RSC</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#define ring_is_rsc_enabled(ring) \</span>
<a name="l00299"></a>00299 <span class="preprocessor">    test_bit(__IXGBE_RX_RSC_ENABLED, &amp;(ring)-&gt;state)</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">#define ring_is_rsc_enabled(ring) false</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">#define set_ring_rsc_enabled(ring) \</span>
<a name="l00304"></a>00304 <span class="preprocessor">    set_bit(__IXGBE_RX_RSC_ENABLED, &amp;(ring)-&gt;state)</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span><span class="preprocessor">#define clear_ring_rsc_enabled(ring) \</span>
<a name="l00306"></a>00306 <span class="preprocessor">    clear_bit(__IXGBE_RX_RSC_ENABLED, &amp;(ring)-&gt;state)</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#ifndef IXGBE_NO_LRO</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#define ring_is_lro_enabled(ring) \</span>
<a name="l00309"></a>00309 <span class="preprocessor">    test_bit(__IXGBE_RX_LRO_ENABLED, &amp;(ring)-&gt;state)</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="preprocessor">#define set_ring_lro_enabled(ring) \</span>
<a name="l00311"></a>00311 <span class="preprocessor">    set_bit(__IXGBE_RX_LRO_ENABLED, &amp;(ring)-&gt;state)</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#define clear_ring_lro_enabled(ring) \</span>
<a name="l00313"></a>00313 <span class="preprocessor">    clear_bit(__IXGBE_RX_LRO_ENABLED, &amp;(ring)-&gt;state)</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* IXGBE_NO_LRO */</span>
<a name="l00315"></a><a class="code" href="structixgbe__ring.html">00315</a> <span class="keyword">struct </span><a class="code" href="structixgbe__ring.html">ixgbe_ring</a> {
<a name="l00316"></a>00316     <span class="keyword">struct </span><a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *next;    <span class="comment">/* pointer to next ring in q_vector */</span>
<a name="l00317"></a>00317     <span class="keywordtype">void</span> *desc;         <span class="comment">/* descriptor ring memory */</span>
<a name="l00318"></a>00318     <span class="keyword">struct </span><a class="code" href="structdevice.html">device</a> *dev;             <span class="comment">/* device for dma mapping */</span>
<a name="l00319"></a>00319     <span class="keyword">struct </span>net_device *netdev;      <span class="comment">/* netdev ring belongs to */</span>
<a name="l00320"></a>00320     <span class="keyword">union </span>{
<a name="l00321"></a>00321         <span class="keyword">struct </span><a class="code" href="structixgbe__tx__buffer.html">ixgbe_tx_buffer</a> *tx_buffer_info;
<a name="l00322"></a>00322         <span class="keyword">struct </span><a class="code" href="structixgbe__rx__buffer.html">ixgbe_rx_buffer</a> *rx_buffer_info;
<a name="l00323"></a>00323     };
<a name="l00324"></a>00324     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="structstate.html">state</a>;
<a name="l00325"></a>00325     u8 __iomem *tail;
<a name="l00326"></a>00326 
<a name="l00327"></a>00327     u16 count;          <span class="comment">/* amount of descriptors */</span>
<a name="l00328"></a>00328     u16 rx_buf_len;
<a name="l00329"></a>00329 
<a name="l00330"></a>00330     u8 queue_index; <span class="comment">/* needed for multiqueue queue management */</span>
<a name="l00331"></a>00331     u8 reg_idx;         <span class="comment">/* holds the special value that gets the</span>
<a name="l00332"></a>00332 <span class="comment">                     * hardware register offset associated</span>
<a name="l00333"></a>00333 <span class="comment">                     * with this ring, which is different</span>
<a name="l00334"></a>00334 <span class="comment">                     * for DCB and RSS modes */</span>
<a name="l00335"></a>00335     u8 atr_sample_rate;
<a name="l00336"></a>00336     u8 atr_count;
<a name="l00337"></a>00337 
<a name="l00338"></a>00338     u16 next_to_use;
<a name="l00339"></a>00339     u16 next_to_clean;
<a name="l00340"></a>00340 
<a name="l00341"></a>00341     <span class="keyword">struct </span><a class="code" href="structixgbe__queue__stats.html">ixgbe_queue_stats</a> stats;
<a name="l00342"></a>00342     <span class="keyword">union </span>{
<a name="l00343"></a>00343         <span class="keyword">struct </span><a class="code" href="structixgbe__tx__queue__stats.html">ixgbe_tx_queue_stats</a> tx_stats;
<a name="l00344"></a>00344         <span class="keyword">struct </span><a class="code" href="structixgbe__rx__queue__stats.html">ixgbe_rx_queue_stats</a> rx_stats;
<a name="l00345"></a>00345     };
<a name="l00346"></a>00346     <span class="keywordtype">int</span> numa_node;
<a name="l00347"></a>00347     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size;      <span class="comment">/* length in bytes */</span>
<a name="l00348"></a>00348     dma_addr_t dma;         <span class="comment">/* phys. address of descriptor ring */</span>
<a name="l00349"></a>00349     <span class="keyword">struct </span><a class="code" href="structixgbe__q__vector.html">ixgbe_q_vector</a> *q_vector; <span class="comment">/* backpointer to host q_vector */</span>
<a name="l00350"></a>00350 } ____cacheline_internodealigned_in_smp;
<a name="l00351"></a>00351 
<a name="l00352"></a>00352 <span class="keyword">enum</span> ixgbe_ring_f_enum {
<a name="l00353"></a>00353     RING_F_NONE = 0,
<a name="l00354"></a>00354     RING_F_DCB,
<a name="l00355"></a>00355     RING_F_VMDQ,
<a name="l00356"></a>00356     RING_F_RSS,
<a name="l00357"></a>00357     RING_F_FDIR,
<a name="l00358"></a>00358 <span class="preprocessor">#ifdef IXGBE_FCOE</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span>    RING_F_FCOE,
<a name="l00360"></a>00360 <span class="preprocessor">#endif </span><span class="comment">/* IXGBE_FCOE */</span>
<a name="l00361"></a>00361     RING_F_ARRAY_SIZE      <span class="comment">/* must be last in enum set */</span>
<a name="l00362"></a>00362 };
<a name="l00363"></a>00363 
<a name="l00364"></a>00364 <span class="preprocessor">#define IXGBE_MAX_DCB_INDICES   8</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_RSS_INDICES  16</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_VMDQ_INDICES 64</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_FDIR_INDICES 64</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">#ifdef IXGBE_FCOE</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_FCOE_INDICES 8</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span><span class="preprocessor">#define MAX_RX_QUEUES (IXGBE_MAX_FDIR_INDICES + IXGBE_MAX_FCOE_INDICES)</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span><span class="preprocessor">#define MAX_TX_QUEUES (IXGBE_MAX_FDIR_INDICES + IXGBE_MAX_FCOE_INDICES)</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#define MAX_RX_QUEUES IXGBE_MAX_FDIR_INDICES</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#define MAX_TX_QUEUES IXGBE_MAX_FDIR_INDICES</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* IXGBE_FCOE */</span>
<a name="l00376"></a><a class="code" href="structixgbe__ring__feature.html">00376</a> <span class="keyword">struct </span><a class="code" href="structixgbe__ring__feature.html">ixgbe_ring_feature</a> {
<a name="l00377"></a>00377     <span class="keywordtype">int</span> indices;
<a name="l00378"></a>00378     <span class="keywordtype">int</span> mask;
<a name="l00379"></a>00379 };
<a name="l00380"></a>00380 
<a name="l00381"></a>00381 
<a name="l00382"></a>00382 <span class="preprocessor">#define MAX_RX_PACKET_BUFFERS ((adapter-&gt;flags &amp; IXGBE_FLAG_DCB_ENABLED) \</span>
<a name="l00383"></a>00383 <span class="preprocessor">                               ? 8 : 1)</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#define MAX_TX_PACKET_BUFFERS MAX_RX_PACKET_BUFFERS</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span>
<a name="l00386"></a>00386 <span class="comment">/* MAX_MSIX_Q_VECTORS of these are allocated,</span>
<a name="l00387"></a>00387 <span class="comment"> * but we only use one per queue-specific vector.</span>
<a name="l00388"></a>00388 <span class="comment"> */</span>
<a name="l00389"></a><a class="code" href="structixgbe__q__vector.html">00389</a> <span class="keyword">struct </span><a class="code" href="structixgbe__q__vector.html">ixgbe_q_vector</a> {
<a name="l00390"></a>00390     <span class="keyword">struct </span><a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter;
<a name="l00391"></a>00391     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> v_idx; <span class="comment">/* index of q_vector within array, also used for</span>
<a name="l00392"></a>00392 <span class="comment">                         * finding the bit in EICR and friends that</span>
<a name="l00393"></a>00393 <span class="comment">                         * represents the vector for this ring */</span>
<a name="l00394"></a>00394     <span class="keywordtype">int</span> cpu;        <span class="comment">/* cpu for DCA */</span>
<a name="l00395"></a>00395 <span class="preprocessor">#ifdef CONFIG_IXGBE_NAPI</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span>    <span class="keyword">struct </span>napi_struct napi;
<a name="l00397"></a>00397 <span class="preprocessor">#endif</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span>    <span class="keyword">struct </span><a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *rx_ring;
<a name="l00399"></a>00399     <span class="keyword">struct </span><a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *tx_ring;
<a name="l00400"></a>00400     u8 rxr_count;     <span class="comment">/* Rx ring count assigned to this vector */</span>
<a name="l00401"></a>00401     u8 txr_count;     <span class="comment">/* Tx ring count assigned to this vector */</span>
<a name="l00402"></a>00402 
<a name="l00403"></a>00403     u8 rx_itr;
<a name="l00404"></a>00404     u8 tx_itr;
<a name="l00405"></a>00405 
<a name="l00406"></a>00406     u32 eitr;
<a name="l00407"></a>00407 
<a name="l00408"></a>00408     u16 rx_work_limit;                <span class="comment">/* max RX work per interrupt */</span>
<a name="l00409"></a>00409     u16 tx_work_limit;                <span class="comment">/* max TX work per interrupt */</span>
<a name="l00410"></a>00410 
<a name="l00411"></a>00411     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> total_rx_bytes;
<a name="l00412"></a>00412     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> total_rx_packets;
<a name="l00413"></a>00413 
<a name="l00414"></a>00414     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> total_tx_bytes;
<a name="l00415"></a>00415     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> total_tx_packets;
<a name="l00416"></a>00416 
<a name="l00417"></a>00417     <span class="keyword">struct </span><a class="code" href="structixgbe__lro__list.html">ixgbe_lro_list</a> *lrolist;   <span class="comment">/* LRO list for queue vector*/</span>
<a name="l00418"></a>00418     <span class="keywordtype">char</span> name[IFNAMSIZ + 9];
<a name="l00419"></a>00419 <span class="preprocessor">#ifndef HAVE_NETDEV_NAPI_LIST</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span>    <span class="keyword">struct </span>net_device poll_dev;
<a name="l00421"></a>00421 <span class="preprocessor">#endif</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="preprocessor">#ifdef HAVE_IRQ_AFFINITY_HINT</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span>    cpumask_var_t affinity_mask;
<a name="l00424"></a>00424 <span class="preprocessor">#endif</span>
<a name="l00425"></a>00425 <span class="preprocessor"></span>} ____cacheline_internodealigned_in_smp;
<a name="l00426"></a>00426 
<a name="l00427"></a>00427 
<a name="l00428"></a>00428 <span class="comment">/* Helper macros to switch between ints/sec and what the register uses.</span>
<a name="l00429"></a>00429 <span class="comment"> * And yes, it&#39;s the same math going both ways.  The lowest value</span>
<a name="l00430"></a>00430 <span class="comment"> * supported by all of the ixgbe hardware is 8.</span>
<a name="l00431"></a>00431 <span class="comment"> */</span>
<a name="l00432"></a>00432 <span class="preprocessor">#define EITR_INTS_PER_SEC_TO_REG(_eitr) \</span>
<a name="l00433"></a>00433 <span class="preprocessor">    ((_eitr) ? (1000000000 / ((_eitr) * 256)) : 8)</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="preprocessor">#define EITR_REG_TO_INTS_PER_SEC EITR_INTS_PER_SEC_TO_REG</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span>
<a name="l00436"></a>00436 <span class="preprocessor">#define IXGBE_DESC_UNUSED(R) \</span>
<a name="l00437"></a>00437 <span class="preprocessor">    ((((R)-&gt;next_to_clean &gt; (R)-&gt;next_to_use) ? 0 : (R)-&gt;count) + \</span>
<a name="l00438"></a>00438 <span class="preprocessor">    (R)-&gt;next_to_clean - (R)-&gt;next_to_use - 1)</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span>
<a name="l00440"></a>00440 <span class="preprocessor">#define IXGBE_RX_DESC_ADV(R, i)     \</span>
<a name="l00441"></a>00441 <span class="preprocessor">    (&amp;(((union ixgbe_adv_rx_desc *)((R)-&gt;desc))[i]))</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TX_DESC_ADV(R, i)     \</span>
<a name="l00443"></a>00443 <span class="preprocessor">    (&amp;(((union ixgbe_adv_tx_desc *)((R)-&gt;desc))[i]))</span>
<a name="l00444"></a>00444 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_TX_CTXTDESC_ADV(R, i)     \</span>
<a name="l00445"></a>00445 <span class="preprocessor">    (&amp;(((struct ixgbe_adv_tx_context_desc *)((R)-&gt;desc))[i]))</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span>
<a name="l00447"></a>00447 <span class="preprocessor">#define IXGBE_MAX_JUMBO_FRAME_SIZE        16128</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span><span class="preprocessor">#ifdef IXGBE_FCOE</span>
<a name="l00449"></a>00449 <span class="preprocessor"></span><span class="comment">/* use 3K as the baby jumbo frame size for FCoE */</span>
<a name="l00450"></a>00450 <span class="preprocessor">#define IXGBE_FCOE_JUMBO_FRAME_SIZE       3072</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* IXGBE_FCOE */</span>
<a name="l00452"></a>00452 
<a name="l00453"></a>00453 <span class="preprocessor">#define TCP_TIMER_VECTOR 0</span>
<a name="l00454"></a>00454 <span class="preprocessor"></span><span class="preprocessor">#define OTHER_VECTOR 1</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span><span class="preprocessor">#define NON_Q_VECTORS (OTHER_VECTOR + TCP_TIMER_VECTOR)</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span>
<a name="l00457"></a>00457 <span class="preprocessor">#define IXGBE_MAX_MSIX_VECTORS_82599 64</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_MSIX_Q_VECTORS_82599 64</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_MSIX_Q_VECTORS_82598 16</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_MAX_MSIX_VECTORS_82598 18</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span>
<a name="l00462"></a>00462 <span class="comment">/*</span>
<a name="l00463"></a>00463 <span class="comment"> * Only for array allocations in our adapter struct.  On 82598, there will be</span>
<a name="l00464"></a>00464 <span class="comment"> * unused entries in the array, but that&#39;s not a big deal.  Also, in 82599,</span>
<a name="l00465"></a>00465 <span class="comment"> * we can actually assign 64 queue vectors based on our extended-extended</span>
<a name="l00466"></a>00466 <span class="comment"> * interrupt registers.  This is different than 82598, which is limited to 16.</span>
<a name="l00467"></a>00467 <span class="comment"> */</span>
<a name="l00468"></a>00468 <span class="preprocessor">#define MAX_MSIX_Q_VECTORS IXGBE_MAX_MSIX_Q_VECTORS_82599</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span><span class="preprocessor">#define MAX_MSIX_COUNT IXGBE_MAX_MSIX_VECTORS_82599</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span>
<a name="l00471"></a>00471 <span class="preprocessor">#define MIN_MSIX_Q_VECTORS 1 </span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#define MIN_MSIX_COUNT (MIN_MSIX_Q_VECTORS + NON_Q_VECTORS)</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span>
<a name="l00474"></a>00474 <span class="comment">/* board specific private data structure */</span>
<a name="l00475"></a><a class="code" href="structixgbe__adapter.html">00475</a> <span class="keyword">struct </span><a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> {
<a name="l00476"></a>00476     <span class="keyword">struct </span>timer_list service_timer;
<a name="l00477"></a>00477 <span class="preprocessor">#ifdef NETIF_F_HW_VLAN_TX</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span>    <span class="keyword">struct </span>vlan_group *vlgrp;
<a name="l00479"></a>00479 <span class="preprocessor">#endif</span>
<a name="l00480"></a>00480 <span class="preprocessor"></span>    u16 bd_number;
<a name="l00481"></a>00481     <span class="keyword">struct </span><a class="code" href="structixgbe__q__vector.html">ixgbe_q_vector</a> *q_vector[MAX_MSIX_Q_VECTORS];
<a name="l00482"></a>00482     <span class="keyword">struct </span><a class="code" href="structixgbe__dcb__config.html">ixgbe_dcb_config</a> dcb_cfg;
<a name="l00483"></a>00483     <span class="keyword">struct </span><a class="code" href="structixgbe__dcb__config.html">ixgbe_dcb_config</a> temp_dcb_cfg;
<a name="l00484"></a>00484     u8 dcb_set_bitmap;
<a name="l00485"></a>00485     <span class="keyword">enum</span> ixgbe_fc_mode last_lfc_mode;
<a name="l00486"></a>00486 
<a name="l00487"></a>00487     <span class="comment">/* Interrupt Throttle Rate */</span>
<a name="l00488"></a>00488     u32 rx_itr_setting;
<a name="l00489"></a>00489     u32 tx_itr_setting;
<a name="l00490"></a>00490 
<a name="l00491"></a>00491     <span class="comment">/* Work limits */</span>
<a name="l00492"></a>00492     u16 rx_work_limit;
<a name="l00493"></a>00493     u16 tx_work_limit;
<a name="l00494"></a>00494 
<a name="l00495"></a>00495     <span class="comment">/* TX */</span>
<a name="l00496"></a>00496     <span class="keyword">struct </span><a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *tx_ring[MAX_TX_QUEUES] ____cacheline_aligned_in_smp;
<a name="l00497"></a>00497     <span class="keywordtype">int</span> num_tx_queues;
<a name="l00498"></a>00498     u32 tx_timeout_count;
<a name="l00499"></a>00499 
<a name="l00500"></a>00500     u64 restart_queue;
<a name="l00501"></a>00501     u64 lsc_int;
<a name="l00502"></a>00502 
<a name="l00503"></a>00503     <span class="comment">/* RX */</span>
<a name="l00504"></a>00504     <span class="keyword">struct </span><a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *rx_ring[MAX_TX_QUEUES] ____cacheline_aligned_in_smp;
<a name="l00505"></a>00505     <span class="keywordtype">int</span> num_rx_queues;
<a name="l00506"></a>00506     <span class="keywordtype">int</span> num_rx_pools;               <span class="comment">/* == num_rx_queues in 82598 */</span>
<a name="l00507"></a>00507     <span class="keywordtype">int</span> num_rx_queues_per_pool; <span class="comment">/* 1 if 82598, can be many if 82599 */</span>
<a name="l00508"></a>00508     u64 hw_csum_rx_error;
<a name="l00509"></a>00509     u64 hw_rx_no_dma_resources;
<a name="l00510"></a>00510     u64 non_eop_descs;
<a name="l00511"></a>00511 <span class="preprocessor">#ifndef CONFIG_IXGBE_NAPI</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span>    u64 rx_dropped_backlog;     <span class="comment">/* count drops from rx intr handler */</span>
<a name="l00513"></a>00513 <span class="preprocessor">#endif</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span>    <span class="keywordtype">int</span> num_msix_vectors;
<a name="l00515"></a>00515     <span class="keywordtype">int</span> max_msix_q_vectors;         <span class="comment">/* true count of q_vectors for device */</span>
<a name="l00516"></a>00516     <span class="keyword">struct </span><a class="code" href="structixgbe__ring__feature.html">ixgbe_ring_feature</a> ring_feature[RING_F_ARRAY_SIZE];
<a name="l00517"></a>00517     <span class="keyword">struct </span>msix_entry *msix_entries;
<a name="l00518"></a>00518 
<a name="l00519"></a>00519     u32 alloc_rx_page_failed;
<a name="l00520"></a>00520     u32 alloc_rx_buff_failed;
<a name="l00521"></a>00521 
<a name="l00522"></a>00522     <span class="comment">/* Some features need tri-state capability,</span>
<a name="l00523"></a>00523 <span class="comment">     * thus the additional *_CAPABLE flags.</span>
<a name="l00524"></a>00524 <span class="comment">     */</span>
<a name="l00525"></a>00525     u32 flags;
<a name="l00526"></a>00526 <span class="preprocessor">#define IXGBE_FLAG_RX_CSUM_ENABLED              (u32)(1)</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_MSI_CAPABLE                  (u32)(1 &lt;&lt; 1)</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_MSI_ENABLED                  (u32)(1 &lt;&lt; 2)</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_MSIX_CAPABLE                 (u32)(1 &lt;&lt; 3)</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_MSIX_ENABLED                 (u32)(1 &lt;&lt; 4)</span>
<a name="l00531"></a>00531 <span class="preprocessor"></span><span class="preprocessor">#ifndef IXGBE_NO_LLI</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_LLI_PUSH                     (u32)(1 &lt;&lt; 5)</span>
<a name="l00533"></a>00533 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_RX_1BUF_CAPABLE              (u32)(1 &lt;&lt; 6)</span>
<a name="l00535"></a>00535 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_RX_PS_CAPABLE                (u32)(1 &lt;&lt; 7)</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_RX_PS_ENABLED                (u32)(1 &lt;&lt; 8)</span>
<a name="l00537"></a>00537 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_IN_NETPOLL                   (u32)(1 &lt;&lt; 9)</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_DCA_ENABLED                  (u32)(1 &lt;&lt; 10)</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_DCA_CAPABLE                  (u32)(1 &lt;&lt; 11)</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_DCA_ENABLED_DATA             (u32)(1 &lt;&lt; 12)</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_MQ_CAPABLE                   (u32)(1 &lt;&lt; 13)</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_DCB_ENABLED                  (u32)(1 &lt;&lt; 14)</span>
<a name="l00543"></a>00543 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_DCB_CAPABLE                  (u32)(1 &lt;&lt; 15)</span>
<a name="l00544"></a>00544 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_RSS_ENABLED                  (u32)(1 &lt;&lt; 16)</span>
<a name="l00545"></a>00545 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_RSS_CAPABLE                  (u32)(1 &lt;&lt; 17)</span>
<a name="l00546"></a>00546 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_VMDQ_CAPABLE                 (u32)(1 &lt;&lt; 18)</span>
<a name="l00547"></a>00547 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_VMDQ_ENABLED                 (u32)(1 &lt;&lt; 19)</span>
<a name="l00548"></a>00548 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_FAN_FAIL_CAPABLE             (u32)(1 &lt;&lt; 20)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_NEED_LINK_UPDATE             (u32)(1 &lt;&lt; 22)</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_NEED_LINK_CONFIG             (u32)(1 &lt;&lt; 24)</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_FDIR_HASH_CAPABLE            (u32)(1 &lt;&lt; 26)</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_FDIR_PERFECT_CAPABLE         (u32)(1 &lt;&lt; 27)</span>
<a name="l00553"></a>00553 <span class="preprocessor"></span><span class="preprocessor">#ifdef IXGBE_FCOE</span>
<a name="l00554"></a>00554 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_FCOE_CAPABLE                 (u32)(1 &lt;&lt; 28)</span>
<a name="l00555"></a>00555 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_FCOE_ENABLED                 (u32)(1 &lt;&lt; 29)</span>
<a name="l00556"></a>00556 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* IXGBE_FCOE */</span>
<a name="l00557"></a>00557 <span class="preprocessor">#define IXGBE_FLAG_SRIOV_CAPABLE                (u32)(1 &lt;&lt; 30)</span>
<a name="l00558"></a>00558 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG_SRIOV_ENABLED                (u32)(1 &lt;&lt; 31)</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span>
<a name="l00560"></a>00560     u32 flags2;
<a name="l00561"></a>00561 <span class="preprocessor">#ifndef IXGBE_NO_HW_RSC</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG2_RSC_CAPABLE                  (u32)(1)</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG2_RSC_ENABLED                  (u32)(1 &lt;&lt; 1)</span>
<a name="l00564"></a>00564 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00565"></a>00565 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG2_RSC_CAPABLE                  0</span>
<a name="l00566"></a>00566 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG2_RSC_ENABLED                  0</span>
<a name="l00567"></a>00567 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00568"></a>00568 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG2_SWLRO_ENABLED                (u32)(1 &lt;&lt; 2)</span>
<a name="l00569"></a>00569 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG2_VMDQ_DEFAULT_OVERRIDE        (u32)(1 &lt;&lt; 3)</span>
<a name="l00570"></a>00570 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG2_TEMP_SENSOR_CAPABLE          (u32)(1 &lt;&lt; 5)</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG2_TEMP_SENSOR_EVENT            (u32)(1 &lt;&lt; 6)</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG2_SEARCH_FOR_SFP               (u32)(1 &lt;&lt; 7)</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG2_SFP_NEEDS_RESET              (u32)(1 &lt;&lt; 8)</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG2_RESET_REQUESTED              (u32)(1 &lt;&lt; 9)</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FLAG2_FDIR_REQUIRES_REINIT         (u32)(1 &lt;&lt; 10)</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span>
<a name="l00577"></a>00577 <span class="comment">/* default to trying for four seconds */</span>
<a name="l00578"></a>00578 <span class="preprocessor">#define IXGBE_TRY_LINK_TIMEOUT (4 * HZ)</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span>
<a name="l00580"></a>00580     <span class="comment">/* OS defined structs */</span>
<a name="l00581"></a>00581     <span class="keyword">struct </span>net_device *netdev;
<a name="l00582"></a>00582     <span class="keyword">struct </span>pci_dev *pdev;
<a name="l00583"></a>00583 <span class="preprocessor">#ifndef HAVE_NETDEV_STATS_IN_NETDEV</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span>    <span class="keyword">struct </span><a class="code" href="structnet__device__stats.html">net_device_stats</a> net_stats;
<a name="l00585"></a>00585 <span class="preprocessor">#endif</span>
<a name="l00586"></a>00586 <span class="preprocessor"></span><span class="preprocessor">#ifndef IXGBE_NO_LRO</span>
<a name="l00587"></a>00587 <span class="preprocessor"></span>    <span class="keyword">struct </span><a class="code" href="structixgbe__lro__stats.html">ixgbe_lro_stats</a> lro_stats;
<a name="l00588"></a>00588 <span class="preprocessor">#endif</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span>
<a name="l00590"></a>00590 <span class="preprocessor">#ifdef ETHTOOL_TEST</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span>    u32 test_icr;
<a name="l00592"></a>00592     <span class="keyword">struct </span><a class="code" href="structixgbe__ring.html">ixgbe_ring</a> test_tx_ring;
<a name="l00593"></a>00593     <span class="keyword">struct </span><a class="code" href="structixgbe__ring.html">ixgbe_ring</a> test_rx_ring;
<a name="l00594"></a>00594 <span class="preprocessor">#endif</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span>
<a name="l00596"></a>00596     <span class="comment">/* structs defined in ixgbe_hw.h */</span>
<a name="l00597"></a>00597     <span class="keyword">struct </span><a class="code" href="structixgbe__hw.html">ixgbe_hw</a> hw;
<a name="l00598"></a>00598     u16 msg_enable;
<a name="l00599"></a>00599     <span class="keyword">struct </span><a class="code" href="structixgbe__hw__stats.html">ixgbe_hw_stats</a> stats;
<a name="l00600"></a>00600 <span class="preprocessor">#ifndef IXGBE_NO_LLI</span>
<a name="l00601"></a>00601 <span class="preprocessor"></span>    u32 lli_port;
<a name="l00602"></a>00602     u32 lli_size;
<a name="l00603"></a>00603     u64 lli_int;
<a name="l00604"></a>00604     u32 lli_etype;
<a name="l00605"></a>00605     u32 lli_vlan_pri;
<a name="l00606"></a>00606 <span class="preprocessor">#endif </span><span class="comment">/* IXGBE_NO_LLI */</span>
<a name="l00607"></a>00607     <span class="comment">/* Interrupt Throttle Rate */</span>
<a name="l00608"></a>00608     u32 rx_eitr_param;
<a name="l00609"></a>00609     u32 tx_eitr_param;
<a name="l00610"></a>00610 
<a name="l00611"></a>00611     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="structstate.html">state</a>;
<a name="l00612"></a>00612     u32 *config_space;
<a name="l00613"></a>00613     u64 tx_busy;
<a name="l00614"></a>00614     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> tx_ring_count;
<a name="l00615"></a>00615     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rx_ring_count;
<a name="l00616"></a>00616 
<a name="l00617"></a>00617     u32 link_speed;
<a name="l00618"></a>00618     <span class="keywordtype">bool</span> link_up;
<a name="l00619"></a>00619     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> link_check_timeout;
<a name="l00620"></a>00620 
<a name="l00621"></a>00621     <span class="keyword">struct </span>work_struct service_task;
<a name="l00622"></a>00622     u64 flm;
<a name="l00623"></a>00623     u32 fdir_pballoc;
<a name="l00624"></a>00624     u32 atr_sample_rate;
<a name="l00625"></a>00625     spinlock_t fdir_perfect_lock;
<a name="l00626"></a>00626 <span class="preprocessor">#ifdef IXGBE_FCOE</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span>    <span class="keyword">struct </span>ixgbe_fcoe fcoe;
<a name="l00628"></a>00628 <span class="preprocessor">#endif </span><span class="comment">/* IXGBE_FCOE */</span>
<a name="l00629"></a>00629     u64 rsc_total_count;
<a name="l00630"></a>00630     u64 rsc_total_flush;
<a name="l00631"></a>00631     u32 wol;
<a name="l00632"></a>00632     u16 eeprom_version;
<a name="l00633"></a>00633     <span class="keywordtype">bool</span> netdev_registered;
<a name="l00634"></a>00634     <span class="keywordtype">char</span> lsc_int_name[IFNAMSIZ + 9];
<a name="l00635"></a>00635     u32 interrupt_event;
<a name="l00636"></a>00636 
<a name="l00637"></a>00637     DECLARE_BITMAP(active_vfs, IXGBE_MAX_VF_FUNCTIONS);
<a name="l00638"></a>00638     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> num_vfs;
<a name="l00639"></a>00639     <span class="keywordtype">bool</span> repl_enable;
<a name="l00640"></a>00640     <span class="keywordtype">bool</span> l2switch_enable;
<a name="l00641"></a>00641     <span class="keyword">struct </span><a class="code" href="structvf__data__storage.html">vf_data_storage</a> *vfinfo;
<a name="l00642"></a>00642     <span class="keywordtype">int</span> node;
<a name="l00643"></a>00643     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> fdir_overflow; <span class="comment">/* number of times ATR was backed off */</span>
<a name="l00644"></a>00644 };
<a name="l00645"></a>00645 
<a name="l00646"></a>00646 
<a name="l00647"></a>00647 <span class="keyword">enum</span> ixbge_state_t {
<a name="l00648"></a>00648     __IXGBE_TESTING,
<a name="l00649"></a>00649     __IXGBE_RESETTING,
<a name="l00650"></a>00650     __IXGBE_DOWN,
<a name="l00651"></a>00651     __IXGBE_SERVICE_SCHED,
<a name="l00652"></a>00652     __IXGBE_IN_SFP_INIT,
<a name="l00653"></a>00653 };
<a name="l00654"></a>00654 
<a name="l00655"></a><a class="code" href="structixgbe__rsc__cb.html">00655</a> <span class="keyword">struct </span><a class="code" href="structixgbe__rsc__cb.html">ixgbe_rsc_cb</a> {
<a name="l00656"></a>00656     <span class="keyword">struct </span>sk_buff *head;
<a name="l00657"></a>00657     dma_addr_t dma;
<a name="l00658"></a>00658     u16 append_cnt;
<a name="l00659"></a>00659     <span class="keywordtype">bool</span> delay_unmap;
<a name="l00660"></a>00660 };
<a name="l00661"></a>00661 <span class="preprocessor">#define IXGBE_RSC_CB(skb) ((struct ixgbe_rsc_cb *)(skb)-&gt;cb)</span>
<a name="l00662"></a>00662 <span class="preprocessor"></span>
<a name="l00663"></a>00663 <span class="keyword">extern</span> <span class="keyword">struct </span>dcbnl_rtnl_ops dcbnl_ops;
<a name="l00664"></a>00664 <span class="keyword">extern</span> <span class="keywordtype">int</span> ixgbe_copy_dcb_cfg(<span class="keyword">struct</span> <a class="code" href="structixgbe__dcb__config.html">ixgbe_dcb_config</a> *src_dcb_cfg,
<a name="l00665"></a>00665                   <span class="keyword">struct</span> <a class="code" href="structixgbe__dcb__config.html">ixgbe_dcb_config</a> *dst_dcb_cfg, <span class="keywordtype">int</span> tc_max);
<a name="l00666"></a>00666 
<a name="l00667"></a>00667 <span class="keyword">extern</span> u8 ixgbe_dcb_txq_to_tc(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter, u8 index);
<a name="l00668"></a>00668 
<a name="l00669"></a>00669 <span class="comment">/* needed by ixgbe_main.c */</span>
<a name="l00670"></a>00670 <span class="keyword">extern</span> <span class="keywordtype">int</span> ixgbe_validate_mac_addr(u8 *mc_addr);
<a name="l00671"></a>00671 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_check_options(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter);
<a name="l00672"></a>00672 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_assign_netdev_ops(<span class="keyword">struct</span> net_device *netdev);
<a name="l00673"></a>00673 
<a name="l00674"></a>00674 <span class="comment">/* needed by ixgbe_ethtool.c */</span>
<a name="l00675"></a>00675 <span class="keyword">extern</span> <span class="keywordtype">char</span> ixgbe_driver_name[];
<a name="l00676"></a>00676 <span class="keyword">extern</span> <span class="keyword">const</span> <span class="keywordtype">char</span> ixgbe_driver_version[];
<a name="l00677"></a>00677 
<a name="l00678"></a>00678 <span class="keyword">extern</span> <span class="keywordtype">int</span> ixgbe_up(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter);
<a name="l00679"></a>00679 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_down(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter);
<a name="l00680"></a>00680 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_reinit_locked(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter);
<a name="l00681"></a>00681 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_reset(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter);
<a name="l00682"></a>00682 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_set_ethtool_ops(<span class="keyword">struct</span> net_device *netdev);
<a name="l00683"></a>00683 <span class="keyword">extern</span> <span class="keywordtype">int</span> ixgbe_setup_rx_resources(<span class="keyword">struct</span> <a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *);
<a name="l00684"></a>00684 <span class="keyword">extern</span> <span class="keywordtype">int</span> ixgbe_setup_tx_resources(<span class="keyword">struct</span> <a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *);
<a name="l00685"></a>00685 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_free_rx_resources(<span class="keyword">struct</span> <a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *);
<a name="l00686"></a>00686 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_free_tx_resources(<span class="keyword">struct</span> <a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *);
<a name="l00687"></a>00687 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_configure_rx_ring(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *,<span class="keyword">struct</span> <a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *);
<a name="l00688"></a>00688 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_configure_tx_ring(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *,<span class="keyword">struct</span> <a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *);
<a name="l00689"></a>00689 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_update_stats(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter);
<a name="l00690"></a>00690 <span class="keyword">extern</span> <span class="keywordtype">int</span> ixgbe_init_interrupt_scheme(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter);
<a name="l00691"></a>00691 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_clear_interrupt_scheme(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter);
<a name="l00692"></a>00692 <span class="keyword">extern</span> <span class="keywordtype">bool</span> ixgbe_is_ixgbe(<span class="keyword">struct</span> pci_dev *pcidev);
<a name="l00693"></a>00693 <span class="keyword">extern</span> netdev_tx_t ixgbe_xmit_frame_ring(<span class="keyword">struct</span> sk_buff *,
<a name="l00694"></a>00694                      <span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *,
<a name="l00695"></a>00695                      <span class="keyword">struct</span> <a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *);
<a name="l00696"></a>00696 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_unmap_and_free_tx_resource(<span class="keyword">struct</span> <a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *,
<a name="l00697"></a>00697                                              <span class="keyword">struct</span> <a class="code" href="structixgbe__tx__buffer.html">ixgbe_tx_buffer</a> *);
<a name="l00698"></a>00698 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_alloc_rx_buffers(<span class="keyword">struct</span> <a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *, u16);
<a name="l00699"></a>00699 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_configure_rscctl(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter, <span class="keyword">struct</span> <a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *);
<a name="l00700"></a>00700 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_clear_rscctl(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter, <span class="keyword">struct</span> <a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *);
<a name="l00701"></a>00701 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_set_rx_mode(<span class="keyword">struct</span> net_device *netdev);
<a name="l00702"></a>00702 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_tx_ctxtdesc(<span class="keyword">struct</span> <a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *, u32, u32, u32, u32);
<a name="l00703"></a>00703 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_write_eitr(<span class="keyword">struct</span> <a class="code" href="structixgbe__q__vector.html">ixgbe_q_vector</a> *q_vector);
<a name="l00704"></a>00704 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_disable_rx_queue(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter,
<a name="l00705"></a>00705                    <span class="keyword">struct</span> <a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *);
<a name="l00706"></a>00706 <span class="preprocessor">#ifdef ETHTOOL_OPS_COMPAT</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="keywordtype">int</span> ethtool_ioctl(<span class="keyword">struct</span> <a class="code" href="structifreq.html">ifreq</a> *ifr);
<a name="l00708"></a>00708 <span class="preprocessor">#endif</span>
<a name="l00709"></a>00709 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="keywordtype">int</span> ixgbe_dcb_netlink_register(<span class="keywordtype">void</span>);
<a name="l00710"></a>00710 <span class="keyword">extern</span> <span class="keywordtype">int</span> ixgbe_dcb_netlink_unregister(<span class="keywordtype">void</span>);
<a name="l00711"></a>00711 
<a name="l00712"></a>00712 
<a name="l00713"></a>00713 <span class="preprocessor">#ifdef IXGBE_FCOE</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_configure_fcoe(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter);
<a name="l00715"></a>00715 <span class="keyword">extern</span> <span class="keywordtype">int</span> ixgbe_fso(<span class="keyword">struct</span> <a class="code" href="structixgbe__ring.html">ixgbe_ring</a> *tx_ring, <span class="keyword">struct</span> sk_buff *skb,
<a name="l00716"></a>00716                      u32 tx_flags, u8 *hdr_len);
<a name="l00717"></a>00717 <span class="keyword">extern</span> <span class="keywordtype">void</span> ixgbe_cleanup_fcoe(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter);
<a name="l00718"></a>00718 <span class="keyword">extern</span> <span class="keywordtype">int</span> ixgbe_fcoe_ddp(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter,
<a name="l00719"></a>00719                           <span class="keyword">union</span> <a class="code" href="unionixgbe__adv__rx__desc.html">ixgbe_adv_rx_desc</a> *rx_desc,
<a name="l00720"></a>00720                           <span class="keyword">struct</span> sk_buff *skb,
<a name="l00721"></a>00721               u32 staterr);
<a name="l00722"></a>00722 <span class="keyword">extern</span> <span class="keywordtype">int</span> ixgbe_fcoe_ddp_get(<span class="keyword">struct</span> net_device *netdev, u16 xid,
<a name="l00723"></a>00723                               <span class="keyword">struct</span> scatterlist *sgl, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> sgc);
<a name="l00724"></a>00724 <span class="keyword">extern</span> <span class="keywordtype">int</span> ixgbe_fcoe_ddp_put(<span class="keyword">struct</span> net_device *netdev, u16 xid);
<a name="l00725"></a>00725 <span class="preprocessor">#ifdef HAVE_NETDEV_OPS_FCOE_ENABLE</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="keywordtype">int</span> ixgbe_fcoe_enable(<span class="keyword">struct</span> net_device *netdev);
<a name="l00727"></a>00727 <span class="keyword">extern</span> <span class="keywordtype">int</span> ixgbe_fcoe_disable(<span class="keyword">struct</span> net_device *netdev);
<a name="l00728"></a>00728 <span class="preprocessor">#endif </span><span class="comment">/* HAVE_NETDEV_OPS_FCOE_ENABLE */</span>
<a name="l00729"></a>00729 <span class="preprocessor">#ifdef CONFIG_DCB</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span><span class="preprocessor">#ifdef HAVE_DCBNL_OPS_GETAPP</span>
<a name="l00731"></a>00731 <span class="preprocessor"></span><span class="keyword">extern</span> u8 ixgbe_fcoe_getapp(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter);
<a name="l00732"></a>00732 <span class="keyword">extern</span> u8 ixgbe_fcoe_setapp(<span class="keyword">struct</span> <a class="code" href="structixgbe__adapter.html">ixgbe_adapter</a> *adapter, u8 up);
<a name="l00733"></a>00733 <span class="preprocessor">#endif </span><span class="comment">/* HAVE_DCBNL_OPS_GETAPP */</span>
<a name="l00734"></a>00734 <span class="preprocessor">#endif </span><span class="comment">/* CONFIG_DCB */</span>
<a name="l00735"></a>00735 <span class="preprocessor">#ifdef HAVE_NETDEV_OPS_FCOE_GETWWN</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="keywordtype">int</span> ixgbe_fcoe_get_wwn(<span class="keyword">struct</span> net_device *netdev, u64 *wwn, <span class="keywordtype">int</span> type);
<a name="l00737"></a>00737 <span class="preprocessor">#endif</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* IXGBE_FCOE */</span>
<a name="l00739"></a>00739 
<a name="l00740"></a>00740 
<a name="l00741"></a>00741 <span class="preprocessor">#endif </span><span class="comment">/* _IXGBE_H_ */</span>
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:27 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
