/*
 * Copyright (C) 2010-2022 Ole André Vadla Ravnås <oleavr@nowsecure.com>
 *
 * Licence: wxWindows Library Licence, Version 3.1
 */

#include "armrelocator-fixture.c"

TESTLIST_BEGIN (armrelocator)
  TESTENTRY (one_to_one)
  TESTENTRY (pc_relative_ldr_positive_should_be_rewritten)
  TESTENTRY (pc_relative_ldr_negative_should_be_rewritten)
  TESTENTRY (pc_relative_ldr_reg_should_be_rewritten)
  TESTENTRY (pc_relative_ldr_reg_shift_should_be_rewritten)
  TESTENTRY (pc_relative_ldr_into_pc_should_be_rewritten)
  TESTENTRY (pc_relative_ldr_into_pc_with_shift_should_be_rewritten)
  TESTENTRY (pc_relative_mov_should_be_rewritten)
  TESTENTRY (pc_relative_add_with_pc_on_lhs_should_be_rewritten)
  TESTENTRY (pc_relative_add_with_pc_on_rhs_should_be_rewritten)
  TESTENTRY (pc_relative_add_lsl_should_be_rewritten)
  TESTENTRY (pc_relative_add_imm_should_be_rewritten)
  TESTENTRY (pc_relative_add_imm_ror_should_be_rewritten)
  TESTENTRY (pc_relative_add_with_two_registers_should_be_rewritten)
  TESTENTRY (pc_relative_sub_with_pc_on_lhs_should_be_rewritten)
  TESTENTRY (pc_relative_sub_with_pc_on_rhs_should_be_rewritten)
  TESTENTRY (pc_relative_sub_imm_should_be_rewritten)
  TESTENTRY (pc_relative_sub_pc_pc_should_be_rewritten)
  TESTENTRY (pc_relative_sub_with_pc_on_lhs_and_dest_should_be_rewritten)
  TESTENTRY (pc_relative_sub_with_pc_on_rhs_and_dest_should_be_rewritten)
  TESTENTRY (pc_relative_sub_pc_pc_imm_should_be_rewritten)
  TESTENTRY (pc_relative_sub_rd_pc_rm_should_be_rewritten)
  TESTENTRY (pc_relative_sub_rd_rn_pc_should_be_rewritten)
  TESTENTRY (pc_relative_sub_pc_shift_imm_should_be_rewritten)
  TESTENTRY (pc_relative_sub_shift_imm_should_be_rewritten)
  TESTENTRY (pc_relative_sub_pc_shift_reg_should_be_rewritten)
  TESTENTRY (pc_relative_sub_shift_reg_should_be_rewritten)
  TESTENTRY (b_imm_a1_positive_should_be_rewritten)
  TESTENTRY (b_imm_a1_negative_should_be_rewritten)
  TESTENTRY (bl_imm_a1_positive_should_be_rewritten)
  TESTENTRY (bl_imm_a1_negative_should_be_rewritten)
  TESTENTRY (blx_imm_a2_positive_should_be_rewritten)
  TESTENTRY (blx_imm_a2_negative_should_be_rewritten)
TESTLIST_END ()

TESTCASE (one_to_one)
{
  const guint32 input[] = {
    GUINT32_TO_LE (0xe1a0c00d), /* mov ip, sp    */
    GUINT32_TO_LE (0xe92d0030), /* push {r4, r5} */
  };
  const cs_insn * insn;

  SETUP_RELOCATOR_WITH (input);

  insn = NULL;
  g_assert_cmpuint (gum_arm_relocator_read_one (&fixture->rl, &insn), ==, 4);
  g_assert_cmpint (insn->id, ==, ARM_INS_MOV);
  assert_outbuf_still_zeroed_from_offset (0);

  insn = NULL;
  g_assert_cmpuint (gum_arm_relocator_read_one (&fixture->rl, &insn), ==, 8);
  g_assert_cmpint (insn->id, ==, ARM_INS_PUSH);
  assert_outbuf_still_zeroed_from_offset (0);

  g_assert_true (gum_arm_relocator_write_one (&fixture->rl));
  g_assert_cmpint (memcmp (fixture->output, input, 4), ==, 0);
  assert_outbuf_still_zeroed_from_offset (4);

  g_assert_true (gum_arm_relocator_write_one (&fixture->rl));
  g_assert_cmpint (memcmp (fixture->output + 4, input + 1, 4), ==, 0);
  assert_outbuf_still_zeroed_from_offset (8);

  g_assert_false (gum_arm_relocator_write_one (&fixture->rl));
}

typedef struct _BranchScenario BranchScenario;

struct _BranchScenario
{
  guint instruction_id;
  guint32 input[1];
  gsize input_length;
  guint32 expected_output[10];
  gsize expected_output_length;
  gssize pc_offset;
  gssize expected_pc_distance;
  gssize lr_offset;
  gssize expected_lr_distance;
};

static void branch_scenario_execute (BranchScenario * bs,
    TestArmRelocatorFixture * fixture);
static void show_disassembly (const guint32 * input, gsize length);

TESTCASE (pc_relative_ldr_positive_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_LDR,
    { 0xe59f3028 }, 1,          /* ldr r3, [pc, #0x28] */
    {
      0xe59f3000,               /* ldr r3, [pc, #0]  */
      0xe5933000,               /* ldr r3, [r3]      */
      0xffffffff                /* <calculated PC    */
                                /*  goes here>       */
    }, 3,
    2, 0x28,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_ldr_negative_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_LDR,
    { 0xe51f3028 }, 1,          /* ldr r3, [pc, -#0x28] */
    {
      0xe59f3000,               /* ldr r3, [pc, #0]  */
      0xe5933000,               /* ldr r3, [r3]      */
      0xffffffff                /* <calculated PC    */
                                /*  goes here>       */
    }, 3,
    2, -0x28,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_ldr_reg_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_LDR,
    { 0xe79f3003 }, 1,          /* ldr r3, [pc, r3] */
    {
      0xe2833c08,               /* add r3, r3, <0x08 >>> 0xc*2> */
      0xe2833008,               /* add r3, r3, #8               */
      0xe5933000,               /* ldr r3, [r3]                 */
    }, 3,
    -1, 0,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_ldr_reg_shift_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_LDR,
    { 0xe79f3103 }, 1,          /* ldr r3, [pc, r3, lsl #2] */
    {
      0xe1a03103,               /* lsl r3, r3, #2               */
      0xe2833c08,               /* add r3, r3, <0x08 >>> 0xc*2> */
      0xe2833008,               /* add r3, r3, #8               */
      0xe5933000,               /* ldr r3, [r3]                 */
    }, 4,
    -1, -1,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_ldr_into_pc_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_LDR,
    { 0xe59ff004 }, 1,          /* ldr pc, [pc, #4] */
    {
      0xe92d8001,               /* push {r0, pc}      */
      0xe59f0008,               /* ldr r0, [pc, #0x8] */
      0xe5900000,               /* ldr r0, [r0]       */
      0xe58d0004,               /* str r0, [sp, #4]   */
      0xe8bd8001,               /* pop {r0, pc}       */
      0xffffffff                /* <calculated PC     */
                                /*  goes here>        */
    }, 6,
    5, 4,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_ldr_into_pc_with_shift_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_LDR,
    { 0xe79ff103 }, 1,          /* ldr pc, [pc, r3, lsl #2] */
    {
      0xe92d8008,               /* push {r3, pc}       */
      0xe1a03103,               /* lsl r3, r3, #2      */
      0xe2833c08,               /* add r3, r3, #8, #24 */
      0xe2833008,               /* add r3, r3, #8      */
      0xe5933000,               /* ldr r3, [r3]        */
      0xe58d3004,               /* str r3, [sp, #4]    */
      0xe8bd8008,               /* pop {r3, pc}        */
    }, 7,
    -1, -1,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_mov_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_MOV,
    { 0xe1a0e00f }, 1,          /* mov lr, pc        */
    {
      0xe51fe004,               /* ldr lr, [pc, #-4] */
      0xffffffff                /* <calculated PC    */
                                /*  goes here>       */
    }, 2,
    1, 0,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_add_with_pc_on_lhs_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_ADD,
    { 0xe08f3003 }, 1,          /* add r3, pc, r3   */
    {
      0xe2833c08,               /* add r3, r3, <0xXX >>> 0xc*2> */
      0xe2833008,               /* add r3, r3, 0xXX             */
    }, 2,
    -1, -1,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_add_with_pc_on_rhs_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_ADD,
    { 0xe08cc00f }, 1,          /* add ip, ip, pc               */
    {
      0xe28ccc08,               /* add ip, ip, <0xXX >>> 0xc*2> */
      0xe28cc008,               /* add ip, ip, 0xXX             */
    }, 2,
    -1, -1,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_add_lsl_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_ADD,
    { 0xe08ff101 }, 1,          /* add pc, pc, r1 lsl #2  */
    {
      0xe92d8002,               /* push {r1, pc}                */
      0xe1a01101,               /* mov r1, r1, lsl #2           */
      0xe2811c08,               /* add r1, r1, <0xXX >>> 0xc*2> */
      0xe2811008,               /* add r1, r1, 0xXX             */
      0xe58d1004,               /* str r1, [sp, #4]             */
      0xe8bd8002,               /* pop {r1, pc}                 */
    }, 6,
    -1, -1,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_add_imm_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_ADD,
    { 0xe28f3008 }, 1,          /* add r3, pc, #8   */
    {
      0xe59f3000,               /* ldr r3, [pc]     */
      0xe2833008,               /* add r3, r3, 0xXX */
      0xffffffff                /* <calculated PC   */
                                /*  goes here>      */
    }, 3,
    2, 0,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_add_imm_ror_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_ADD,
    { 0xe28fc604 }, 1,               /* add ip, pc, #4, #12          */
    {
      0xe59fc008,                    /* ldr ip, [pc, #8]             */
      0xe1a0c66c,                    /* ror ip, ip, #0xc             */
      0xe28ccc08,                    /* add ip, ip, <0xXX >>> 0xc*2> */
      0xe28cc008,                    /* add ip, ip, 0xXX             */
      GUINT32_FROM_LE (0x00000004),  /* #4                           */
    }, 5,
    -1, 0,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_add_with_two_registers_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_ADD,
    { 0xe08f9004 }, 1,          /* add sb, pc, r4 */
    {
      0xe59f9000,               /* ldr sb, [pc]   */
      0xe0899004,               /* add sb, sb, r4 */
      0xffffffff                /* <calculated PC */
                                /*  goes here>    */
    }, 3,
    2, 0,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_sub_with_pc_on_lhs_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_SUB,
    { 0xe04f3003 }, 1,          /* sub r3, pc, r3               */
    {
      0xe2633000,               /* rsb r3, r3, #0               */
      0xe2833c08,               /* add r3, r3, <0xXX >>> 0xc*2> */
      0xe2833008,               /* add r3, r3, 0xXX             */
    }, 2,
    -1, -1,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_sub_with_pc_on_rhs_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_SUB,
    { 0xe04cc00f }, 1,          /* sub ip, ip, pc               */
    {
      0xe24ccc08,               /* sub ip, ip, <0xXX >>> 0xc*2> */
      0xe24cc008,               /* sub ip, ip, 0xXX             */
    }, 8,
    -1, -1,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_sub_imm_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_SUB,
    { 0xe24f3008 }, 1,          /* sub r3, pc, #8   */
    {
      0xe59f3000,               /* ldr r3, [pc]     */
      0xe2433008,               /* sub r3, r3, 0xXX */
      0xffffffff                /* <calculated PC   */
                                /*  goes here>      */
    }, 3,
    2, 0,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_sub_pc_pc_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_SUB,
    { 0xe04ff00f }, 1,          /* sub pc, pc, pc   */
    {
      0xe92d8001,               /* push {r0, pc}    */
      0xe0400000,               /* sub r0, r0, r0   */
      0xe58d0004,               /* str r0, [sp, #4] */
      0xe8bd8001,               /* pop {r0, pc}     */
    }, 4,
    -1, 0,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_sub_with_pc_on_lhs_and_dest_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_SUB,
    { 0xe04ff003 }, 1,          /* sub pc, pc, r3               */
    {
      0xe92d8008,               /* push {r3, pc}                */
      0xe2633000,               /* rsb r3, r3, #0               */
      0xe2833c08,               /* add r3, r3, <0xXX >>> 0xc*2> */
      0xe2833008,               /* add r3, r3, 0xXX             */
      0xe58d3004,               /* str r3, [sp, #4]             */
      0xe8bd8008,               /* pop {r3, pc}                 */
    }, 6,
    -1, -1,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_sub_with_pc_on_rhs_and_dest_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_SUB,
    { 0xe04cf00f }, 1,          /* sub pc, ip, pc               */
    {
      0xe92d8001,               /* push {r0, pc}                */
      0xe28c0000,               /* add r0, ip, #0               */
      0xe2400c08,               /* sub r0, r0, <0xXX >>> 0xc*2> */
      0xe2400008,               /* sub r0, r0, 0xXX             */
      0xe58d0004,               /* str r0, [sp, #4]             */
      0xe8bd8001,               /* pop {r0, pc}                 */
    }, 6,
    -1, -1,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_sub_pc_pc_imm_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_SUB,
    { 0xe24ff00c }, 1,          /* sub pc, pc, #12  */
    {
      0xe92d8001,               /* push {r0, pc}    */
      0xe59f0008,               /* ldr r0, [pc, #8] */
      0xe240000c,               /* sub r0, r0, #0xc */
      0xe58d0004,               /* str r0, [sp, #4] */
      0xe8bd8001,               /* pop {r0, pc}     */
      0xffffffff                /* <calculated PC   */
                                /*  goes here>      */
    }, 6,
    5, 0,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_sub_rd_pc_rm_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_SUB,
    { 0xe04f300c }, 1,          /* sub r3, pc, ip */
    {
      0xe59f3000,               /* ldr r3, [pc]   */
      0xe24c3000,               /* sub r3, ip, #0 */
      0xffffffff                /* <calculated PC */
                                /*  goes here>    */
    }, 3,
    2, 0,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_sub_rd_rn_pc_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_SUB,
    { 0xe04c300f }, 1,          /* sub r3, ip, pc   */
    {
      0xe59f3004,               /* ldr r3, [pc, #4] */
      0xe2633000,               /* rsb r3, r3, #0   */
      0xe28c3000,               /* add r3, ip, #0   */
      0xffffffff                /* <calculated PC   */
                                /*  goes here>      */
    }, 4,
    3, 0,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_sub_pc_shift_imm_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_SUB,
    { 0xe24ff27f }, 1,          /* sub pc, pc, #127, #4 */
    {
      0xe92d8001,               /* push {r0, pc}        */
      0xe59f000c,               /* ldr r0, [pc, #0xc]   */
      0xe24004f0,               /* sub r0, r0, #240, #8 */
      0xe2400007,               /* sub r0, r0, #7       */
      0xe58d0004,               /* str r0, [sp, #4]     */
      0xe8bd8001,               /* pop {r0, pc}         */
      0xffffffff                /* <calculated PC       */
                                /*  goes here>          */
    }, 7,
    6, 0,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_sub_shift_imm_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_SUB,
    { 0xe24f327f }, 1,          /* sub r3, pc, #127, #4 */
    {
      0xe59f3004,               /* ldr r3, [pc, #4]     */
      0xe24334f0,               /* sub r3, r3, #240, #8 */
      0xe2433007,               /* sub r3, r3, #7       */
      0xffffffff                /* <calculated PC       */
                                /*  goes here>          */
    }, 4,
    3, 0,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_sub_pc_shift_reg_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_SUB,
    { 0xe04ff101 }, 1,          /* sub pc, pc, r1, lsl #2       */
    {
      0xe92d8002,               /* push {r1, pc}                */
      0xe1a01101,               /* lsl r1, r1, #2               */
      0xe2611000,               /* rsb r1, r1, #0               */
      0xe2811c08,               /* add r1, r1, <0xXX >>> 0xc*2> */
      0xe2811008,               /* add r1, r1, 0xXX             */
      0xe58d1004,               /* str r1, [sp, #4]             */
      0xe8bd8002,               /* pop {r1, pc}                 */
    }, 7,
    -1, -1,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (pc_relative_sub_shift_reg_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_SUB,
    { 0xe04f3101 }, 1,          /* sub r3, pc, r1, lsl #2       */
    {
      0xe2813000,               /* add r3, r1, #0               */
      0xe1a03103,               /* lsl r3, r3, #2               */
      0xe2633000,               /* rsb r3, r3, #0               */
      0xe2833c08,               /* add r3, r3, <0xXX >>> 0xc*2> */
      0xe2833008,               /* add r3, r3, 0xXX             */
    }, 5,
    -1, -1,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (b_imm_a1_positive_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_B,
    { 0xea000001 }, 1,          /* b pc + 4          */
    {
      0xe51ff004,               /* ldr pc, [pc, #-4] */
      0xffffffff                /* <calculated PC    */
                                /*  goes here>       */
    }, 2,
    1, 4,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (b_imm_a1_negative_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_B,
    { 0xeaffffff }, 1,          /* b pc - 4          */
    {
      0xe51ff004,               /* ldr pc, [pc, #-4] */
      0xffffffff                /* <calculated PC    */
                                /*  goes here>       */
    }, 2,
    1, -4,
    -1, -1
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (bl_imm_a1_positive_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_BL,
    { 0xeb000001 }, 1,          /* bl pc + 4         */
    {
      0xe59fe000,               /* ldr lr, [pc, #0]  */
      0xe59ff000,               /* ldr pc, [pc, #0]  */
      0xffffffff,               /* <calculated LR    */
                                /*  goes here>       */
      0xffffffff                /* <calculated PC    */
                                /*  goes here>       */
    }, 4,
    3, 4,
    2, 2
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (bl_imm_a1_negative_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_BL,
    { 0xebffffff }, 1,          /* bl pc - 4         */
    {
      0xe59fe000,               /* ldr lr, [pc, #0]  */
      0xe59ff000,               /* ldr pc, [pc, #0]  */
      0xffffffff,               /* <calculated LR    */
                                /*  goes here>       */
      0xffffffff                /* <calculated PC    */
                                /*  goes here>       */
    }, 4,
    3, -4,
    2, 2
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (blx_imm_a2_positive_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_BLX,
    { 0xfb000001 }, 1,          /* blx pc + 6        */
    {
      0xe59fe000,               /* ldr lr, [pc, #0]  */
      0xe59ff000,               /* ldr pc, [pc, #0]  */
      0xffffffff,               /* <calculated LR    */
                                /*  goes here>       */
      0xffffffff                /* <calculated PC    */
                                /*  goes here>       */
    }, 4,
    3, 7,
    2, 2
  };
  branch_scenario_execute (&bs, fixture);
}

TESTCASE (blx_imm_a2_negative_should_be_rewritten)
{
  BranchScenario bs = {
    ARM_INS_BLX,
    { 0xfaffffff }, 1,          /* blx pc - 4        */
    {
      0xe59fe000,               /* ldr lr, [pc, #0]  */
      0xe59ff000,               /* ldr pc, [pc, #0]  */
      0xffffffff,               /* <calculated LR    */
                                /*  goes here>       */
      0xffffffff                /* <calculated PC    */
                                /*  goes here>       */
    }, 4,
    3, -3,
    2, 2
  };
  branch_scenario_execute (&bs, fixture);
}

static void
branch_scenario_execute (BranchScenario * bs,
                         TestArmRelocatorFixture * fixture)
{
  gsize i;
  const cs_insn * insn = NULL;
  gboolean same_content;
  gchar * diff;

  for (i = 0; i != bs->input_length; i++)
    bs->input[i] = GUINT32_TO_LE (bs->input[i]);
  for (i = 0; i != bs->expected_output_length; i++)
    bs->expected_output[i] = GUINT32_TO_LE (bs->expected_output[i]);

  SETUP_RELOCATOR_WITH (bs->input);

  if (bs->pc_offset != -1)
  {
    guint32 calculated_pc;

    calculated_pc = fixture->rl.input_pc + 8 + bs->expected_pc_distance;
    *((guint32 *) (bs->expected_output + bs->pc_offset)) = calculated_pc;
  }

  if (bs->lr_offset != -1)
  {
    guint32 calculated_lr;

    calculated_lr = (guint32) (fixture->aw.pc +
        (bs->expected_lr_distance * sizeof (guint32)));
    *((guint32 *) (bs->expected_output + bs->lr_offset)) = calculated_lr;
  }

  g_assert_cmpuint (gum_arm_relocator_read_one (&fixture->rl, &insn), ==, 4);
  g_assert_cmpint (insn->id, ==, bs->instruction_id);
  g_assert_true (gum_arm_relocator_write_one (&fixture->rl));
  gum_arm_writer_flush (&fixture->aw);

  same_content = memcmp (fixture->output, bs->expected_output,
      bs->expected_output_length * sizeof (guint32)) == 0;

  diff = test_util_diff_binary (
      (guint8 *) bs->expected_output,
      bs->expected_output_length * sizeof (guint32),
      fixture->output,
      bs->expected_output_length * sizeof (guint32));

  if (!same_content)
  {
    g_print ("\n\nGenerated code is not equal to expected code:\n\n%s\n", diff);

    g_print ("\n\nInput:\n\n");
    g_print ("0x%" G_GINT64_MODIFIER "x: %s %s\n",
        insn->address, insn->mnemonic, insn->op_str);

    g_print ("\n\nExpected:\n\n");
    show_disassembly (bs->expected_output, bs->expected_output_length);

    g_print ("\n\nWrong:\n\n");
    show_disassembly ((guint32 *) fixture->output, bs->expected_output_length);
  }

  g_assert_true (same_content);
}

static void
show_disassembly (const guint32 * input,
                  gsize length)
{
  csh capstone;
  cs_insn * insn;
  const uint8_t * code;
  size_t size;
  uint64_t address;

  cs_open (CS_ARCH_ARM, CS_MODE_ARM, &capstone);
  cs_option (capstone, CS_OPT_DETAIL, CS_OPT_ON);
  insn = cs_malloc (capstone);

  code = (const uint8_t *) input;
  size = length * sizeof (guint32);
  address = GPOINTER_TO_SIZE (input);

  while (cs_disasm_iter (capstone, &code, &size, &address, insn))
  {
    guint32 raw_insn;

    memcpy (&raw_insn, insn->bytes, sizeof (raw_insn));

    g_print ("0x%" G_GINT64_MODIFIER "x\t0x%08x,               /* %s %s */\n",
        insn->address, raw_insn, insn->mnemonic, insn->op_str);
  }

  cs_free (insn, 1);
  cs_close (&capstone);
}
