

================================================================
== Vitis HLS Report for 'vel_der_Pipeline_sq_sum_loop'
================================================================
* Date:           Mon May 22 17:32:27 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  23.745 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.250 us|  0.250 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sq_sum_loop  |        3|        3|         1|          1|          1|     3|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Result_s = alloca i32 1"   --->   Operation 4 'alloca' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 5 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_in_V_2_03_reload_read = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %r_in_V_2_03_reload"   --->   Operation 6 'read' 'r_in_V_2_03_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_in_V_1_02_reload_read = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %r_in_V_1_02_reload"   --->   Operation 7 'read' 'r_in_V_1_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_in_V_0_01_reload_read = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %r_in_V_0_01_reload"   --->   Operation 8 'read' 'r_in_V_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i_2"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i161 0, i161 %p_Result_s"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body13"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 23.7>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i2 %i_2" [src/runge_kutta_45.cpp:75]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.95ns)   --->   "%icmp_ln75 = icmp_eq  i2 %i, i2 3" [src/runge_kutta_45.cpp:75]   --->   Operation 14 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.56ns)   --->   "%add_ln75 = add i2 %i, i2 1" [src/runge_kutta_45.cpp:75]   --->   Operation 16 'add' 'add_ln75' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.body13.split, void %_ZlSILi162ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.preheader.exitStub" [src/runge_kutta_45.cpp:75]   --->   Operation 17 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_load_1 = load i161 %p_Result_s"   --->   Operation 18 'load' 'p_Result_load_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/runge_kutta_45.cpp:75]   --->   Operation 19 'specloopname' 'specloopname_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.70ns)   --->   "%r_V = mux i80 @_ssdm_op_Mux.ap_auto.3i80.i2, i80 %r_in_V_0_01_reload_read, i80 %r_in_V_1_02_reload_read, i80 %r_in_V_2_03_reload_read, i2 %i"   --->   Operation 20 'mux' 'r_V' <Predicate = (!icmp_ln75)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i80 %r_V"   --->   Operation 21 'sext' 'sext_ln1317' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (14.1ns)   --->   "%r_V_1 = mul i160 %sext_ln1317, i160 %sext_ln1317"   --->   Operation 22 'mul' 'r_V_1' <Predicate = (!icmp_ln75)> <Delay = 14.1> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i160 %r_V_1"   --->   Operation 23 'sext' 'sext_ln859' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (6.31ns)   --->   "%p_Val2_s = add i161 %sext_ln859, i161 %p_Result_load_1"   --->   Operation 24 'add' 'p_Val2_s' <Predicate = (!icmp_ln75)> <Delay = 6.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln75 = store i2 %add_ln75, i2 %i_2" [src/runge_kutta_45.cpp:75]   --->   Operation 25 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln75 = store i161 %p_Val2_s, i161 %p_Result_s" [src/runge_kutta_45.cpp:75]   --->   Operation 26 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.body13" [src/runge_kutta_45.cpp:75]   --->   Operation 27 'br' 'br_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_load = load i161 %p_Result_s"   --->   Operation 28 'load' 'p_Result_load' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i161P0A, i161 %X_V_4_out, i161 %p_Result_load"   --->   Operation 29 'write' 'write_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [10]  (1.59 ns)

 <State 2>: 23.7ns
The critical path consists of the following:
	'load' operation ('i', src/runge_kutta_45.cpp:75) on local variable 'i' [14]  (0 ns)
	'mux' operation ('r.V') [23]  (1.71 ns)
	'mul' operation ('r.V') [25]  (14.1 ns)
	'add' operation ('__Val2__') [27]  (6.32 ns)
	'store' operation ('store_ln75', src/runge_kutta_45.cpp:75) of variable '__Val2__' on local variable '__Result__' [29]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
