<stg><name>runQueue</name>


<trans_list>

<trans id="230" from="1" to="2">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="2" to="3">
<condition id="106">
<or_exp><and_exp><literal name="j" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="3" to="10">
<condition id="108">
<or_exp><and_exp><literal name="localFull_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="3" to="4">
<condition id="109">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="4" to="5">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="5" to="6">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="6" to="7">
<condition id="112">
<or_exp><and_exp><literal name="localFull_load_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="6" to="4">
<condition id="114">
<or_exp><and_exp><literal name="localFull_load_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="7" to="8">
<condition id="116">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="7" to="11">
<condition id="127">
<or_exp><and_exp><literal name="localFull_load" val="1"/>
</and_exp><and_exp><literal name="localEmpty_load_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="8" to="9">
<condition id="118">
<or_exp><and_exp><literal name="localFull_load_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="8" to="16">
<condition id="119">
<or_exp><and_exp><literal name="localFull_load_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="9" to="20">
<condition id="121">
<or_exp><and_exp><literal name="localEmpty_load_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="9" to="24">
<condition id="123">
<or_exp><and_exp><literal name="localEmpty_load_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="10" to="15">
<condition id="125">
<or_exp><and_exp><literal name="localEmpty_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="10" to="7">
<condition id="126">
<or_exp><and_exp><literal name="localEmpty_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="11" to="12">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="12" to="13">
<condition id="129">
<or_exp><and_exp><literal name="localEmpty_load31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="12" to="11">
<condition id="131">
<or_exp><and_exp><literal name="localEmpty_load31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="13" to="14">
<condition id="133">
<or_exp><and_exp><literal name="localFull_load_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="13" to="16">
<condition id="134">
<or_exp><and_exp><literal name="localFull_load_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="14" to="20">
<condition id="136">
<or_exp><and_exp><literal name="localEmpty_load_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="14" to="24">
<condition id="138">
<or_exp><and_exp><literal name="localEmpty_load_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="15" to="21">
<condition id="140">
<or_exp><and_exp><literal name="localFull_load_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="15" to="16">
<condition id="141">
<or_exp><and_exp><literal name="localFull_load_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="16" to="17">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="17" to="18">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="18" to="19">
<condition id="145">
<or_exp><and_exp><literal name="localFull_load_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="18" to="20">
<condition id="144">
<or_exp><and_exp><literal name="localFull_load_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="19" to="17">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="20" to="24">
<condition id="151">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="0"/>
<literal name="localFull_load_4" val="0"/>
<literal name="localEmpty_load_5" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="1"/>
<literal name="localFull_load_3" val="0"/>
<literal name="localEmpty_load_5" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="0"/>
<literal name="localFull_load_4" val="0"/>
<literal name="localEmpty_load_5" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="1"/>
<literal name="localFull_load_1" val="0"/>
<literal name="localEmpty_load_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="20" to="22">
<condition id="155">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="0"/>
<literal name="localFull_load_4" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="1"/>
<literal name="localFull_load_3" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="0"/>
<literal name="localFull_load_4" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="1"/>
<literal name="localFull_load_1" val="1"/>
</and_exp><and_exp><literal name="localEmpty_load_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="21" to="20">
<condition id="153">
<or_exp><and_exp><literal name="localEmpty_load_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="21" to="24">
<condition id="162">
<or_exp><and_exp><literal name="localEmpty_load_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="22" to="23">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="23" to="22">
<condition id="158">
<or_exp><and_exp><literal name="localEmpty_load_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="23" to="24">
<condition id="160">
<or_exp><and_exp><literal name="localEmpty_load_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="24" to="2">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="64">
<![CDATA[
:0  %result = alloca i1, align 1

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="64">
<![CDATA[
:1  %last = alloca i32, align 4

]]></node>
<StgValue><ssdm name="last"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4 %priorityIn_V), !map !11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 %empty), !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1 %full), !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %currentPriority_V), !map !29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fullOut), !map !33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %full_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %full)

]]></node>
<StgValue><ssdm name="full_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %empty_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %empty)

]]></node>
<StgValue><ssdm name="empty_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.i4(i4 %priorityIn_V)

]]></node>
<StgValue><ssdm name="priorityIn_V_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="64">
<![CDATA[
:14  %empty_assign = alloca i1, align 1

]]></node>
<StgValue><ssdm name="empty_assign"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="64">
<![CDATA[
:15  %full_assign = alloca i1, align 1

]]></node>
<StgValue><ssdm name="full_assign"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="64">
<![CDATA[
:16  %localFull = alloca i1, align 1

]]></node>
<StgValue><ssdm name="localFull"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="64">
<![CDATA[
:17  %localEmpty = alloca i1, align 1

]]></node>
<StgValue><ssdm name="localEmpty"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  store volatile i1 %empty_read, i1* %empty_assign, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  store volatile i1 %full_read, i1* %full_assign, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecWire(i1* %fullOut, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecWire(i4* %currentPriority_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecWire(i1 %full, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecWire(i1 %empty, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecWire(i4 %priorityIn_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="4">
<![CDATA[
:29  %last_1 = zext i4 %priorityIn_V_read to i32

]]></node>
<StgValue><ssdm name="last_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  store i32 0, i32* %last, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31  store i1 true, i1* %result, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j = phi i1 [ false, %0 ], [ true, %35 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="1">
<![CDATA[
:1  %result_load = load i1* %result, align 1

]]></node>
<StgValue><ssdm name="result_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32">
<![CDATA[
:2  %last_load = load i32* %last, align 4

]]></node>
<StgValue><ssdm name="last_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %j, label %36, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="j" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="1">
<![CDATA[
:3  %localFull_1 = load volatile i1* %full_assign, align 1

]]></node>
<StgValue><ssdm name="localFull_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="j" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  store volatile i1 %localFull_1, i1* %localFull, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="j" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="1">
<![CDATA[
:0  ret i1 %result_load

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="1">
<![CDATA[
:5  %localFull_load = load volatile i1* %localFull, align 1

]]></node>
<StgValue><ssdm name="localFull_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %localFull_load, label %6, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="localFull_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="localFull_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="1">
<![CDATA[
:1  %empty_assign_load = load volatile i1* %empty_assign, align 1

]]></node>
<StgValue><ssdm name="empty_assign_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="localFull_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store volatile i1 %empty_assign_load, i1* %localEmpty, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="1">
<![CDATA[
:5  %full_assign_load = load volatile i1* %full_assign, align 1

]]></node>
<StgValue><ssdm name="full_assign_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fullOut, i1 %full_assign_load)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1">
<![CDATA[
:8  %localFull_2 = load volatile i1* %full_assign, align 1

]]></node>
<StgValue><ssdm name="localFull_2"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  store volatile i1 %localFull_2, i1* %localFull, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_reg2mem = phi i32 [ 1, %3 ], [ %i8, %4 ]

]]></node>
<StgValue><ssdm name="i_reg2mem"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %tmp_reg2mem = phi i4 [ 0, %3 ], [ %tmp, %4 ]

]]></node>
<StgValue><ssdm name="tmp_reg2mem"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp_reg2mem)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecIFCore(i4* %currentPriority_V, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecIFCore(i1* %fullOut, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="1">
<![CDATA[
:10  %localFull_load_2 = load volatile i1* %localFull, align 1

]]></node>
<StgValue><ssdm name="localFull_load_2"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %i8 = add nsw i32 %i_reg2mem, 1

]]></node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %localFull_load_2, label %7, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="localFull_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="localFull_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="4" op_0_bw="32">
<![CDATA[
:1  %tmp = trunc i32 %i_reg2mem to i4

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="localFull_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="localFull_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="localFull_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="localFull_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="1">
<![CDATA[
:1  %empty_assign_load_2 = load volatile i1* %empty_assign, align 1

]]></node>
<StgValue><ssdm name="empty_assign_load_2"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="localFull_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store volatile i1 %empty_assign_load_2, i1* %localEmpty, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="1">
<![CDATA[
:3  %localEmpty_load_2 = load volatile i1* %localEmpty, align 1

]]></node>
<StgValue><ssdm name="localEmpty_load_2"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %localEmpty_load_2, label %14, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader142

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="1">
<![CDATA[
:1  %full_assign_load_4 = load volatile i1* %full_assign, align 1

]]></node>
<StgValue><ssdm name="full_assign_load_4"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store volatile i1 %full_assign_load_4, i1* %localFull, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="localFull_load" val="1"/>
</and_exp><and_exp><literal name="localEmpty_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0">
<![CDATA[
.preheader142:0  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1">
<![CDATA[
:3  %localFull_load_3 = load volatile i1* %localFull, align 1

]]></node>
<StgValue><ssdm name="localFull_load_3"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %localFull_load_3, label %23, label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="localFull_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="localFull_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="localFull_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader141

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="localFull_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="localFull_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="1">
<![CDATA[
:1  %empty_assign_load_3 = load volatile i1* %empty_assign, align 1

]]></node>
<StgValue><ssdm name="empty_assign_load_3"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="localFull_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store volatile i1 %empty_assign_load_3, i1* %localEmpty, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1">
<![CDATA[
:3  %localEmpty_load_3 = load volatile i1* %localEmpty, align 1

]]></node>
<StgValue><ssdm name="localEmpty_load_3"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %localEmpty_load_3, label %34, label %28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="localEmpty_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="localEmpty_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ult2 = icmp ult i32 %last_1, %last_load

]]></node>
<StgValue><ssdm name="ult2"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="localEmpty_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %rev2 = xor i1 %ult2, true

]]></node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="localEmpty_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %p_result_1 = and i1 %rev2, %result_load

]]></node>
<StgValue><ssdm name="p_result_1"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="localEmpty_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="localEmpty_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="localEmpty_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1">
<![CDATA[
:3  %localEmpty_load = load volatile i1* %localEmpty, align 1

]]></node>
<StgValue><ssdm name="localEmpty_load"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %localEmpty_load, label %13, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="localEmpty_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="localEmpty_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader142

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="localEmpty_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="localEmpty_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1">
<![CDATA[
:1  %full_assign_load_2 = load volatile i1* %full_assign, align 1

]]></node>
<StgValue><ssdm name="full_assign_load_2"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="localEmpty_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store volatile i1 %full_assign_load_2, i1* %localFull, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="1">
<![CDATA[
:7  %localEmpty_1 = load volatile i1* %empty_assign, align 1

]]></node>
<StgValue><ssdm name="localEmpty_1"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  store volatile i1 %localEmpty_1, i1* %localEmpty, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %op2_assign_reg2mem = phi i32 [ %i_1_reg2mem, %8 ], [ 0, %.preheader142 ]

]]></node>
<StgValue><ssdm name="op2_assign_reg2mem"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %i_1_reg2mem = phi i32 [ %i_s, %8 ], [ 1, %.preheader142 ]

]]></node>
<StgValue><ssdm name="i_1_reg2mem"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="1">
<![CDATA[
:2  %result_load_1 = load i1* %result, align 1

]]></node>
<StgValue><ssdm name="result_load_1"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_3 = icmp eq i32 %last_1, %op2_assign_reg2mem

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %result_1_s = and i1 %tmp_3, %result_load_1

]]></node>
<StgValue><ssdm name="result_1_s"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="1">
<![CDATA[
:9  %localEmpty_load31 = load volatile i1* %localEmpty, align 1

]]></node>
<StgValue><ssdm name="localEmpty_load31"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %i_s = add nsw i32 %i_1_reg2mem, 1

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %localEmpty_load31, label %12, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="localEmpty_load31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="localEmpty_load31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  store i1 %result_1_s, i1* %result, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="localEmpty_load31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="localEmpty_load31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="localEmpty_load31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="1">
<![CDATA[
:1  %full_assign_load_5 = load volatile i1* %full_assign, align 1

]]></node>
<StgValue><ssdm name="full_assign_load_5"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="localEmpty_load31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store volatile i1 %full_assign_load_5, i1* %localFull, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="1">
<![CDATA[
:3  %localFull_load_4 = load volatile i1* %localFull, align 1

]]></node>
<StgValue><ssdm name="localFull_load_4"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %localFull_load_4, label %21, label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="localFull_load_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="localFull_load_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="localFull_load_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store i1 %result_1_s, i1* %result, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="localFull_load_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader141

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="localFull_load_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="localFull_load_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="1">
<![CDATA[
:1  %empty_assign_load_5 = load volatile i1* %empty_assign, align 1

]]></node>
<StgValue><ssdm name="empty_assign_load_5"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="localFull_load_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store volatile i1 %empty_assign_load_5, i1* %localEmpty, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="1">
<![CDATA[
:3  %localEmpty_load_4 = load volatile i1* %localEmpty, align 1

]]></node>
<StgValue><ssdm name="localEmpty_load_4"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %localEmpty_load_4, label %32, label %26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="localEmpty_load_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="localEmpty_load_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ult3 = icmp ult i32 %last_1, %last_load

]]></node>
<StgValue><ssdm name="ult3"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="localEmpty_load_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %rev3 = xor i1 %ult3, true

]]></node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="localEmpty_load_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %p_result_2 = and i1 %rev3, %result_1_s

]]></node>
<StgValue><ssdm name="p_result_2"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="localEmpty_load_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="localEmpty_load_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="localEmpty_load_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  store i1 %result_1_s, i1* %result, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="localEmpty_load_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="1">
<![CDATA[
:3  %localFull_load_1 = load volatile i1* %localFull, align 1

]]></node>
<StgValue><ssdm name="localFull_load_1"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %localFull_load_1, label %22, label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="localFull_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="localFull_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="localFull_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader141

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="localFull_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="localFull_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="1">
<![CDATA[
:1  %empty_assign_load_1 = load volatile i1* %empty_assign, align 1

]]></node>
<StgValue><ssdm name="empty_assign_load_1"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="localFull_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store volatile i1 %empty_assign_load_1, i1* %localEmpty, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="1">
<![CDATA[
.preheader141:0  %result_load_2 = load i1* %result, align 1

]]></node>
<StgValue><ssdm name="result_load_2"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="0">
<![CDATA[
.preheader141:1  br label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="1" op_0_bw="1">
<![CDATA[
:4  %localFull_3 = load volatile i1* %full_assign, align 1

]]></node>
<StgValue><ssdm name="localFull_3"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  store volatile i1 %localFull_3, i1* %localFull, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="179" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_3_reg2mem = phi i32 [ %i_1, %15 ], [ 1, %.preheader141 ]

]]></node>
<StgValue><ssdm name="i_3_reg2mem"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %tmp_6_reg2mem = phi i4 [ %tmp_1, %15 ], [ 5, %.preheader141 ]

]]></node>
<StgValue><ssdm name="tmp_6_reg2mem"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp_6_reg2mem)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1">
<![CDATA[
:6  %localFull_load_5 = load volatile i1* %localFull, align 1

]]></node>
<StgValue><ssdm name="localFull_load_5"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %i_1 = add nsw i32 %i_3_reg2mem, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %localFull_load_5, label %20, label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="localFull_load_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_s = sext i32 %i_3_reg2mem to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="localFull_load_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="random_priorities_addr"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="localFull_load_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="9" op_0_bw="8">
<![CDATA[
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

]]></node>
<StgValue><ssdm name="random_priorities_load"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="localFull_load_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="localFull_load_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="1" op_0_bw="1">
<![CDATA[
:1  %empty_assign_load_6 = load volatile i1* %empty_assign, align 1

]]></node>
<StgValue><ssdm name="empty_assign_load_6"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="localFull_load_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store volatile i1 %empty_assign_load_6, i1* %localEmpty, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="9" op_0_bw="8">
<![CDATA[
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

]]></node>
<StgValue><ssdm name="random_priorities_load"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="4" op_0_bw="9">
<![CDATA[
:4  %tmp_1 = trunc i9 %random_priorities_load to i4

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="196" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="0"/>
<literal name="localFull_load_4" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="1"/>
<literal name="localFull_load_3" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="0"/>
<literal name="localFull_load_4" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="1"/>
<literal name="localFull_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="1" op_0_bw="1">
<![CDATA[
:3  %localEmpty_load_5 = load volatile i1* %localEmpty, align 1

]]></node>
<StgValue><ssdm name="localEmpty_load_5"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="0"/>
<literal name="localFull_load_4" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="1"/>
<literal name="localFull_load_3" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="0"/>
<literal name="localFull_load_4" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="1"/>
<literal name="localFull_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %localEmpty_load_5, label %31, label %25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="0"/>
<literal name="localFull_load_4" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="1"/>
<literal name="localFull_load_3" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="0"/>
<literal name="localFull_load_4" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="1"/>
<literal name="localFull_load_1" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="0"/>
<literal name="localFull_load_4" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="1"/>
<literal name="localFull_load_3" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="0"/>
<literal name="localFull_load_4" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="1"/>
<literal name="localFull_load_1" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ult = icmp ult i32 %last_1, %last_load

]]></node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="0"/>
<literal name="localFull_load_4" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="1"/>
<literal name="localFull_load_3" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="0"/>
<literal name="localFull_load_4" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="1"/>
<literal name="localFull_load_1" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %rev = xor i1 %ult, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="0"/>
<literal name="localFull_load_4" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="1"/>
<literal name="localFull_load_3" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="0"/>
<literal name="localFull_load_4" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="1"/>
<literal name="localFull_load_1" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %p_result_3 = and i1 %rev, %result_load_2

]]></node>
<StgValue><ssdm name="p_result_3"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="0"/>
<literal name="localFull_load_4" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="1"/>
<literal name="localFull_load_3" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="0"/>
<literal name="localFull_load_4" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="1"/>
<literal name="localFull_load_1" val="0"/>
<literal name="localEmpty_load_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="0"/>
<literal name="localFull_load_4" val="0"/>
<literal name="localEmpty_load_5" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="1"/>
<literal name="localFull_load_3" val="0"/>
<literal name="localEmpty_load_5" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="0"/>
<literal name="localFull_load_4" val="0"/>
<literal name="localEmpty_load_5" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="1"/>
<literal name="localFull_load_1" val="0"/>
<literal name="localEmpty_load_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="0"/>
<literal name="localFull_load_4" val="0"/>
<literal name="localEmpty_load_5" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="1"/>
<literal name="localFull_load_3" val="0"/>
<literal name="localEmpty_load_5" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="0"/>
<literal name="localFull_load_4" val="0"/>
<literal name="localEmpty_load_5" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="1"/>
<literal name="localFull_load_1" val="0"/>
<literal name="localEmpty_load_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="0"/>
<literal name="localFull_load_4" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="1"/>
<literal name="localFull_load_3" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="0"/>
<literal name="localFull_load_4" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="1"/>
<literal name="localFull_load_1" val="1"/>
</and_exp><and_exp><literal name="localEmpty_load_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader:0  %p_result_3_reg2mem_0_ph = phi i1 [ %p_result_1, %28 ], [ %p_result_s, %27 ], [ %p_result_2, %26 ], [ %p_result_3, %25 ]

]]></node>
<StgValue><ssdm name="p_result_3_reg2mem_0_ph"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="0"/>
<literal name="localFull_load_4" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="0"/>
<literal name="localEmpty_load_2" val="1"/>
<literal name="localFull_load_3" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="0"/>
<literal name="localFull_load_4" val="1"/>
</and_exp><and_exp><literal name="localFull_load" val="1"/>
<literal name="localEmpty_load" val="1"/>
<literal name="localFull_load_1" val="1"/>
</and_exp><and_exp><literal name="localEmpty_load_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="0">
<![CDATA[
.preheader:1  br label %29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="207" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="1">
<![CDATA[
:3  %localEmpty_load_1 = load volatile i1* %localEmpty, align 1

]]></node>
<StgValue><ssdm name="localEmpty_load_1"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %localEmpty_load_1, label %33, label %27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="localEmpty_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="localEmpty_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ult1 = icmp ult i32 %last_1, %last_load

]]></node>
<StgValue><ssdm name="ult1"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="localEmpty_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %rev1 = xor i1 %ult1, true

]]></node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="212" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="localEmpty_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %p_result_s = and i1 %rev1, %result_load

]]></node>
<StgValue><ssdm name="p_result_s"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="localEmpty_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="localEmpty_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="localEmpty_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="216" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="22" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="1">
<![CDATA[
:2  %localEmpty_2 = load volatile i1* %empty_assign, align 1

]]></node>
<StgValue><ssdm name="localEmpty_2"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  store volatile i1 %localEmpty_2, i1* %localEmpty, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="220" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="1" op_0_bw="1">
<![CDATA[
:4  %localEmpty_load_6 = load volatile i1* %localEmpty, align 1

]]></node>
<StgValue><ssdm name="localEmpty_load_6"/></StgValue>
</operation>

<operation id="221" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %localEmpty_load_6, label %30, label %24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="localEmpty_load_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="localEmpty_load_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="localEmpty_load_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="localEmpty_load_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %last_1, i32* %last, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="localEmpty_load_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store i1 %p_result_3_reg2mem_0_ph, i1* %result, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="localEmpty_load_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="228" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str4, i32 %tmp_4)

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="229" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
