###############################################################################
# TOP
###############################################################################

set TOP_MODULE async_fifo

set SCRIPT_DIR [file dirname [info script]]
set PROJECT_ROOT [file normalize [file join $SCRIPT_DIR "../.."]]

set BITS 32
if {[info exists env(BITS)] && $env(BITS) ne ""} {
  set BITS $env(BITS)
}

set SIZE 16
if {[info exists env(SIZE)] && $env(SIZE) ne ""} {
  set SIZE $env(SIZE)
}

set CFG_TAG "BITS${BITS}_SIZE${SIZE}"
set OUT_FILES "[pwd]/results/${CFG_TAG}"
set STD_OUT  "[pwd]/results"

set DEFINE_FLAGS ""

set HDL_FILES "${PROJECT_ROOT}/rtl/sync_2ff.sv ${PROJECT_ROOT}/rtl/async_fifo.sv"

###############################################################################
# TOP
###############################################################################


puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
puts "Load the pdk using MMMC"
puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"

	# Multi-Mode Multi-Corner (MMMC)
	read_mmmc "../scripts/mmmc_tsmc_28_bv.tcl"


puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
puts "Configuration of the Genus"
puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"

	set_multi_cpu_usage -local_cpu 112

	set_db lp_default_probability 0.5

	set_db syn_global_effort high

	### keep hierarchy
	set_db auto_ungroup none
	set_db hdl_parameter_naming_style ""

	### Set PLE (Generates a set of load values, which were obtained from the physical layout..
	# estimator (PLE) or wire-load model, for all the nets in the specified design)
	set_db interconnect_mode ple

	### controls the verbosity of the tool
	#set_db information_level 9

	### Avoid proceeding with latche inference
		set_db hdl_error_on_latch true


puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
puts "Control Clock Gating "
puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"

	set_db lp_insert_clock_gating true


puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
puts "Load hdl files"
puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"

	#	read_hdl -sv "../data.sv ../rtl/pack_conv.sv ../rtl/csa_lib.sv ../rtl/mult_matrices.sv ../rtl/fast_conv.sv"
	    read_hdl -define ${DEFINE_FLAGS} -sv ${HDL_FILES}


puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
puts "Elaboration"
puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"

		exec mkdir -p ${OUT_FILES}/reports
		exec mkdir -p ${OUT_FILES}/gate_level
		exec mkdir -p ${OUT_FILES}/physical_synthesis/work

		elaborate ${TOP_MODULE} -parameters "BITS=${BITS},SIZE=${SIZE}"

	# Applying the constraints
	init_design


puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
puts "Synthesis - mapping and optimization"
puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"

	# set_db [current_design] .retime true

	syn_generic
	syn_map
	syn_opt


puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
puts "Write Reports"
puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"

#    set OUT_FILES ./results

	# Reports clock-gating information for the design
	report_clock_gating > ${OUT_FILES}/reports/${TOP_MODULE}_clock_gating.rpt

	# Returns the physical layout estimation (ple) information for the specified design
	report_ple > ${OUT_FILES}/reports/${TOP_MODULE}_ple.rpt

	# Report area
	report_gates > ${OUT_FILES}/reports/${TOP_MODULE}_gates.rpt
	report_area >  ${OUT_FILES}/reports/${TOP_MODULE}_area.rpt

	### report timing and power
	###################################
	set CURRENT_VIEW analysis_view_0p81v_125c_capwst_slowest
	set_analysis_view -setup ${CURRENT_VIEW}  -hold ${CURRENT_VIEW}
	report_timing > ${OUT_FILES}/reports/${TOP_MODULE}_timing_setup_${CURRENT_VIEW}.rpt
	#---
	report_power -unit mW > ${OUT_FILES}/reports/${TOP_MODULE}_power_${CURRENT_VIEW}.rpt

	##################################
	set CURRENT_VIEW analysis_view_0p90v_25c_captyp_nominal
	set_analysis_view -setup ${CURRENT_VIEW}  -hold ${CURRENT_VIEW}
	report_timing > ${OUT_FILES}/reports/${TOP_MODULE}_timing_setup_${CURRENT_VIEW}.rpt
	#---
	report_power -unit mW > ${OUT_FILES}/reports/${TOP_MODULE}_power_${CURRENT_VIEW}.rpt

	# ###################################
	set CURRENT_VIEW analysis_view_0p99v_m40c_capbst_fastest
	set_analysis_view -setup ${CURRENT_VIEW}  -hold ${CURRENT_VIEW}
	report_timing > ${OUT_FILES}/reports/${TOP_MODULE}_timing_setup_${CURRENT_VIEW}.rpt
	#---
	report_power -unit mW > ${OUT_FILES}/reports/${TOP_MODULE}_power_${CURRENT_VIEW}.rpt

	### Report timming -unconstrained amd -verbose
	report timing -lint -verbose > ${OUT_FILES}/reports/${TOP_MODULE}_timing_setup_${CURRENT_VIEW}_verbose.rpt
	report_timing -unconstrained > ${OUT_FILES}/reports/${TOP_MODULE}_timing_setup_${CURRENT_VIEW}_verbose_unconstrained.rpt


puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
puts "Write netlist"
puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"

	write_hdl > ${OUT_FILES}/gate_level/${TOP_MODULE}_logic_mapped.v

	## nominal
	set CURRENT_VIEW analysis_view_0p81v_125c_capwst_slowest
	set_analysis_view -setup ${CURRENT_VIEW} -hold ${CURRENT_VIEW}
	write_sdf > ${OUT_FILES}/gate_level/${TOP_MODULE}_${CURRENT_VIEW}.sdf

	## worst setup
	set CURRENT_VIEW analysis_view_0p90v_25c_captyp_nominal
	set_analysis_view -setup ${CURRENT_VIEW} -hold ${CURRENT_VIEW}
	write_sdf > ${OUT_FILES}/gate_level/${TOP_MODULE}_${CURRENT_VIEW}.sdf

	## worst hold
	set CURRENT_VIEW analysis_view_0p99v_m40c_capbst_fastest
	set_analysis_view -setup ${CURRENT_VIEW} -hold ${CURRENT_VIEW}
	write_sdf > ${OUT_FILES}/gate_level/${TOP_MODULE}_${CURRENT_VIEW}.sdf


puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
puts "Export design to Innovus"
puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"

	### default view
	set_analysis_view -setup analysis_view_0p81v_125c_capwst_slowest  \
    	              -hold  analysis_view_0p99v_m40c_capbst_fastest

	### To generate all files needed to be loaded in an Innovus session, use the following command:
	write_design -innovus -base_name ${OUT_FILES}/physical_synthesis/work/data

    ### será usado para power analysis
	set CURRENT_VIEW analysis_view_0p90v_25c_captyp_nominal
		write_db ${OUT_FILES}/gate_level/${TOP_MODULE}_logic_mapped.db

		# Publish current configuration to canonical paths used by simulation/power.
		exec mkdir -p ${STD_OUT}/gate_level
		exec mkdir -p ${STD_OUT}/reports
		exec cp -f ${OUT_FILES}/gate_level/${TOP_MODULE}_logic_mapped.v ${STD_OUT}/gate_level/${TOP_MODULE}_logic_mapped.v
		exec cp -f ${OUT_FILES}/gate_level/${TOP_MODULE}_logic_mapped.db ${STD_OUT}/gate_level/${TOP_MODULE}_logic_mapped.db
		exec cp -f ${OUT_FILES}/gate_level/${TOP_MODULE}_analysis_view_0p90v_25c_captyp_nominal.sdf ${STD_OUT}/gate_level/${TOP_MODULE}_analysis_view_0p90v_25c_captyp_nominal.sdf

	exit
