<!DOCTYPE html>
<html lang="en">
<head>
  <title>Home | Vasileios Ntinas</title>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/css/bootstrap.min.css">
  <link href="https://fonts.googleapis.com/css?family=Montserrat" rel="stylesheet" type="text/css">
  <link href="https://fonts.googleapis.com/css?family=Lato" rel="stylesheet" type="text/css">
  <link href='http://fonts.googleapis.com/css?family=Arizonia' rel='stylesheet' type='text/css'>
  <link href='https://fonts.googleapis.com/css?family=Roboto' rel='stylesheet'>
  <script src="https://ajax.googleapis.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
  <script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/js/bootstrap.min.js"></script>
  <style>
  body {
      font: 400 15px Lato, sans-serif;
      line-height: 1.8;
      color: #818181;
  }
  h2 {
      font-size: 24px;
      text-transform: uppercase;
      color: #303030;
      font-weight: 600;
      margin-bottom: 30px;
  }
  h4 {
      font-size: 19px;
      line-height: 1.375em;
      color: #303030;
      font-weight: 400;
      margin-bottom: 30px;
  }
  .jumbotron {
      background-color: #f4511e;
      background: repeating-linear-gradient(0deg, #0f5776, #4b6861 1%, #c66d0c 1%);
      color: #fff;
      padding: 200px 0px 50px 25px;
      font-family: Montserrat, sans-serif;
      margin-bottom: 0;
  }
  .jumbotron-with-img {
    min-height: 910px;
  }
  .about-me {
    background-color: #eaf7ff;
  }
  .about-me-img {
    background-image: url("chip_img.jpg");
    background-position: center;
    background-size: cover;
    opacity: 0.8;
  }
  .about-me-txt {
    padding-top: 120px;
  }
  .about-me-txt h2 {
    font: 100 normal normal 40px/1.875em 'Lato',sans-serif;
  }
  .about-me-txt h4 {
    font: 400 normal normal 15px/1.875em 'Lato',sans-serif;
    text-align: justify;
    text-justify: inter-word;
  }
  .container-fluid {
    padding-left: 0px;
    margin-right: auto;
    margin-left: auto;
  }
  .container-menu {
      padding: 30px 0px 0px 0px;
  }
  .container-menu-logo {
      padding: 0px 50px 0px 60px;
  }
  .container-menu-tabs-area {
      padding: 0px 0px 0px 0px;
      background-color: #f5f5f5 !important;
  }
  .container-menu-tabs {
      padding: 0px 50px 0px 50px;
  }
  .edu {
      background: repeating-linear-gradient(0deg, #0f5776, #4b6861 1%, #c66d0c 1%);
  }
  .bg-grey {
      background-color: #f6f6f6;
  }
  .logo-small {
      color: #f4511e;
      font-size: 50px;
  }
  .logo {
      color: #f4511e;
      font-size: 200px;
  }
  .logo-text h4 {
    font-size: 14px;
    letter-spacing: 1px;
  }
  .thumbnail {
      padding: 0 0 15px 0;
      border: none;
      border-radius: 0;
  }
  .thumbnail img {
      width: 100%;
      height: 100%;
      margin-bottom: 10px;
  }
  .carousel-control.right, .carousel-control.left {
      background-image: none;
      color: #f4511e;
  }
  .carousel-indicators li {
      border-color: #f4511e;
  }
  .carousel-indicators li.active {
      background-color: #f4511e;
  }
  .img-pos {
    padding-top: 100px;
  }
  .img-pos-text {
      padding-top: 120px;
      font: 200 72px/1.3 'Lato', Helvetica, sans-serif;
      color: #bff7ff;
      text-shadow: 4px 4px 0px rgba(0,0,0,0.1);
  }
  .item h4 {
      font-size: 19px;
      line-height: 1.375em;
      font-weight: 400;
      font-style: italic;
      margin: 70px 0;
  }
  .item span {
      font-style: normal;
  }
  .panel {
      border: 1px solid #f4511e;
      border-radius:0 !important;
      transition: box-shadow 0.5s;
  }
  .panel:hover {
      box-shadow: 5px 0px 40px rgba(0,0,0, .2);
  }
  .panel-footer .btn:hover {
      border: 1px solid #f4511e;
      background-color: #fff !important;
      color: #f4511e;
  }
  .panel-heading {
      color: #fff !important;
      background-color: #f4511e !important;
      padding: 25px;
      border-bottom: 1px solid transparent;
      border-top-left-radius: 0px;
      border-top-right-radius: 0px;
      border-bottom-left-radius: 0px;
      border-bottom-right-radius: 0px;
  }
  .panel-footer {
      background-color: white !important;
  }
  .panel-footer h3 {
      font-size: 32px;
  }
  .panel-footer h4 {
      color: #aaa;
      font-size: 14px;
  }
  .panel-footer .btn {
      margin: 15px 0;
      background-color: #f4511e;
      color: #fff;
  }
  .navbar {
      margin-bottom: 0;
      background-color: #fff;
      z-index: 9999;
      border: 0;
      font-size: 12px !important;
      line-height: 1.42857143 !important;
      letter-spacing: 4px;
      border-radius: 0;
      font-family: Montserrat, sans-serif;
  }
  .nav li a {
    padding: 10px 10px 10px 10px;
    letter-spacing: 1px;
  }
  .navbar li a, .navbar .navbar-brand {
      color: #000 !important;
  }
  .navbar-brand {
    font: 900 32px 'Arizonia', Helvetica, sans-serif;
    color: #2b2b2b;
    text-shadow: 4px 4px 0px rgba(0,0,0,0.1);
    float: none;
  }
  .navbar-nav li a:hover, .navbar-nav li.active a {
      color: #000 !important;
      background-color: #f5f5f5 !important;
  }
  .navbar-default .navbar-toggle {
      border-color: transparent;
      color: #fff !important;
      background-color: #f5f5f5 !important;
  }
  footer {
      background-color: #eaf7ff;
  }
  footer .glyphicon {
      font-size: 16px;
      margin-bottom: 10px;
      color: #777;
  }
  footer a {
      font: 500 16px, Helvetica, sans-serif;
      color: #777;
  }
  .slideanim {visibility:hidden;}
  .slide {
      animation-name: slide;
      -webkit-animation-name: slide;
      animation-duration: 1s;
      -webkit-animation-duration: 1s;
      visibility: visible;
  }
  .vertical-section-title {
    background-image: url("vertical_sep.jpg");
    flex: 280 1 0%;
    margin-left: 0px;
    margin-top: 0px;
    margin-bottom: 0px;
    top: 0px;
    height: 280px;
    position: relative;
    background-position: center;
    background-size: cover;
  }
  .vertical-section-title-txt {
    background-color: rgba(0, 0, 0, 0.25);
    flex: 280 1 0%;
    margin-left: 0px;
    margin-top: 0px;
    margin-bottom: 0px;
    top: 0px;
    height: 280px;
    position: relative;
    background-position: center;
    background-size: cover;
  }
  .vertical-section-title-txt h2 {
    padding-top: 60px;
    color: white;
    text-shadow: rgba(255, 255, 255, 0.6) 1px 1px 1px, rgba(0, 0, 0, 0.6) -1px -1px 1px;
    font: 350 normal normal 40px/1.375em 'Lato',sans-serif;
  }
  .vertical-section-title-txt h4 {
    color: white;
    text-shadow: rgba(255, 255, 255, 0.6) 1px 1px 1px, rgba(0, 0, 0, 0.6) -1px -1px 1px;
    font: 500 normal normal 18px/1.375em 'Lato',sans-serif;
  }
  @keyframes slide {
    0% {
      opacity: 0;
      transform: translateY(70%);
    }
    100% {
      opacity: 1;
      transform: translateY(0%);
    }
  }
  @-webkit-keyframes slide {
    0% {
      opacity: 0;
      -webkit-transform: translateY(70%);
    }
    100% {
      opacity: 1;
      -webkit-transform: translateY(0%);
    }
  }
  @media screen and (max-width: 768px) {
    .col-sm-4 {
      text-align: center;
      margin: 25px 0;
    }
    .btn-lg {
        width: 100%;
        margin-bottom: 35px;
    }
  }
  @media screen and (max-width: 480px) {
    .logo {
        font-size: 150px;
    }
  }
  @media screen and (max-width: 768px) {
    .navbar-brand {
      font-size: 26px;
      padding: 0px;
    }
    .logo-text h4 {
      font-size: 10px;
      margin-bottom: 10px;
    }
    .container-menu-logo {
        padding: 0px 5px 0px 5px;
    }
    .navbar-toggle {
      margin-top: -35px;
      margin-bottom: 2px;
    }
    .img-pos-text {
      padding-top: 20px;
    }
    .img-pos {
      padding-top: 0px;
    }
  }
  * {
      box-sizing: border-box;
  }

  .col-container {
      display: table;
      width: 100%;
  }
  .col {
      display: table-cell;
      width: 50%;

  }

  @media only screen and (max-width: 768px) {
      .col {
          display: block;
          width: 100%;
      }
  }
  /* The actual timeline (the vertical ruler) */
  .timeline {
      position: relative;
      max-width: 1200px;
      margin: 0 auto;
  }

  /* The actual timeline (the vertical ruler) */
  .timeline::after {
      content: '';
      position: absolute;
      width: 6px;
      background-color: white;
      top: 0;
      bottom: 0;
      left: 50%;
      margin-left: -3px;
  }

  /* Container around content */
  .container-timeline {
      padding: 10px 40px;
      position: relative;
      background-color: inherit;
      width: 50%;
      margin-left: 0;
      margin-right: 0;
  }

  /* The circles on the timeline */
  .container-timeline::after {
      content: '';
      position: absolute;
      width: 25px;
      height: 25px;
      right: -13px;
      background-color: white;
      border: 4px solid #FF9F55;
      top: 15px;
      border-radius: 50%;
      z-index: 1;
  }

  /* Place the container to the left */
  .left-timeline {
      left: 0;
  }

  /* Place the container to the right */
  .right-timeline {
      left: 50%;
  }

  /* Add arrows to the left container (pointing right) */
  .left-timeline::before {
      content: " ";
      height: 0;
      position: absolute;
      top: 22px;
      width: 0;
      z-index: 1;
      right: 30px;
      border: medium solid white;
      border-width: 10px 0 10px 10px;
      border-color: transparent transparent transparent white;
  }

  /* Add arrows to the right container (pointing left) */
  .right-timeline::before {
      content: " ";
      height: 0;
      position: absolute;
      top: 22px;
      width: 0;
      z-index: 1;
      left: 30px;
      border: medium solid white;
      border-width: 10px 10px 10px 0;
      border-color: transparent white transparent transparent;
  }

  /* Fix the circle for containers on the right side */
  .right-timeline::after {
      left: -12px;
  }

  /* The actual content */
  .content-timeline {
      padding: 20px 30px;
      background-color: white;
      position: relative;
      border-radius: 6px;
      font: 350 normal normal 40px/1.375em 'Lato',sans-serif;
  }
  .content-timeline h1 {
      margin: 10px 0px;
      text-decoration: underline;
      font-size: 28px;
      text-transform: uppercase;
  }
  .content-timeline h2 {
      margin: 0px 0px;
      font-size: 22px;
      text-transform: none;
  }
  .content-timeline h3 {
      margin: 0px 0px;
      font-size: 22px;
      text-transform: capitalize;
  }
  .content-timeline h4 {
      margin: 0px 0px 20px 0px;
      font-size: 16px;
      text-transform: capitalize;
  }
  .pubs {
    background-color: #f5f5f5 !important;
    font-family: 'Lato',sans-serif;
    color: black;
  }
  .pubs h1 {
    text-shadow: rgba(255, 255, 255, 0.6) 1px 1px 1px, rgba(0, 0, 0, 0.6) -1px -1px 1px;
    font: 500 normal normal 20px/1.75em 'Lato',sans-serif;
    background-color: #f5f5f5 !important;
    text-transform: uppercase;
  }
  .pubs h3 {
    font: 400 normal normal 22px/1.41em 'Lato',sans-serif;
    background-color: #f5f5f5 !important;
    text-transform: uppercase;
    margin-top: 0px;
    margin-bottom: 0px;
  }
  .pubs h4 {
    font: 500 normal normal 15px/1.75em 'Lato',sans-serif;
    background-color: #f5f5f5 !important;
    text-transform: none;
    margin-top: 0px;
  }
  .pubs p {
    font: 500 normal normal 12px/1.75em 'Lato',sans-serif;
    background-color: #f5f5f5 !important;
    text-transform: none;
  }
  .pubs-row {
    padding: 0px 15px;
  }
  .pubs-left {
    padding-right: 10px;
    padding-left: 0px;
  }
  .pubs-right {
    padding-right: 0px;
    padding-left: 10px;
  }

  /* Media queries - Responsive timeline on screens less than 600px wide */
  @media screen and (max-width: 600px) {
    /* Place the timelime to the left */
    .timeline::after {
      left: 31px;
    }

    /* Full-width containers */
    .container-timeline {
      width: 100%;
      padding-left: 70px;
      padding-right: 25px;
    }

    /* Make sure that all arrows are pointing leftwards */
    .container-timeline::before {
      left: 60px;
      border: medium solid white;
      border-width: 10px 10px 10px 0;
      border-color: transparent white transparent transparent;
    }

    /* Make sure all circles are at the same spot */
    .left-timeline::after, .right::after {
      left: 15px;
    }

    /* Make all right containers behave like the left ones */
    .right-timeline {
      left: 0%;
    }
  }
  </style>
</head>
<body id="myPage" data-spy="scroll" data-target=".navbar" data-offset="60">

<nav class="navbar navbar-default navbar-fixed-top">
  <div class="container-fluid container-menu">
    <div class="container-menu-logo"><a class="navbar-brand" href="#myPage">Vasileios Ntinas<br></a></div>
    <div class="logo-text container-menu-logo">
    <h4>Electrical and Computer Engineering (D. Eng, M.Sc.)</h4></div>
    <div class="navbar-header">
      <button type="button" class="navbar-toggle" data-toggle="collapse" data-target="#myNavbar">
        <span class="icon-bar"></span>
        <span class="icon-bar"></span>
        <span class="icon-bar"></span>
      </button>
    </div>
    <div class="collapse navbar-collapse container-menu-tabs-area" id="myNavbar">
      <ul class="nav navbar-nav navbar-left container-menu-tabs">
        <li><a href="#myPage">Home</a></li>
        <li><a href="#about">About Me</a></li>
        <li><a href="#education">Education</a></li>
        <li><a href="#pubs">Publications</a></li>
        <li><a href="#quotes">Quotes</a></li>
        <li><a href="#contact">Contact</a></li>
      </ul>
    </div>
  </div>
</nav>

<!-- Container (Home Section) -->
<div class="container-fluid jumbotron jumbotron-with-img">
<div class="container text-center">
    <div class="row img-pos">
      <div class="col-md-5 col-md-offset-1">
        <img src="linkedin-2.png" width="90%">
      </div>
      <div class="col-md-2 img-pos-text">
        VASILEIOS NTINAS
      </div>
    </div>
</div>
</div>

<!-- Container (About Me Section) -->
<div id="about" class="col-container about-me">
  <div class="col">
    <div class="col-lg-8 col-lg-offset-2 about-me-txt">
      <h2>About Me</h2>
      <h4>
        I was born in Xanthi, Greece on 7 November 1992. I received my Diploma (Master of Engineering) in Electrical and
        Computer Engineering (ECE) from Department of ECE at Democritus University of Thrace (DUTh), Xanthi, Greece in July
        of 2015 and I was 4th (~1-2%) of my class on time graduates. On May 2017, I completed my Master of Science (M.Sc.)
        on “Microelectronics and Computer Systems” in the scientific field of "Biologically Inspired Electronic Circuit and
        Systems" at the same department, with the main object of interest the Analogue and Digital Memristive Circuits. Currently,
        I am pursuing my Ph.D. in the field of Emerging Computing with Memristors, under the co-supervision of Prof. Sirakoulis
        (DUTh) and Prof. Rubio (Universitat Politècnica de Catalunya, UPC).
        <br>
        In general, I am a Circuit Design enthusiast, both Digital and Analogue, with high-quality theoretical background and I
        have dealt a lot with PSpice circuit description and simulation. Also, I am really experienced in Software Programming
        Languages and I have worked on FPGA implementations, too. I am interested in Emergent Computing, Cellular Automata, Cellular
        Nonlinear/Neural/Nanoscale Networks, Neuromorphic Computing, Machine Learning and Novel Computing Technologies. Finally, I am
        a fast learner and I have collaborated successfully with other researchers and students during all years of my studies.</h4>
    </div>
  </div>
  <div class="col about-me-img">
  </div>
</div>

<!-- Container (Education Section) -->
<div id="education" class="container-fluid edu">
    <div class="row vertical-section-title">
      <div class="col-xs-12 text-center vertical-section-title-txt">
        <div class="text-center">
          <h2>EDUCATION</h2>
          <h4>Academic Background & Expertise</h4>
        </div>
      </div>
    </div>
    <div class="row">
        <div class="col-md-8 col-md-offset-2">
          <div class="timeline">
  <div class="container container-timeline left left-timeline slideanim">
    <div class="content content-timeline">
      <h1>2017 - Now</h1>
      <h2>Ph. D. Candidate</h2>
      <h4>Democritus University of Thrace (DUTh)<br>Universitat Politecnica de Catalunya (UPC)</h4>
      <h3>Scientific Area:</h3>
      <h4>Emergent Computing with Memristors</h4>
    </div>
  </div>
  <div class="container container-timeline right right-timeline slideanim">
    <div class="content content-timeline">
      <h1>October 2015 - March 2017</h1>
      <h2>Master of Science (M. Sc.) on Microelectronics and Computer Systems</h2>
      <h4>Democritus University of Thrace (DUTh)</h4>
      <h3>Master Thesis:</h3>
      <h4>Smart Bio-Inspired Electronic Systems with memristive devices</h4>
    </div>
  </div>
  <div class="container container-timeline left left-timeline slideanim">
    <div class="content content-timeline">
      <h1>October 2010 - July 2015</h1>
      <h2>Diploma in Electrical and Computer Engineering (D. Eng.)</h2>
      <h4>Democritus University of Thrace (DUTh)</h4>
      <h3>Diploma Thesis:</h3>
      <h4>Study, design, and development of electronic circuits, inspired by nature, with learning capabilities, using circuit elements with memory (Memristors)</h4>
    </div>
  </div>
</div>
        </div>
    </div>
</div>

<!-- Container (Publications Section) -->
<div id="pubs" class="container-fluid">
    <div class="row vertical-section-title">
      <div class="col-xs-12 text-center vertical-section-title-txt">
        <div class="text-center">
          <h2>PUBLICATIONS</h2>
          <h4>My Current Works as a Young (wannabe) Researcher</h4>
        </div>
      </div>
    </div>
    <div class="row pubs">
        <div class="col-md-8 col-md-offset-2">
          <h1>Articles in Journals</h1>
          <div class="row pubs-row">
          <div class="col-md-6 pubs-left">
          <h3>EXPERIMENTAL STUDY OF ARTIFICIAL NEURAL NETWORKS USING A DIGITAL MEMRISTOR SIMULATOR</h3>
          <h4><strong>Vasileios Ntinas</strong>, Ioannis Vourkas, Angel Abusleme, Georgios Ch. Sirakoulis, Antonio Rubio<br>
          IEEE Transactions on Neural Networks and Learning Systems (TNNLS)<br>
          DOI: <a href="https://doi.org/10.1109/TNNLS.2018.2791458" target="_blank">10.1109/TNNLS.2018.2791458</a><h4>

          </div>
          <div class="col-md-6 pubs-right">
          <p>This paper presents a fully digital implementation of a memristor hardware (HW) simulator, as the core of an emulator,
          based on a behavioral model of voltage-controlled threshold-type bipolar memristors. Compared to other analog solutions,
          the proposed digital design is compact, easily reconfigurable, demonstrates very good matching with the mathematical model
          on which it is based, and complies with all the required features for memristor emulators. We validated its functionality
          using Altera Quartus II and ModelSim tools targeting low-cost yet powerful field-programmable gate array families. We
          tested its suitability for complex memristive circuits as well as its synapse functioning in artificial neural networks,
          implementing examples of associative memory and unsupervised learning of spatiotemporal correlations in parallel input
          streams using a simplified spike-timing-dependent plasticity. We provide the full circuit schematics of all our digital
          circuit designs and comment on the required HW resources and their scaling trends, thus presenting a design framework for
          applications based on our HW simulator.</p>
          </div>
          </div>

          <div class="row pubs-row">
          <div class="col-md-6 pubs-left">
          <h3>Closed-form analytical solution for on-switching dynamics in a TaO memristor</h3>
          <h4>Alon Ascoli, <strong>Vasileios Ntinas</strong>, Ronald Tetzlaff, Georgios Ch. Sirakoulis<br>
          IET Electronics Letters, vol. 50, no. 16, pp. 1125-1126, 2017<br>
          DOI: <a href="https://ieeexplore.ieee.org/document/8011672/" target="_blank">10.1049/el.2017.1622</a><h4>

          </div>
          <div class="col-md-6 pubs-right">
          <p>For the first time, the model of a physical nano-scale memristor is integrated analytically. A closed-form
            expression for the time evolution of the device memristance during the turn-on process is mathematically derived.
            The complexity of the inverse imaginary error function-based analytical formula clearly reflects the high degree
            of nonlinearity in the nano-device switching kinetics, which may typically span several orders of magnitude and is
            critically dependent on input and initial condition. The excellent agreement between the analytical solution and numerical
            simulation results clearly demonstrates the correctness of the theoretical derivation. The introduction of this formula
            represents the first step towards a systematic approach to circuit design with memristors.</p>
          </div>
          </div>

          <div class="row pubs-row">
          <div class="col-md-6 pubs-left">
          <h3>EXPERIMENTAL STUDY OF ARTIFICIAL NEURAL NETWORKS USING A DIGITAL MEMRISTOR SIMULATOR</h3>
          <h4><strong>Vasileios Ntinas</strong>, Ioannis Vourkas, Angel Abusleme, Georgios Ch. Sirakoulis, Antonio Rubio<br>
          IEEE Transactions on Neural Networks and Learning Systems (TNNLS)<br>
          DOI: <a href="" target="_blank">10.1109/TNNLS.2018.2791458</a><h4>

          </div>
          <div class="col-md-6 pubs-right">
          <p>This paper presents a fully digital implementation of a memristor hardware (HW) simulator, as the core of an emulator,
          based on a behavioral model of voltage-controlled threshold-type bipolar memristors. Compared to other analog solutions,
          the proposed digital design is compact, easily reconfigurable, demonstrates very good matching with the mathematical model
          on which it is based, and complies with all the required features for memristor emulators. We validated its functionality
          using Altera Quartus II and ModelSim tools targeting low-cost yet powerful field-programmable gate array families. We
          tested its suitability for complex memristive circuits as well as its synapse functioning in artificial neural networks,
          implementing examples of associative memory and unsupervised learning of spatiotemporal correlations in parallel input
          streams using a simplified spike-timing-dependent plasticity. We provide the full circuit schematics of all our digital
          circuit designs and comment on the required HW resources and their scaling trends, thus presenting a design framework for
          applications based on our HW simulator.</p>
          </div>
          </div>

          <div class="row pubs-row">
          <div class="col-md-6 pubs-left">
          <h3>EXPERIMENTAL STUDY OF ARTIFICIAL NEURAL NETWORKS USING A DIGITAL MEMRISTOR SIMULATOR</h3>
          <h4><strong>Vasileios Ntinas</strong>, Ioannis Vourkas, Angel Abusleme, Georgios Ch. Sirakoulis, Antonio Rubio<br>
          IEEE Transactions on Neural Networks and Learning Systems (TNNLS)<br>
          DOI: <a href="" target="_blank">10.1109/TNNLS.2018.2791458</a><h4>

          </div>
          <div class="col-md-6 pubs-right">
          <p>This paper presents a fully digital implementation of a memristor hardware (HW) simulator, as the core of an emulator,
          based on a behavioral model of voltage-controlled threshold-type bipolar memristors. Compared to other analog solutions,
          the proposed digital design is compact, easily reconfigurable, demonstrates very good matching with the mathematical model
          on which it is based, and complies with all the required features for memristor emulators. We validated its functionality
          using Altera Quartus II and ModelSim tools targeting low-cost yet powerful field-programmable gate array families. We
          tested its suitability for complex memristive circuits as well as its synapse functioning in artificial neural networks,
          implementing examples of associative memory and unsupervised learning of spatiotemporal correlations in parallel input
          streams using a simplified spike-timing-dependent plasticity. We provide the full circuit schematics of all our digital
          circuit designs and comment on the required HW resources and their scaling trends, thus presenting a design framework for
          applications based on our HW simulator.</p>
          </div>
          </div>

          <div class="row pubs-row">
          <div class="col-md-6 pubs-left">
          <h3>EXPERIMENTAL STUDY OF ARTIFICIAL NEURAL NETWORKS USING A DIGITAL MEMRISTOR SIMULATOR</h3>
          <h4><strong>Vasileios Ntinas</strong>, Ioannis Vourkas, Angel Abusleme, Georgios Ch. Sirakoulis, Antonio Rubio<br>
          IEEE Transactions on Neural Networks and Learning Systems (TNNLS)<br>
          DOI: <a href="" target="_blank">10.1109/TNNLS.2018.2791458</a><h4>

          </div>
          <div class="col-md-6 pubs-right">
          <p>This paper presents a fully digital implementation of a memristor hardware (HW) simulator, as the core of an emulator,
          based on a behavioral model of voltage-controlled threshold-type bipolar memristors. Compared to other analog solutions,
          the proposed digital design is compact, easily reconfigurable, demonstrates very good matching with the mathematical model
          on which it is based, and complies with all the required features for memristor emulators. We validated its functionality
          using Altera Quartus II and ModelSim tools targeting low-cost yet powerful field-programmable gate array families. We
          tested its suitability for complex memristive circuits as well as its synapse functioning in artificial neural networks,
          implementing examples of associative memory and unsupervised learning of spatiotemporal correlations in parallel input
          streams using a simplified spike-timing-dependent plasticity. We provide the full circuit schematics of all our digital
          circuit designs and comment on the required HW resources and their scaling trends, thus presenting a design framework for
          applications based on our HW simulator.</p>
          </div>
          </div>

          <h1>Presentations at Conferences</h1>

          <div class="row pubs-row">
          <div class="col-md-6 pubs-left">
          <h3>EXPERIMENTAL STUDY OF ARTIFICIAL NEURAL NETWORKS USING A DIGITAL MEMRISTOR SIMULATOR</h3>
          <h4><strong>Vasileios Ntinas</strong>, Ioannis Vourkas, Angel Abusleme, Georgios Ch. Sirakoulis, Antonio Rubio<br>
          IEEE Transactions on Neural Networks and Learning Systems (TNNLS)<br>
          DOI: <a href="" target="_blank">10.1109/TNNLS.2018.2791458</a><h4>

          </div>
          <div class="col-md-6 pubs-right">
          <p>This paper presents a fully digital implementation of a memristor hardware (HW) simulator, as the core of an emulator,
          based on a behavioral model of voltage-controlled threshold-type bipolar memristors. Compared to other analog solutions,
          the proposed digital design is compact, easily reconfigurable, demonstrates very good matching with the mathematical model
          on which it is based, and complies with all the required features for memristor emulators. We validated its functionality
          using Altera Quartus II and ModelSim tools targeting low-cost yet powerful field-programmable gate array families. We
          tested its suitability for complex memristive circuits as well as its synapse functioning in artificial neural networks,
          implementing examples of associative memory and unsupervised learning of spatiotemporal correlations in parallel input
          streams using a simplified spike-timing-dependent plasticity. We provide the full circuit schematics of all our digital
          circuit designs and comment on the required HW resources and their scaling trends, thus presenting a design framework for
          applications based on our HW simulator.</p>
          </div>
          </div>



          <div class="row pubs-row">
          <div class="col-md-6 pubs-left">
          <h3>EXPERIMENTAL STUDY OF ARTIFICIAL NEURAL NETWORKS USING A DIGITAL MEMRISTOR SIMULATOR</h3>
          <h4><strong>Vasileios Ntinas</strong>, Ioannis Vourkas, Angel Abusleme, Georgios Ch. Sirakoulis, Antonio Rubio<br>
          IEEE Transactions on Neural Networks and Learning Systems (TNNLS)<br>
          DOI: <a href="" target="_blank">10.1109/TNNLS.2018.2791458</a><h4>

          </div>
          <div class="col-md-6 pubs-right">
          <p>This paper presents a fully digital implementation of a memristor hardware (HW) simulator, as the core of an emulator,
          based on a behavioral model of voltage-controlled threshold-type bipolar memristors. Compared to other analog solutions,
          the proposed digital design is compact, easily reconfigurable, demonstrates very good matching with the mathematical model
          on which it is based, and complies with all the required features for memristor emulators. We validated its functionality
          using Altera Quartus II and ModelSim tools targeting low-cost yet powerful field-programmable gate array families. We
          tested its suitability for complex memristive circuits as well as its synapse functioning in artificial neural networks,
          implementing examples of associative memory and unsupervised learning of spatiotemporal correlations in parallel input
          streams using a simplified spike-timing-dependent plasticity. We provide the full circuit schematics of all our digital
          circuit designs and comment on the required HW resources and their scaling trends, thus presenting a design framework for
          applications based on our HW simulator.</p>
          </div>
          </div>



          <div class="row pubs-row">
          <div class="col-md-6 pubs-left">
          <h3>EXPERIMENTAL STUDY OF ARTIFICIAL NEURAL NETWORKS USING A DIGITAL MEMRISTOR SIMULATOR</h3>
          <h4><strong>Vasileios Ntinas</strong>, Ioannis Vourkas, Angel Abusleme, Georgios Ch. Sirakoulis, Antonio Rubio<br>
          IEEE Transactions on Neural Networks and Learning Systems (TNNLS)<br>
          DOI: <a href="" target="_blank">10.1109/TNNLS.2018.2791458</a><h4>

          </div>
          <div class="col-md-6 pubs-right">
          <p>This paper presents a fully digital implementation of a memristor hardware (HW) simulator, as the core of an emulator,
          based on a behavioral model of voltage-controlled threshold-type bipolar memristors. Compared to other analog solutions,
          the proposed digital design is compact, easily reconfigurable, demonstrates very good matching with the mathematical model
          on which it is based, and complies with all the required features for memristor emulators. We validated its functionality
          using Altera Quartus II and ModelSim tools targeting low-cost yet powerful field-programmable gate array families. We
          tested its suitability for complex memristive circuits as well as its synapse functioning in artificial neural networks,
          implementing examples of associative memory and unsupervised learning of spatiotemporal correlations in parallel input
          streams using a simplified spike-timing-dependent plasticity. We provide the full circuit schematics of all our digital
          circuit designs and comment on the required HW resources and their scaling trends, thus presenting a design framework for
          applications based on our HW simulator.</p>
          </div>
          </div>



          <div class="row pubs-row">
          <div class="col-md-6 pubs-left">
          <h3>EXPERIMENTAL STUDY OF ARTIFICIAL NEURAL NETWORKS USING A DIGITAL MEMRISTOR SIMULATOR</h3>
          <h4><strong>Vasileios Ntinas</strong>, Ioannis Vourkas, Angel Abusleme, Georgios Ch. Sirakoulis, Antonio Rubio<br>
          IEEE Transactions on Neural Networks and Learning Systems (TNNLS)<br>
          DOI: <a href="" target="_blank">10.1109/TNNLS.2018.2791458</a><h4>

          </div>
          <div class="col-md-6 pubs-right">
          <p>This paper presents a fully digital implementation of a memristor hardware (HW) simulator, as the core of an emulator,
          based on a behavioral model of voltage-controlled threshold-type bipolar memristors. Compared to other analog solutions,
          the proposed digital design is compact, easily reconfigurable, demonstrates very good matching with the mathematical model
          on which it is based, and complies with all the required features for memristor emulators. We validated its functionality
          using Altera Quartus II and ModelSim tools targeting low-cost yet powerful field-programmable gate array families. We
          tested its suitability for complex memristive circuits as well as its synapse functioning in artificial neural networks,
          implementing examples of associative memory and unsupervised learning of spatiotemporal correlations in parallel input
          streams using a simplified spike-timing-dependent plasticity. We provide the full circuit schematics of all our digital
          circuit designs and comment on the required HW resources and their scaling trends, thus presenting a design framework for
          applications based on our HW simulator.</p>
          </div>
          </div>



          <div class="row pubs-row">
          <div class="col-md-6 pubs-left">
          <h3>EXPERIMENTAL STUDY OF ARTIFICIAL NEURAL NETWORKS USING A DIGITAL MEMRISTOR SIMULATOR</h3>
          <h4><strong>Vasileios Ntinas</strong>, Ioannis Vourkas, Angel Abusleme, Georgios Ch. Sirakoulis, Antonio Rubio<br>
          IEEE Transactions on Neural Networks and Learning Systems (TNNLS)<br>
          DOI: <a href="" target="_blank">10.1109/TNNLS.2018.2791458</a><h4>

          </div>
          <div class="col-md-6 pubs-right">
          <p>This paper presents a fully digital implementation of a memristor hardware (HW) simulator, as the core of an emulator,
          based on a behavioral model of voltage-controlled threshold-type bipolar memristors. Compared to other analog solutions,
          the proposed digital design is compact, easily reconfigurable, demonstrates very good matching with the mathematical model
          on which it is based, and complies with all the required features for memristor emulators. We validated its functionality
          using Altera Quartus II and ModelSim tools targeting low-cost yet powerful field-programmable gate array families. We
          tested its suitability for complex memristive circuits as well as its synapse functioning in artificial neural networks,
          implementing examples of associative memory and unsupervised learning of spatiotemporal correlations in parallel input
          streams using a simplified spike-timing-dependent plasticity. We provide the full circuit schematics of all our digital
          circuit designs and comment on the required HW resources and their scaling trends, thus presenting a design framework for
          applications based on our HW simulator.</p>
          </div>
          </div>



          <div class="row pubs-row">
          <div class="col-md-6 pubs-left">
          <h3>EXPERIMENTAL STUDY OF ARTIFICIAL NEURAL NETWORKS USING A DIGITAL MEMRISTOR SIMULATOR</h3>
          <h4><strong>Vasileios Ntinas</strong>, Ioannis Vourkas, Angel Abusleme, Georgios Ch. Sirakoulis, Antonio Rubio<br>
          IEEE Transactions on Neural Networks and Learning Systems (TNNLS)<br>
          DOI: <a href="" target="_blank">10.1109/TNNLS.2018.2791458</a><h4>

          </div>
          <div class="col-md-6 pubs-right">
          <p>This paper presents a fully digital implementation of a memristor hardware (HW) simulator, as the core of an emulator,
          based on a behavioral model of voltage-controlled threshold-type bipolar memristors. Compared to other analog solutions,
          the proposed digital design is compact, easily reconfigurable, demonstrates very good matching with the mathematical model
          on which it is based, and complies with all the required features for memristor emulators. We validated its functionality
          using Altera Quartus II and ModelSim tools targeting low-cost yet powerful field-programmable gate array families. We
          tested its suitability for complex memristive circuits as well as its synapse functioning in artificial neural networks,
          implementing examples of associative memory and unsupervised learning of spatiotemporal correlations in parallel input
          streams using a simplified spike-timing-dependent plasticity. We provide the full circuit schematics of all our digital
          circuit designs and comment on the required HW resources and their scaling trends, thus presenting a design framework for
          applications based on our HW simulator.</p>
          </div>
          </div>



          <div class="row pubs-row">
          <div class="col-md-6 pubs-left">
          <h3>EXPERIMENTAL STUDY OF ARTIFICIAL NEURAL NETWORKS USING A DIGITAL MEMRISTOR SIMULATOR</h3>
          <h4><strong>Vasileios Ntinas</strong>, Ioannis Vourkas, Angel Abusleme, Georgios Ch. Sirakoulis, Antonio Rubio<br>
          IEEE Transactions on Neural Networks and Learning Systems (TNNLS)<br>
          DOI: <a href="" target="_blank">10.1109/TNNLS.2018.2791458</a><h4>

          </div>
          <div class="col-md-6 pubs-right">
          <p>This paper presents a fully digital implementation of a memristor hardware (HW) simulator, as the core of an emulator,
          based on a behavioral model of voltage-controlled threshold-type bipolar memristors. Compared to other analog solutions,
          the proposed digital design is compact, easily reconfigurable, demonstrates very good matching with the mathematical model
          on which it is based, and complies with all the required features for memristor emulators. We validated its functionality
          using Altera Quartus II and ModelSim tools targeting low-cost yet powerful field-programmable gate array families. We
          tested its suitability for complex memristive circuits as well as its synapse functioning in artificial neural networks,
          implementing examples of associative memory and unsupervised learning of spatiotemporal correlations in parallel input
          streams using a simplified spike-timing-dependent plasticity. We provide the full circuit schematics of all our digital
          circuit designs and comment on the required HW resources and their scaling trends, thus presenting a design framework for
          applications based on our HW simulator.</p>
          </div>
          </div>



          <div class="row pubs-row">
          <div class="col-md-6 pubs-left">
          <h3>EXPERIMENTAL STUDY OF ARTIFICIAL NEURAL NETWORKS USING A DIGITAL MEMRISTOR SIMULATOR</h3>
          <h4><strong>Vasileios Ntinas</strong>, Ioannis Vourkas, Angel Abusleme, Georgios Ch. Sirakoulis, Antonio Rubio<br>
          IEEE Transactions on Neural Networks and Learning Systems (TNNLS)<br>
          DOI: <a href="" target="_blank">10.1109/TNNLS.2018.2791458</a><h4>

          </div>
          <div class="col-md-6 pubs-right">
          <p>This paper presents a fully digital implementation of a memristor hardware (HW) simulator, as the core of an emulator,
          based on a behavioral model of voltage-controlled threshold-type bipolar memristors. Compared to other analog solutions,
          the proposed digital design is compact, easily reconfigurable, demonstrates very good matching with the mathematical model
          on which it is based, and complies with all the required features for memristor emulators. We validated its functionality
          using Altera Quartus II and ModelSim tools targeting low-cost yet powerful field-programmable gate array families. We
          tested its suitability for complex memristive circuits as well as its synapse functioning in artificial neural networks,
          implementing examples of associative memory and unsupervised learning of spatiotemporal correlations in parallel input
          streams using a simplified spike-timing-dependent plasticity. We provide the full circuit schematics of all our digital
          circuit designs and comment on the required HW resources and their scaling trends, thus presenting a design framework for
          applications based on our HW simulator.</p>
          </div>
          </div>



          <div class="row pubs-row">
          <div class="col-md-6 pubs-left">
          <h3>EXPERIMENTAL STUDY OF ARTIFICIAL NEURAL NETWORKS USING A DIGITAL MEMRISTOR SIMULATOR</h3>
          <h4><strong>Vasileios Ntinas</strong>, Ioannis Vourkas, Angel Abusleme, Georgios Ch. Sirakoulis, Antonio Rubio<br>
          IEEE Transactions on Neural Networks and Learning Systems (TNNLS)<br>
          DOI: <a href="" target="_blank">10.1109/TNNLS.2018.2791458</a><h4>

          </div>
          <div class="col-md-6 pubs-right">
          <p>This paper presents a fully digital implementation of a memristor hardware (HW) simulator, as the core of an emulator,
          based on a behavioral model of voltage-controlled threshold-type bipolar memristors. Compared to other analog solutions,
          the proposed digital design is compact, easily reconfigurable, demonstrates very good matching with the mathematical model
          on which it is based, and complies with all the required features for memristor emulators. We validated its functionality
          using Altera Quartus II and ModelSim tools targeting low-cost yet powerful field-programmable gate array families. We
          tested its suitability for complex memristive circuits as well as its synapse functioning in artificial neural networks,
          implementing examples of associative memory and unsupervised learning of spatiotemporal correlations in parallel input
          streams using a simplified spike-timing-dependent plasticity. We provide the full circuit schematics of all our digital
          circuit designs and comment on the required HW resources and their scaling trends, thus presenting a design framework for
          applications based on our HW simulator.</p>
          </div>
          </div>
        </div>
    </div>
</div>

<!-- Container (Quotes Section) -->
<div id="quotes" class="container-fluid text-center bg-grey">
  <h2>Quoting....</h2>
  <div id="myCarousel" class="carousel slide text-center" data-ride="carousel">
    <!-- Indicators -->
    <ol class="carousel-indicators">
      <li data-target="#myCarousel" data-slide-to="0" class="active"></li>
      <li data-target="#myCarousel" data-slide-to="1"></li>
      <li data-target="#myCarousel" data-slide-to="2"></li>
    </ol>

    <!-- Wrapper for slides -->
    <div class="carousel-inner" role="listbox">
      <div class="item active">
        <h4>"This company is the best. I am so happy with the result!"<br><span>Michael Roe, Vice President, Comment Box</span></h4>
      </div>
      <div class="item">
        <h4>"One word... WOW!!"<br><span>John Doe, Salesman, Rep Inc</span></h4>
      </div>
      <div class="item">
        <h4>"Could I... BE any more happy with this company?"<br><span>Chandler Bing, Actor, FriendsAlot</span></h4>
      </div>
    </div>

    <!-- Left and right controls -->
    <a class="left carousel-control" href="#myCarousel" role="button" data-slide="prev">
      <span class="glyphicon glyphicon-chevron-left" aria-hidden="true"></span>
      <span class="sr-only">Previous</span>
    </a>
    <a class="right carousel-control" href="#myCarousel" role="button" data-slide="next">
      <span class="glyphicon glyphicon-chevron-right" aria-hidden="true"></span>
      <span class="sr-only">Next</span>
    </a>
  </div>
</div>

<!-- Container (Contact Section) -->
<div id="contact" class="container-fluid bg-grey">
  <h2 class="text-center">CONTACT</h2>
  <div class="row">
    <div class="col-sm-5">
      <p>Contact us and we'll get back to you within 24 hours.</p>
      <p><span class="glyphicon glyphicon-map-marker"></span> Chicago, US</p>
      <p><span class="glyphicon glyphicon-phone"></span> +00 1515151515</p>
      <p><span class="glyphicon glyphicon-envelope"></span> myemail@something.com</p>
    </div>
    <div class="col-sm-7 slideanim">
      <div class="row">
        <div class="col-sm-6 form-group">
          <input class="form-control" id="name" name="name" placeholder="Name" type="text" required>
        </div>
        <div class="col-sm-6 form-group">
          <input class="form-control" id="email" name="email" placeholder="Email" type="email" required>
        </div>
      </div>
      <textarea class="form-control" id="comments" name="comments" placeholder="Comment" rows="5"></textarea><br>
      <div class="row">
        <div class="col-sm-12 form-group">
          <button class="btn btn-default pull-right" type="submit">Send</button>
        </div>
      </div>
    </div>
  </div>
</div>

<!-- Add Google Maps -->
<!--<div id="googleMap" style="height:400px;width:100%;"></div>
<script>
function myMap() {
var myCenter = new google.maps.LatLng(41.878114, -87.629798);
var mapProp = {center:myCenter, zoom:12, scrollwheel:false, draggable:false, mapTypeId:google.maps.MapTypeId.ROADMAP};
var map = new google.maps.Map(document.getElementById("googleMap"),mapProp);
var marker = new google.maps.Marker({position:myCenter});
marker.setMap(map);
}
</script>
<script src="https://maps.googleapis.com/maps/api/js?key=AIzaSyBu-916DdpKAjTmJNIgngS6HL_kDIKU0aU&callback=myMap"></script>-->
<!--
To use this code on your website, get a free API key from Google.
Read more at: https://www.w3schools.com/graphics/google_maps_basic.asp
-->

<footer class="container-fluid text-center">
  <a href="#myPage" title="To Top">
    <span class="glyphicon glyphicon-chevron-up"></span>
  Made By Vasileios Ntinas (Stuff was copied and pasted from all over the internet)
      <span class="glyphicon glyphicon-chevron-up"></span>
    </a>
</footer>

<script>
$(document).ready(function(){
  // Add smooth scrolling to all links in navbar + footer link
  $(".navbar a, footer a[href='#myPage']").on('click', function(event) {
    // Make sure this.hash has a value before overriding default behavior
    if (this.hash !== "") {
      // Prevent default anchor click behavior
      event.preventDefault();

      // Store hash
      var hash = this.hash;

      // Using jQuery's animate() method to add smooth page scroll
      // The optional number (900) specifies the number of milliseconds it takes to scroll to the specified area
      $('html, body').animate({
        scrollTop: $(hash).offset().top - 165
      }, 900, function(){

        // Add hash (#) to URL when done scrolling (default click behavior)
        //window.location.hash = hash;
      });
    } // End if
  });

  $(window).scroll(function() {
    $(".slideanim").each(function(){
      var pos = $(this).offset().top;

      var winTop = $(window).scrollTop();
        if (pos < winTop + 600) {
          $(this).addClass("slide");
        }
    });
  });
})
</script>

</body>
</html>
