INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/Weight_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Weight_Memory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'weightValid' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/Weight_Memory.v:34]
WARNING: [VRFC 10-3380] identifier 'addressWidth' is used before its declaration [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/Weight_Memory.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_0
WARNING: [VRFC 10-3676] redeclaration of ansi port 'a' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'aValid' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:57]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'r_addr' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'a' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'aValid' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'r_addr' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perceptron
WARNING: [VRFC 10-3676] redeclaration of ansi port 'r_addr' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sum' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wout' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'aValid' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'a' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:46]
INFO: [VRFC 10-2458] undeclared symbol weightValid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/test_img.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_img
WARNING: [VRFC 10-3676] redeclaration of ansi port 'xValid' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/test_img.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sim_1/new/test_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_layer
INFO: [VRFC 10-2458] undeclared symbol xValid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sim_1/new/test_layer.v:45]
