$date
	Tue Dec 14 16:37:30 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_wire1 $end
$scope module U0 $end
$var wire 1 ! in $end
$upscope $end
$upscope $end
$scope module tb_wire1 $end
$scope module U0 $end
$var wire 1 " out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#40
1"
1!
#45
0"
0!
#55
1"
1!
#60
0"
0!
#70
1"
1!
#75
0"
0!
#80
1"
1!
#85
0"
0!
#90
1"
1!
#95
0"
0!
#100
