Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Apr 18 17:09:17 2023
| Host         : archlinux running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  7           
TIMING-18  Warning   Missing input or output delay                              33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  259          inf        0.000                      0                  259        3.750        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.750        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     ram/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     ram/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     ram/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     ram/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     ram/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     ram/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     ram/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     ram/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y8     ram/ram_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y8     ram/ram_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     ram/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     ram/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     ram/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     ram/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     ram/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     ram/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     ram/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     ram/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y8     ram/ram_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y8     ram/ram_reg_0_255_1_1/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.994ns  (logic 5.108ns (42.589%)  route 6.886ns (57.411%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=8, routed)           4.023     5.478    ram/sw_IBUF[8]
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     5.602 r  ram/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.863     8.464    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.994 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.994    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.405ns  (logic 5.079ns (44.534%)  route 6.326ns (55.466%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=8, routed)           4.256     5.711    ram/sw_IBUF[8]
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     5.835 r  ram/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.070     7.904    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.405 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.405    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.357ns  (logic 5.311ns (46.766%)  route 6.046ns (53.234%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=8, routed)           4.023     5.478    ram/sw_IBUF[8]
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.150     5.628 r  ram/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.022     7.650    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    11.357 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.357    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.200ns  (logic 5.288ns (47.209%)  route 5.913ns (52.791%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=8, routed)           3.855     5.310    ram/sw_IBUF[8]
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.119     5.429 r  ram/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.057     7.486    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.714    11.200 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.200    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.109ns  (logic 6.060ns (54.553%)  route 5.049ns (45.447%))
  Logic Levels:           6  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=28, routed)          2.313     3.761    ram/ram_reg_0_255_3_3/A3
    SLICE_X2Y13          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.254     4.015 r  ram/ram_reg_0_255_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.015    ram/ram_reg_0_255_3_3/OA
    SLICE_X2Y13          MUXF7 (Prop_muxf7_I1_O)      0.214     4.229 r  ram/ram_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000     4.229    ram/ram_reg_0_255_3_3/O1
    SLICE_X2Y13          MUXF8 (Prop_muxf8_I1_O)      0.088     4.317 r  ram/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.930     5.247    ram/ram_reg_0_255_3_3_n_0
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.345     5.592 r  ram/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.806     7.398    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711    11.109 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.109    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.961ns  (logic 6.113ns (55.774%)  route 4.848ns (44.226%))
  Logic Levels:           6  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=28, routed)          2.164     3.612    ram/ram_reg_0_255_2_2/A3
    SLICE_X2Y12          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.543     4.155 r  ram/ram_reg_0_255_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.155    ram/ram_reg_0_255_2_2/OA
    SLICE_X2Y12          MUXF7 (Prop_muxf7_I1_O)      0.214     4.369 r  ram/ram_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     4.369    ram/ram_reg_0_255_2_2/O1
    SLICE_X2Y12          MUXF8 (Prop_muxf8_I1_O)      0.088     4.457 r  ram/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.849     5.306    ram/ram_reg_0_255_2_2_n_0
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.319     5.625 r  ram/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.836     7.460    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.961 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.961    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.835ns  (logic 5.087ns (46.949%)  route 5.748ns (53.051%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=8, routed)           3.855     5.310    ram/sw_IBUF[8]
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.124     5.434 r  ram/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.893     7.327    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.835 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.835    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.872ns  (logic 1.623ns (56.502%)  route 1.249ns (43.498%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=35, routed)          0.600     0.827    ram/ram_reg_0_255_7_7/A7
    SLICE_X2Y10          MUXF8 (Prop_muxf8_S_O)       0.081     0.908 r  ram/ram_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.163     1.071    ram/ram_reg_0_255_7_7_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.113     1.184 r  ram/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.487     1.670    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.872 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.872    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.879ns  (logic 1.686ns (58.558%)  route 1.193ns (41.442%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=35, routed)          0.406     0.633    ram/ram_reg_0_255_0_0/A7
    SLICE_X2Y7           MUXF8 (Prop_muxf8_S_O)       0.081     0.714 r  ram/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.322     1.036    ram/ram_reg_0_255_0_0_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.110     1.146 r  ram/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.465     1.611    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.879 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.879    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.906ns  (logic 1.692ns (58.235%)  route 1.214ns (41.765%))
  Logic Levels:           6  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=28, routed)          0.502     0.732    ram/ram_reg_0_255_4_4/A1
    SLICE_X2Y11          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.045     0.777 r  ram/ram_reg_0_255_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.777    ram/ram_reg_0_255_4_4/OD
    SLICE_X2Y11          MUXF7 (Prop_muxf7_I0_O)      0.073     0.850 r  ram/ram_reg_0_255_4_4/F7.B/O
                         net (fo=1, routed)           0.000     0.850    ram/ram_reg_0_255_4_4/O0
    SLICE_X2Y11          MUXF8 (Prop_muxf8_I0_O)      0.022     0.872 r  ram/ram_reg_0_255_4_4/F8/O
                         net (fo=1, routed)           0.278     1.150    ram/ram_reg_0_255_4_4_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.113     1.263 r  ram/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.433     1.696    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.906 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.906    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.938ns  (logic 1.630ns (55.471%)  route 1.308ns (44.529%))
  Logic Levels:           6  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=28, routed)          0.606     0.835    ram/ram_reg_0_255_2_2/A1
    SLICE_X2Y12          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.004     0.839 r  ram/ram_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000     0.839    ram/ram_reg_0_255_2_2/OB
    SLICE_X2Y12          MUXF7 (Prop_muxf7_I0_O)      0.062     0.901 r  ram/ram_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     0.901    ram/ram_reg_0_255_2_2/O1
    SLICE_X2Y12          MUXF8 (Prop_muxf8_I1_O)      0.019     0.920 r  ram/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.303     1.223    ram/ram_reg_0_255_2_2_n_0
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.113     1.336 r  ram/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.400     1.735    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.938 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.938    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.541ns (52.323%)  route 1.404ns (47.677%))
  Logic Levels:           6  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=28, routed)          0.638     0.854    ram/ram_reg_0_255_6_6/A3
    SLICE_X2Y9           RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.142     0.713 r  ram/ram_reg_0_255_6_6/RAMS64E_B/O
                         net (fo=1, routed)           0.000     0.713    ram/ram_reg_0_255_6_6/OB
    SLICE_X2Y9           MUXF7 (Prop_muxf7_I0_O)      0.062     0.775 r  ram/ram_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     0.775    ram/ram_reg_0_255_6_6/O1
    SLICE_X2Y9           MUXF8 (Prop_muxf8_I1_O)      0.019     0.794 r  ram/ram_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.277     1.071    ram/ram_reg_0_255_6_6_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.111     1.182 r  ram/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.489     1.671    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.274     2.945 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.945    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.068ns  (logic 1.701ns (55.430%)  route 1.367ns (44.570%))
  Logic Levels:           6  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=28, routed)          0.648     0.877    ram/ram_reg_0_255_3_3/A1
    SLICE_X2Y13          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.004     0.881 r  ram/ram_reg_0_255_3_3/RAMS64E_B/O
                         net (fo=1, routed)           0.000     0.881    ram/ram_reg_0_255_3_3/OB
    SLICE_X2Y13          MUXF7 (Prop_muxf7_I0_O)      0.062     0.943 r  ram/ram_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000     0.943    ram/ram_reg_0_255_3_3/O1
    SLICE_X2Y13          MUXF8 (Prop_muxf8_I1_O)      0.019     0.962 r  ram/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.337     1.300    ram/ram_reg_0_255_3_3_n_0
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.114     1.414 r  ram/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.382     1.796    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     3.068 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.068    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.232ns  (logic 1.706ns (52.778%)  route 1.526ns (47.222%))
  Logic Levels:           6  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=28, routed)          0.387     0.621    ram/ram_reg_0_255_1_1/A5
    SLICE_X2Y8           RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.047     0.668 r  ram/ram_reg_0_255_1_1/RAMS64E_B/O
                         net (fo=1, routed)           0.000     0.668    ram/ram_reg_0_255_1_1/OB
    SLICE_X2Y8           MUXF7 (Prop_muxf7_I0_O)      0.062     0.730 r  ram/ram_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     0.730    ram/ram_reg_0_255_1_1/O1
    SLICE_X2Y8           MUXF8 (Prop_muxf8_I1_O)      0.019     0.749 r  ram/ram_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.285     1.035    ram/ram_reg_0_255_1_1_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.113     1.148 r  ram/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.854     2.001    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.232 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.232    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram/ram_reg_0_255_1_1/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.183ns  (logic 5.508ns (59.979%)  route 3.675ns (40.021%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.637     5.158    ram/ram_reg_0_255_1_1/WCLK
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.472 r  ram/ram_reg_0_255_1_1/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.472    ram/ram_reg_0_255_1_1/OC
    SLICE_X2Y8           MUXF7 (Prop_muxf7_I1_O)      0.247     6.719 r  ram/ram_reg_0_255_1_1/F7.B/O
                         net (fo=1, routed)           0.000     6.719    ram/ram_reg_0_255_1_1/O0
    SLICE_X2Y8           MUXF8 (Prop_muxf8_I0_O)      0.098     6.817 r  ram/ram_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.812     7.630    ram/ram_reg_0_255_1_1_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.319     7.949 r  ram/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.863    10.811    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.341 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.341    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ram_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.651ns  (logic 5.711ns (66.012%)  route 2.940ns (33.988%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.637     5.158    ram/ram_reg_0_255_0_0/WCLK
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.472 r  ram/ram_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.472    ram/ram_reg_0_255_0_0/OC
    SLICE_X2Y7           MUXF7 (Prop_muxf7_I1_O)      0.247     6.719 r  ram/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.719    ram/ram_reg_0_255_0_0/O0
    SLICE_X2Y7           MUXF8 (Prop_muxf8_I0_O)      0.098     6.817 r  ram/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.918     7.735    ram/ram_reg_0_255_0_0_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.345     8.080 r  ram/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.022    10.103    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    13.809 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.809    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ram_reg_0_255_6_6/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.578ns  (logic 5.720ns (66.686%)  route 2.858ns (33.314%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    ram/ram_reg_0_255_6_6/WCLK
    SLICE_X2Y9           RAMS64E                                      r  ram/ram_reg_0_255_6_6/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.471 r  ram/ram_reg_0_255_6_6/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.471    ram/ram_reg_0_255_6_6/OC
    SLICE_X2Y9           MUXF7 (Prop_muxf7_I1_O)      0.247     6.718 r  ram/ram_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     6.718    ram/ram_reg_0_255_6_6/O0
    SLICE_X2Y9           MUXF8 (Prop_muxf8_I0_O)      0.098     6.816 r  ram/ram_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.800     7.616    ram/ram_reg_0_255_6_6_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.347     7.963 r  ram/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.057    10.021    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.714    13.735 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.735    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ram_reg_0_255_3_3/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.451ns  (logic 5.715ns (67.623%)  route 2.736ns (32.377%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.633     5.154    ram/ram_reg_0_255_3_3/WCLK
    SLICE_X2Y13          RAMS64E                                      r  ram/ram_reg_0_255_3_3/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.468 r  ram/ram_reg_0_255_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.468    ram/ram_reg_0_255_3_3/OC
    SLICE_X2Y13          MUXF7 (Prop_muxf7_I1_O)      0.247     6.715 r  ram/ram_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000     6.715    ram/ram_reg_0_255_3_3/O0
    SLICE_X2Y13          MUXF8 (Prop_muxf8_I0_O)      0.098     6.813 r  ram/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.930     7.744    ram/ram_reg_0_255_3_3_n_0
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.345     8.089 r  ram/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.806     9.895    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711    13.606 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.606    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ram_reg_0_255_4_4/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.192ns  (logic 5.487ns (66.977%)  route 2.705ns (33.023%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.635     5.156    ram/ram_reg_0_255_4_4/WCLK
    SLICE_X2Y11          RAMS64E                                      r  ram/ram_reg_0_255_4_4/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.470 r  ram/ram_reg_0_255_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.470    ram/ram_reg_0_255_4_4/OC
    SLICE_X2Y11          MUXF7 (Prop_muxf7_I1_O)      0.247     6.717 r  ram/ram_reg_0_255_4_4/F7.B/O
                         net (fo=1, routed)           0.000     6.717    ram/ram_reg_0_255_4_4/O0
    SLICE_X2Y11          MUXF8 (Prop_muxf8_I0_O)      0.098     6.815 r  ram/ram_reg_0_255_4_4/F8/O
                         net (fo=1, routed)           0.812     7.627    ram/ram_reg_0_255_4_4_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.319     7.946 r  ram/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.893     9.839    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    13.348 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.348    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ram_reg_0_255_2_2/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.163ns  (logic 5.479ns (67.119%)  route 2.684ns (32.881%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    ram/ram_reg_0_255_2_2/WCLK
    SLICE_X2Y12          RAMS64E                                      r  ram/ram_reg_0_255_2_2/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.469 r  ram/ram_reg_0_255_2_2/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.469    ram/ram_reg_0_255_2_2/OC
    SLICE_X2Y12          MUXF7 (Prop_muxf7_I1_O)      0.247     6.716 r  ram/ram_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000     6.716    ram/ram_reg_0_255_2_2/O0
    SLICE_X2Y12          MUXF8 (Prop_muxf8_I0_O)      0.098     6.814 r  ram/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.849     7.663    ram/ram_reg_0_255_2_2_n_0
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.319     7.982 r  ram/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.836     9.817    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    13.318 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.318    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ram_reg_0_255_7_7/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.052ns  (logic 5.479ns (68.041%)  route 2.573ns (31.959%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    ram/ram_reg_0_255_7_7/WCLK
    SLICE_X2Y10          RAMS64E                                      r  ram/ram_reg_0_255_7_7/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.471 r  ram/ram_reg_0_255_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.471    ram/ram_reg_0_255_7_7/OC
    SLICE_X2Y10          MUXF7 (Prop_muxf7_I1_O)      0.247     6.718 r  ram/ram_reg_0_255_7_7/F7.B/O
                         net (fo=1, routed)           0.000     6.718    ram/ram_reg_0_255_7_7/O0
    SLICE_X2Y10          MUXF8 (Prop_muxf8_I0_O)      0.098     6.816 r  ram/ram_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.504     7.320    ram/ram_reg_0_255_7_7_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.319     7.639 r  ram/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.070     9.709    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.209 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.209    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram/ram_reg_0_255_7_7/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.784ns (73.315%)  route 0.649ns (26.685%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    ram/ram_reg_0_255_7_7/WCLK
    SLICE_X2Y10          RAMS64E                                      r  ram/ram_reg_0_255_7_7/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.864 r  ram/ram_reg_0_255_7_7/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.864    ram/ram_reg_0_255_7_7/OB
    SLICE_X2Y10          MUXF7 (Prop_muxf7_I0_O)      0.062     1.926 r  ram/ram_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000     1.926    ram/ram_reg_0_255_7_7/O1
    SLICE_X2Y10          MUXF8 (Prop_muxf8_I1_O)      0.019     1.945 r  ram/ram_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.163     2.108    ram/ram_reg_0_255_7_7_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.113     2.221 r  ram/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.487     2.707    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.909 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.909    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ram_reg_0_255_2_2/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.784ns (71.760%)  route 0.702ns (28.240%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.475    ram/ram_reg_0_255_2_2/WCLK
    SLICE_X2Y12          RAMS64E                                      r  ram/ram_reg_0_255_2_2/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.863 r  ram/ram_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.863    ram/ram_reg_0_255_2_2/OB
    SLICE_X2Y12          MUXF7 (Prop_muxf7_I0_O)      0.062     1.925 r  ram/ram_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     1.925    ram/ram_reg_0_255_2_2/O1
    SLICE_X2Y12          MUXF8 (Prop_muxf8_I1_O)      0.019     1.944 r  ram/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.303     2.247    ram/ram_reg_0_255_2_2_n_0
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.113     2.360 r  ram/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.759    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.961 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.961    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ram_reg_0_255_4_4/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.792ns (71.586%)  route 0.711ns (28.414%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    ram/ram_reg_0_255_4_4/WCLK
    SLICE_X2Y11          RAMS64E                                      r  ram/ram_reg_0_255_4_4/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.864 r  ram/ram_reg_0_255_4_4/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.864    ram/ram_reg_0_255_4_4/OB
    SLICE_X2Y11          MUXF7 (Prop_muxf7_I0_O)      0.062     1.926 r  ram/ram_reg_0_255_4_4/F7.A/O
                         net (fo=1, routed)           0.000     1.926    ram/ram_reg_0_255_4_4/O1
    SLICE_X2Y11          MUXF8 (Prop_muxf8_I1_O)      0.019     1.945 r  ram/ram_reg_0_255_4_4/F8/O
                         net (fo=1, routed)           0.278     2.223    ram/ram_reg_0_255_4_4_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.113     2.336 r  ram/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.433     2.769    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.979 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.979    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ram_reg_0_255_3_3/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.855ns (72.060%)  route 0.719ns (27.940%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    ram/ram_reg_0_255_3_3/WCLK
    SLICE_X2Y13          RAMS64E                                      r  ram/ram_reg_0_255_3_3/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.862 r  ram/ram_reg_0_255_3_3/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.862    ram/ram_reg_0_255_3_3/OB
    SLICE_X2Y13          MUXF7 (Prop_muxf7_I0_O)      0.062     1.924 r  ram/ram_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000     1.924    ram/ram_reg_0_255_3_3/O1
    SLICE_X2Y13          MUXF8 (Prop_muxf8_I1_O)      0.019     1.943 r  ram/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.337     2.281    ram/ram_reg_0_255_3_3_n_0
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.114     2.395 r  ram/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.382     2.776    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     4.049 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.049    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ram_reg_0_255_6_6/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.854ns (70.751%)  route 0.767ns (29.249%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.477    ram/ram_reg_0_255_6_6/WCLK
    SLICE_X2Y9           RAMS64E                                      r  ram/ram_reg_0_255_6_6/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.865 r  ram/ram_reg_0_255_6_6/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.865    ram/ram_reg_0_255_6_6/OB
    SLICE_X2Y9           MUXF7 (Prop_muxf7_I0_O)      0.062     1.927 r  ram/ram_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     1.927    ram/ram_reg_0_255_6_6/O1
    SLICE_X2Y9           MUXF8 (Prop_muxf8_I1_O)      0.019     1.946 r  ram/ram_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.277     2.223    ram/ram_reg_0_255_6_6_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.111     2.334 r  ram/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.489     2.824    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.274     4.098 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.098    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ram_reg_0_255_0_0/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.634ns  (logic 1.847ns (70.112%)  route 0.787ns (29.888%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.477    ram/ram_reg_0_255_0_0/WCLK
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.865 r  ram/ram_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.865    ram/ram_reg_0_255_0_0/OB
    SLICE_X2Y7           MUXF7 (Prop_muxf7_I0_O)      0.062     1.927 r  ram/ram_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     1.927    ram/ram_reg_0_255_0_0/O1
    SLICE_X2Y7           MUXF8 (Prop_muxf8_I1_O)      0.019     1.946 r  ram/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.322     2.268    ram/ram_reg_0_255_0_0_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.110     2.378 r  ram/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.465     2.843    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     4.111 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.111    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ram_reg_0_255_1_1/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.952ns  (logic 1.813ns (61.411%)  route 1.139ns (38.589%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.477    ram/ram_reg_0_255_1_1/WCLK
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.865 r  ram/ram_reg_0_255_1_1/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.865    ram/ram_reg_0_255_1_1/OB
    SLICE_X2Y8           MUXF7 (Prop_muxf7_I0_O)      0.062     1.927 r  ram/ram_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     1.927    ram/ram_reg_0_255_1_1/O1
    SLICE_X2Y8           MUXF8 (Prop_muxf8_I1_O)      0.019     1.946 r  ram/ram_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.285     2.232    ram/ram_reg_0_255_1_1_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.113     2.345 r  ram/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.854     3.198    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.429 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.429    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           252 Endpoints
Min Delay           252 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            ram/ram_reg_0_255_1_1/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.466ns  (logic 1.578ns (24.412%)  route 4.888ns (75.588%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=8, routed)           3.886     5.340    ram/sw_IBUF[8]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.124     5.464 r  ram/ram_reg_0_255_0_0_i_1/O
                         net (fo=28, routed)          1.002     6.466    ram/ram_reg_0_255_1_1/WE
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518     4.859    ram/ram_reg_0_255_1_1/WCLK
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            ram/ram_reg_0_255_1_1/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.466ns  (logic 1.578ns (24.412%)  route 4.888ns (75.588%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=8, routed)           3.886     5.340    ram/sw_IBUF[8]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.124     5.464 r  ram/ram_reg_0_255_0_0_i_1/O
                         net (fo=28, routed)          1.002     6.466    ram/ram_reg_0_255_1_1/WE
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518     4.859    ram/ram_reg_0_255_1_1/WCLK
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            ram/ram_reg_0_255_1_1/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.466ns  (logic 1.578ns (24.412%)  route 4.888ns (75.588%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=8, routed)           3.886     5.340    ram/sw_IBUF[8]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.124     5.464 r  ram/ram_reg_0_255_0_0_i_1/O
                         net (fo=28, routed)          1.002     6.466    ram/ram_reg_0_255_1_1/WE
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518     4.859    ram/ram_reg_0_255_1_1/WCLK
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            ram/ram_reg_0_255_1_1/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.466ns  (logic 1.578ns (24.412%)  route 4.888ns (75.588%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=8, routed)           3.886     5.340    ram/sw_IBUF[8]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.124     5.464 r  ram/ram_reg_0_255_0_0_i_1/O
                         net (fo=28, routed)          1.002     6.466    ram/ram_reg_0_255_1_1/WE
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518     4.859    ram/ram_reg_0_255_1_1/WCLK
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            ram/ram_reg_0_255_0_0/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.271ns  (logic 1.578ns (25.171%)  route 4.692ns (74.829%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=8, routed)           3.886     5.340    ram/sw_IBUF[8]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.124     5.464 r  ram/ram_reg_0_255_0_0_i_1/O
                         net (fo=28, routed)          0.807     6.271    ram/ram_reg_0_255_0_0/WE
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518     4.859    ram/ram_reg_0_255_0_0/WCLK
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            ram/ram_reg_0_255_0_0/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.271ns  (logic 1.578ns (25.171%)  route 4.692ns (74.829%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=8, routed)           3.886     5.340    ram/sw_IBUF[8]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.124     5.464 r  ram/ram_reg_0_255_0_0_i_1/O
                         net (fo=28, routed)          0.807     6.271    ram/ram_reg_0_255_0_0/WE
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518     4.859    ram/ram_reg_0_255_0_0/WCLK
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            ram/ram_reg_0_255_0_0/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.271ns  (logic 1.578ns (25.171%)  route 4.692ns (74.829%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=8, routed)           3.886     5.340    ram/sw_IBUF[8]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.124     5.464 r  ram/ram_reg_0_255_0_0_i_1/O
                         net (fo=28, routed)          0.807     6.271    ram/ram_reg_0_255_0_0/WE
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518     4.859    ram/ram_reg_0_255_0_0/WCLK
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            ram/ram_reg_0_255_0_0/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.271ns  (logic 1.578ns (25.171%)  route 4.692ns (74.829%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=8, routed)           3.886     5.340    ram/sw_IBUF[8]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.124     5.464 r  ram/ram_reg_0_255_0_0_i_1/O
                         net (fo=28, routed)          0.807     6.271    ram/ram_reg_0_255_0_0/WE
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518     4.859    ram/ram_reg_0_255_0_0/WCLK
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            ram/ram_reg_0_255_6_6/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.128ns  (logic 1.578ns (25.759%)  route 4.549ns (74.241%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=8, routed)           3.886     5.340    ram/sw_IBUF[8]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.124     5.464 r  ram/ram_reg_0_255_0_0_i_1/O
                         net (fo=28, routed)          0.664     6.128    ram/ram_reg_0_255_6_6/WE
    SLICE_X2Y9           RAMS64E                                      r  ram/ram_reg_0_255_6_6/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517     4.858    ram/ram_reg_0_255_6_6/WCLK
    SLICE_X2Y9           RAMS64E                                      r  ram/ram_reg_0_255_6_6/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            ram/ram_reg_0_255_6_6/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.128ns  (logic 1.578ns (25.759%)  route 4.549ns (74.241%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=8, routed)           3.886     5.340    ram/sw_IBUF[8]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.124     5.464 r  ram/ram_reg_0_255_0_0_i_1/O
                         net (fo=28, routed)          0.664     6.128    ram/ram_reg_0_255_6_6/WE
    SLICE_X2Y9           RAMS64E                                      r  ram/ram_reg_0_255_6_6/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517     4.858    ram/ram_reg_0_255_6_6/WCLK
    SLICE_X2Y9           RAMS64E                                      r  ram/ram_reg_0_255_6_6/RAMS64E_B/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            ram/ram_reg_0_255_1_1/RAMS64E_A/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.234ns (37.681%)  route 0.387ns (62.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=28, routed)          0.387     0.621    ram/ram_reg_0_255_1_1/A5
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     1.992    ram/ram_reg_0_255_1_1/WCLK
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            ram/ram_reg_0_255_1_1/RAMS64E_B/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.234ns (37.681%)  route 0.387ns (62.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=28, routed)          0.387     0.621    ram/ram_reg_0_255_1_1/A5
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     1.992    ram/ram_reg_0_255_1_1/WCLK
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            ram/ram_reg_0_255_1_1/RAMS64E_C/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.234ns (37.681%)  route 0.387ns (62.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=28, routed)          0.387     0.621    ram/ram_reg_0_255_1_1/A5
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_C/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     1.992    ram/ram_reg_0_255_1_1/WCLK
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            ram/ram_reg_0_255_1_1/RAMS64E_D/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.234ns (37.681%)  route 0.387ns (62.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=28, routed)          0.387     0.621    ram/ram_reg_0_255_1_1/A5
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_D/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     1.992    ram/ram_reg_0_255_1_1/WCLK
    SLICE_X2Y8           RAMS64E                                      r  ram/ram_reg_0_255_1_1/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            ram/ram_reg_0_255_0_0/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.227ns (35.868%)  route 0.406ns (64.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=35, routed)          0.406     0.633    ram/ram_reg_0_255_0_0/A7
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     1.992    ram/ram_reg_0_255_0_0/WCLK
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            ram/ram_reg_0_255_0_0/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.227ns (35.868%)  route 0.406ns (64.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=35, routed)          0.406     0.633    ram/ram_reg_0_255_0_0/A7
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     1.992    ram/ram_reg_0_255_0_0/WCLK
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            ram/ram_reg_0_255_0_0/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.227ns (35.868%)  route 0.406ns (64.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=35, routed)          0.406     0.633    ram/ram_reg_0_255_0_0/A7
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     1.992    ram/ram_reg_0_255_0_0/WCLK
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            ram/ram_reg_0_255_0_0/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.227ns (35.868%)  route 0.406ns (64.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=35, routed)          0.406     0.633    ram/ram_reg_0_255_0_0/A7
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     1.992    ram/ram_reg_0_255_0_0/WCLK
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            ram/ram_reg_0_255_0_0/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.218ns (32.792%)  route 0.447ns (67.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=42, routed)          0.447     0.664    ram/ram_reg_0_255_0_0/A6
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     1.992    ram/ram_reg_0_255_0_0/WCLK
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            ram/ram_reg_0_255_0_0/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.218ns (32.792%)  route 0.447ns (67.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=42, routed)          0.447     0.664    ram/ram_reg_0_255_0_0/A6
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     1.992    ram/ram_reg_0_255_0_0/WCLK
    SLICE_X2Y7           RAMS64E                                      r  ram/ram_reg_0_255_0_0/RAMS64E_B/CLK





