// Seed: 4251253865
module module_0;
  wire id_1;
  module_2 modCall_1 ();
  assign module_1.id_0 = 0;
  wire id_2;
endmodule
module module_1 (
    input logic id_0,
    output wire id_1,
    input supply0 id_2,
    output logic id_3
);
  initial id_3 <= id_0;
  assign id_3 = -1;
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2;
  id_1(
      .id_0(id_2),
      .id_1(id_3),
      .id_2(1),
      .id_3(1),
      .id_4(),
      .id_5(),
      .id_6(id_2 == ~1),
      .id_7(-1'b0),
      .id_8(id_4)
  );
  wire id_5;
endmodule
