var g_data = {"name":"/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_8bit.sv","src":"module CLA_8bit(\n    input  logic        i_carry,\n    input  logic [7:0]  i_data_a,\n    input  logic [7:0]  i_data_b,\n    output logic [7:0]  o_sum,\n    output logic        o_carry\n);\n\n    logic [1:0] w_P, w_G;\n    logic w_C;\n\n    // Lower 4-bit CLA (bits [3:0])\n    CLA_4bit CLA_4BIT_UNIT_0 (\n        .a      (i_data_a[3:0]),\n        .b      (i_data_b[3:0]),\n        .cin    (i_carry),\n        .sum    (o_sum[3:0]),\n        .o_p    (w_P[0]),\n        .o_g    (w_G[0])\n    );\n\n    // Upper 4-bit CLA (bits [7:4])\n    assign w_C = w_G[0] | (w_P[0] & i_carry);\n    CLA_4bit CLA_4BIT_UNIT_1 (\n        .a      (i_data_a[7:4]),\n        .b      (i_data_b[7:4]),\n        .cin    (w_C),\n        .sum    (o_sum[7:4]),\n        .o_p    (w_P[1]),\n        .o_g    (w_G[1])\n    );\n\n    assign o_carry = w_G[1] | (w_P[1] & (w_G[0] | (w_P[0] & i_carry)));\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);