# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab15.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" \
"../../../../lab15.srcs/sources_1/new/CALCULATOR_UNIT.vhd" \
"../../../../lab15.srcs/sim_1/new/CALCULATOR_UNIT_TB.vhd" \

# Do not sort compile order
nosort
