

================================================================
== Vitis HLS Report for 'lucas_kanade_hls_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2'
================================================================
* Date:           Thu Dec 18 19:08:01 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        lucas_kanade_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |    38451|    38451|  0.385 ms|  0.385 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1_VITIS_LOOP_28_2  |    38449|    38449|        20|         10|          1|  3844|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 10, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.28>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 23 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar1 = alloca i32 1"   --->   Operation 24 'alloca' 'indvar1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add_ln27_716 = alloca i32 1"   --->   Operation 25 'alloca' 'add_ln27_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar4 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%I1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %I1"   --->   Operation 30 'read' 'I1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%I2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %I2"   --->   Operation 31 'read' 'I2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add_ln27_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln27_1"   --->   Operation 32 'read' 'add_ln27_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add_ln27_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln27"   --->   Operation 33 'read' 'add_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.02ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 35 [1/1] (1.02ns)   --->   "%store_ln0 = store i6 0, i6 %indvar4"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 36 [1/1] (1.02ns)   --->   "%store_ln27 = store i6 1, i6 %i" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 36 'store' 'store_ln27' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 37 [1/1] (1.02ns)   --->   "%store_ln0 = store i6 0, i6 %indvar1"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 38 [1/1] (1.02ns)   --->   "%store_ln28 = store i6 1, i6 %j" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 38 'store' 'store_ln28' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.44ns)   --->   "%icmp_ln27 = icmp_eq  i12 %indvar_flatten_load, i12 3844" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 42 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.44ns)   --->   "%add_ln27_8 = add i12 %indvar_flatten_load, i12 1" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 43 'add' 'add_ln27_8' <Predicate = true> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc74, void %for.body86.preheader.exitStub" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 44 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 45 'load' 'j_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%indvar1_load = load i6 %indvar1" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 46 'load' 'indvar1_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 47 'load' 'i_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.35ns)   --->   "%icmp_ln28 = icmp_eq  i6 %j_load, i6 63" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 48 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.65ns)   --->   "%select_ln27 = select i1 %icmp_ln28, i6 0, i6 %indvar1_load" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 49 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.65ns)   --->   "%select_ln27_1 = select i1 %icmp_ln28, i6 1, i6 %j_load" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 50 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.35ns)   --->   "%add_ln34 = add i6 %i_load, i6 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 51 'add' 'add_ln34' <Predicate = (!icmp_ln27)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.65ns)   --->   "%select_ln27_3 = select i1 %icmp_ln28, i6 %add_ln34, i6 %i_load" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 52 'select' 'select_ln27_3' <Predicate = (!icmp_ln27)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %select_ln27_3, i7 0" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 53 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i13 %shl_ln1" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 54 'zext' 'zext_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln28_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln27, i1 0" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 55 'bitconcatenate' 'shl_ln28_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i7 %shl_ln28_1" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 56 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28 = add i64 %zext_ln28_2, i64 %I2_read" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 57 'add' 'add_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.28> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (3.24ns) (root node of TernaryAdder)   --->   "%add_ln28_1 = add i64 %add_ln28, i64 %zext_ln28" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 58 'add' 'add_ln28_1' <Predicate = (!icmp_ln27)> <Delay = 3.24> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.28> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_2 = add i64 %zext_ln28_2, i64 %I1_read" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 59 'add' 'add_ln28_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.28> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (3.24ns) (root node of TernaryAdder)   --->   "%add_ln28_3 = add i64 %add_ln28_2, i64 %zext_ln28" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 60 'add' 'add_ln28_3' <Predicate = (!icmp_ln27)> <Delay = 3.24> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.28> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln28_3, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 61 'partselect' 'trunc_ln31_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln31_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln28_1, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 62 'partselect' 'trunc_ln31_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln31_5 = sext i63 %trunc_ln31_2" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 63 'sext' 'sext_ln31_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i64 %sext_ln31_5" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 64 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.35ns)   --->   "%switch_ln30 = switch i6 %select_ln27_1, void %arrayidx7320.case.62, i6 1, void %arrayidx7320.case.1, i6 2, void %arrayidx7320.case.2, i6 3, void %arrayidx7320.case.3, i6 4, void %arrayidx7320.case.4, i6 5, void %arrayidx7320.case.5, i6 6, void %arrayidx7320.case.6, i6 7, void %arrayidx7320.case.7, i6 8, void %arrayidx7320.case.8, i6 9, void %arrayidx7320.case.9, i6 10, void %arrayidx7320.case.10, i6 11, void %arrayidx7320.case.11, i6 12, void %arrayidx7320.case.12, i6 13, void %arrayidx7320.case.13, i6 14, void %arrayidx7320.case.14, i6 15, void %arrayidx7320.case.15, i6 16, void %arrayidx7320.case.16, i6 17, void %arrayidx7320.case.17, i6 18, void %arrayidx7320.case.18, i6 19, void %arrayidx7320.case.19, i6 20, void %arrayidx7320.case.20, i6 21, void %arrayidx7320.case.21, i6 22, void %arrayidx7320.case.22, i6 23, void %arrayidx7320.case.23, i6 24, void %arrayidx7320.case.24, i6 25, void %arrayidx7320.case.25, i6 26, void %arrayidx7320.case.26, i6 27, void %arrayidx7320.case.27, i6 28, void %arrayidx7320.case.28, i6 29, void %arrayidx7320.case.29, i6 30, void %arrayidx7320.case.30, i6 31, void %arrayidx7320.case.31, i6 32, void %arrayidx7320.case.32, i6 33, void %arrayidx7320.case.33, i6 34, void %arrayidx7320.case.34, i6 35, void %arrayidx7320.case.35, i6 36, void %arrayidx7320.case.36, i6 37, void %arrayidx7320.case.37, i6 38, void %arrayidx7320.case.38, i6 39, void %arrayidx7320.case.39, i6 40, void %arrayidx7320.case.40, i6 41, void %arrayidx7320.case.41, i6 42, void %arrayidx7320.case.42, i6 43, void %arrayidx7320.case.43, i6 44, void %arrayidx7320.case.44, i6 45, void %arrayidx7320.case.45, i6 46, void %arrayidx7320.case.46, i6 47, void %arrayidx7320.case.47, i6 48, void %arrayidx7320.case.48, i6 49, void %arrayidx7320.case.49, i6 50, void %arrayidx7320.case.50, i6 51, void %arrayidx7320.case.51, i6 52, void %arrayidx7320.case.52, i6 53, void %arrayidx7320.case.53, i6 54, void %arrayidx7320.case.54, i6 55, void %arrayidx7320.case.55, i6 56, void %arrayidx7320.case.56, i6 57, void %arrayidx7320.case.57, i6 58, void %arrayidx7320.case.58, i6 59, void %arrayidx7320.case.59, i6 60, void %arrayidx7320.case.60, i6 61, void %arrayidx7320.case.61" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 65 'switch' 'switch_ln30' <Predicate = (!icmp_ln27)> <Delay = 1.35>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 66 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 61)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 67 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 60)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 68 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 59)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 69 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 58)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 70 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 57)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 71 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 56)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 72 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 55)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 73 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 54)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 74 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 53)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 75 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 52)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 76 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 51)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 77 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 50)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 78 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 49)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 79 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 48)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 80 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 47)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 81 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 46)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 82 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 45)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 83 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 44)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 84 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 43)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 85 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 42)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 86 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 41)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 87 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 40)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 88 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 39)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 89 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 38)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 90 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 37)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 91 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 36)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 92 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 35)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 93 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 34)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 94 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 33)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 95 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 32)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 96 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 31)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 97 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 30)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 98 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 29)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 99 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 28)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 100 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 27)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 101 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 26)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 102 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 25)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 103 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 24)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 104 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 23)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 105 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 22)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 106 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 21)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 107 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 20)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 108 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 19)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 109 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 18)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 110 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 17)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 111 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 16)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 112 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 15)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 113 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 14)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 114 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 13)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 115 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 12)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 116 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 11)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 117 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 10)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 118 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 9)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 119 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 8)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 120 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 7)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 121 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 6)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 122 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 5)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 123 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 4)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 124 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 3)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 125 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 2)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 126 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 1)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx7320.exit" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 127 'br' 'br_ln36' <Predicate = (!icmp_ln27 & select_ln27_1 == 63) | (!icmp_ln27 & select_ln27_1 == 62) | (!icmp_ln27 & select_ln27_1 == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%add_ln27_716_load = load i6 %add_ln27_716" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 128 'load' 'add_ln27_716_load' <Predicate = (!icmp_ln27 & icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%indvar4_load = load i6 %indvar4" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 129 'load' 'indvar4_load' <Predicate = (!icmp_ln27 & !icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.65ns)   --->   "%select_ln27_2 = select i1 %icmp_ln28, i6 %add_ln27_716_load, i6 %indvar4_load" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 130 'select' 'select_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %select_ln27_2, i7 0" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 131 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i13 %shl_ln" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 132 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.98ns)   --->   "%add_ln27_2 = add i64 %zext_ln27_1, i64 %add_ln27_read" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 133 'add' 'add_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 1.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (1.45ns)   --->   "%add_ln27_3 = add i13 %shl_ln, i13 256" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 134 'add' 'add_ln27_3' <Predicate = (!icmp_ln27)> <Delay = 1.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i13 %add_ln27_3" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 135 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (1.98ns)   --->   "%add_ln27_4 = add i64 %zext_ln27_2, i64 %add_ln27_read" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 136 'add' 'add_ln27_4' <Predicate = (!icmp_ln27)> <Delay = 1.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (1.98ns)   --->   "%add_ln27_5 = add i64 %zext_ln27_1, i64 %add_ln27_1_read" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 137 'add' 'add_ln27_5' <Predicate = (!icmp_ln27)> <Delay = 1.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (1.98ns)   --->   "%add_ln27_6 = add i64 %zext_ln27_2, i64 %add_ln27_1_read" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 138 'add' 'add_ln27_6' <Predicate = (!icmp_ln27)> <Delay = 1.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln27_6, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 139 'partselect' 'trunc_ln' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i63 %trunc_ln" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 140 'sext' 'sext_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln27_5, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 141 'partselect' 'trunc_ln28_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i63 %trunc_ln28_1" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 142 'sext' 'sext_ln28_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln27_4, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 143 'partselect' 'trunc_ln28_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln28_2 = sext i63 %trunc_ln28_2" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 144 'sext' 'sext_ln28_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln27_2, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 145 'partselect' 'trunc_ln28_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln28_3 = sext i63 %trunc_ln28_3" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 146 'sext' 'sext_ln28_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i6 %select_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 147 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (1.35ns)   --->   "%add_ln31 = add i6 %select_ln27_1, i6 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 148 'add' 'add_ln31' <Predicate = (!icmp_ln27)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln31_4 = sext i63 %trunc_ln31_1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 149 'sext' 'sext_ln31_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln31_4" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 150 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 151 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 151 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 152 [1/1] (1.97ns)   --->   "%add_ln31_1 = add i64 %sext_ln31_4, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 152 'add' 'add_ln31_1' <Predicate = (!icmp_ln27)> <Delay = 1.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i64 %add_ln31_1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 153 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.97ns)   --->   "%add_ln31_2 = add i64 %sext_ln31_4, i64 2" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 154 'add' 'add_ln31_2' <Predicate = (!icmp_ln27)> <Delay = 1.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i64 %add_ln31_2" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 155 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.97ns)   --->   "%add_ln34_1 = add i64 %zext_ln28_1, i64 %sext_ln28" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 156 'add' 'add_ln34_1' <Predicate = (!icmp_ln27)> <Delay = 1.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i64 %add_ln34_1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 157 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (1.97ns)   --->   "%add_ln34_2 = add i64 %zext_ln28_1, i64 %sext_ln28_1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 158 'add' 'add_ln34_2' <Predicate = (!icmp_ln27)> <Delay = 1.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16 %gmem, i64 %add_ln34_2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 159 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (1.97ns)   --->   "%add_ln34_3 = add i64 %zext_ln28_1, i64 %sext_ln28_2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 160 'add' 'add_ln34_3' <Predicate = (!icmp_ln27)> <Delay = 1.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i16 %gmem, i64 %add_ln34_3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 161 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (1.97ns)   --->   "%add_ln34_5 = add i64 %zext_ln28_1, i64 %sext_ln28_3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 162 'add' 'add_ln34_5' <Predicate = (!icmp_ln27)> <Delay = 1.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i16 %gmem, i64 %add_ln34_5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 163 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.35ns)   --->   "%add_ln28_4 = add i6 %select_ln27, i6 1" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 164 'add' 'add_ln28_4' <Predicate = (!icmp_ln27)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (1.35ns)   --->   "%add_ln27_7 = add i6 %select_ln27_2, i6 1" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 165 'add' 'add_ln27_7' <Predicate = (!icmp_ln27)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (1.02ns)   --->   "%store_ln27 = store i12 %add_ln27_8, i12 %indvar_flatten" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 166 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.02>
ST_2 : Operation 167 [1/1] (1.02ns)   --->   "%store_ln27 = store i6 %select_ln27_2, i6 %indvar4" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 167 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.02>
ST_2 : Operation 168 [1/1] (1.02ns)   --->   "%store_ln27 = store i6 %select_ln27_3, i6 %i" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 168 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.02>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln27 = store i6 %add_ln27_7, i6 %add_ln27_716" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 169 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (1.02ns)   --->   "%store_ln28 = store i6 %add_ln28_4, i6 %indvar1" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 170 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.02>
ST_2 : Operation 171 [1/1] (1.02ns)   --->   "%store_ln28 = store i6 %add_ln31, i6 %j" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 171 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.02>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body4" [../LK_hls/src/lucas_kanade_hls.cpp:28]   --->   Operation 172 'br' 'br_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 173 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 173 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 174 [8/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 174 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 175 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 175 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 176 [7/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 176 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 177 [8/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 177 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 178 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 178 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 179 [6/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 179 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 180 [7/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 180 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 181 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 181 'readreq' 'empty' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 182 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 182 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 183 [5/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 183 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 184 [6/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 184 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 185 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 185 'readreq' 'empty' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 186 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 186 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 187 [4/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 187 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 188 [5/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 188 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 189 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 189 'readreq' 'empty' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 190 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 190 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 191 [3/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 191 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 192 [4/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 192 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 193 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 193 'readreq' 'empty' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 194 [8/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 194 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 195 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 195 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 196 [2/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 196 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 197 [3/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 197 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 198 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 198 'readreq' 'empty' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 199 [7/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 199 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 200 [8/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 200 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 201 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 201 'read' 'gmem_addr_read' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 202 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 202 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 203 [2/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 203 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 204 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 204 'readreq' 'empty' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 205 [6/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 205 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 206 [7/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 206 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 207 [8/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_6, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 207 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 641 [1/1] (1.02ns)   --->   "%ret_ln0 = ret"   --->   Operation 641 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 1.02>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 208 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 208 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 209 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 209 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 210 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 210 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 211 [5/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 211 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 212 [6/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 212 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 213 [7/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_6, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 213 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 214 [8/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 214 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 215 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_2" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 215 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 216 [1/8] ( I:7.30ns O:7.30ns )   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 216 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 217 [4/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 217 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 218 [5/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 218 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 219 [6/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_6, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 219 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 220 [7/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 220 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i16 %gmem_addr_2_read" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 221 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln31_1 = sext i16 %gmem_addr_read" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 222 'sext' 'sext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (1.48ns)   --->   "%sub_ln31 = sub i17 %sext_ln31, i17 %sext_ln31_1" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 223 'sub' 'sub_ln31' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_3_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_3" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 224 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 225 [3/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 225 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 226 [4/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 226 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 227 [5/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_6, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 227 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 228 [6/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 228 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 229 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_3_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_3" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 229 'read' 'gmem_addr_3_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 230 [2/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 230 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 231 [3/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 231 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 232 [4/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_6, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 232 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 233 [5/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 233 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i6 %select_ln27_3" [../LK_hls/src/lucas_kanade_hls.cpp:27]   --->   Operation 234 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%It_buf_addr = getelementptr i16 %It_buf, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 235 'getelementptr' 'It_buf_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%It_buf_1_addr = getelementptr i16 %It_buf_1, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 236 'getelementptr' 'It_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%It_buf_2_addr = getelementptr i16 %It_buf_2, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 237 'getelementptr' 'It_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%It_buf_3_addr = getelementptr i16 %It_buf_3, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 238 'getelementptr' 'It_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%It_buf_4_addr = getelementptr i16 %It_buf_4, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 239 'getelementptr' 'It_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%It_buf_5_addr = getelementptr i16 %It_buf_5, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 240 'getelementptr' 'It_buf_5_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%It_buf_6_addr = getelementptr i16 %It_buf_6, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 241 'getelementptr' 'It_buf_6_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%It_buf_7_addr = getelementptr i16 %It_buf_7, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 242 'getelementptr' 'It_buf_7_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%It_buf_8_addr = getelementptr i16 %It_buf_8, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 243 'getelementptr' 'It_buf_8_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%It_buf_9_addr = getelementptr i16 %It_buf_9, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 244 'getelementptr' 'It_buf_9_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%It_buf_10_addr = getelementptr i16 %It_buf_10, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 245 'getelementptr' 'It_buf_10_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%It_buf_11_addr = getelementptr i16 %It_buf_11, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 246 'getelementptr' 'It_buf_11_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%It_buf_12_addr = getelementptr i16 %It_buf_12, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 247 'getelementptr' 'It_buf_12_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%It_buf_13_addr = getelementptr i16 %It_buf_13, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 248 'getelementptr' 'It_buf_13_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%It_buf_14_addr = getelementptr i16 %It_buf_14, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 249 'getelementptr' 'It_buf_14_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%It_buf_15_addr = getelementptr i16 %It_buf_15, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 250 'getelementptr' 'It_buf_15_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%It_buf_16_addr = getelementptr i16 %It_buf_16, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 251 'getelementptr' 'It_buf_16_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%It_buf_17_addr = getelementptr i16 %It_buf_17, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 252 'getelementptr' 'It_buf_17_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%It_buf_18_addr = getelementptr i16 %It_buf_18, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 253 'getelementptr' 'It_buf_18_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%It_buf_19_addr = getelementptr i16 %It_buf_19, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 254 'getelementptr' 'It_buf_19_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%It_buf_20_addr = getelementptr i16 %It_buf_20, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 255 'getelementptr' 'It_buf_20_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%It_buf_21_addr = getelementptr i16 %It_buf_21, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 256 'getelementptr' 'It_buf_21_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%It_buf_22_addr = getelementptr i16 %It_buf_22, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 257 'getelementptr' 'It_buf_22_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%It_buf_23_addr = getelementptr i16 %It_buf_23, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 258 'getelementptr' 'It_buf_23_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%It_buf_24_addr = getelementptr i16 %It_buf_24, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 259 'getelementptr' 'It_buf_24_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%It_buf_25_addr = getelementptr i16 %It_buf_25, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 260 'getelementptr' 'It_buf_25_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%It_buf_26_addr = getelementptr i16 %It_buf_26, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 261 'getelementptr' 'It_buf_26_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%It_buf_27_addr = getelementptr i16 %It_buf_27, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 262 'getelementptr' 'It_buf_27_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%It_buf_28_addr = getelementptr i16 %It_buf_28, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 263 'getelementptr' 'It_buf_28_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%It_buf_29_addr = getelementptr i16 %It_buf_29, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 264 'getelementptr' 'It_buf_29_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%It_buf_30_addr = getelementptr i16 %It_buf_30, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 265 'getelementptr' 'It_buf_30_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%It_buf_31_addr = getelementptr i16 %It_buf_31, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 266 'getelementptr' 'It_buf_31_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%It_buf_32_addr = getelementptr i16 %It_buf_32, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 267 'getelementptr' 'It_buf_32_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%It_buf_33_addr = getelementptr i16 %It_buf_33, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 268 'getelementptr' 'It_buf_33_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%It_buf_34_addr = getelementptr i16 %It_buf_34, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 269 'getelementptr' 'It_buf_34_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%It_buf_35_addr = getelementptr i16 %It_buf_35, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 270 'getelementptr' 'It_buf_35_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "%It_buf_36_addr = getelementptr i16 %It_buf_36, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 271 'getelementptr' 'It_buf_36_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%It_buf_37_addr = getelementptr i16 %It_buf_37, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 272 'getelementptr' 'It_buf_37_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "%It_buf_38_addr = getelementptr i16 %It_buf_38, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 273 'getelementptr' 'It_buf_38_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 274 [1/1] (0.00ns)   --->   "%It_buf_39_addr = getelementptr i16 %It_buf_39, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 274 'getelementptr' 'It_buf_39_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 275 [1/1] (0.00ns)   --->   "%It_buf_40_addr = getelementptr i16 %It_buf_40, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 275 'getelementptr' 'It_buf_40_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%It_buf_41_addr = getelementptr i16 %It_buf_41, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 276 'getelementptr' 'It_buf_41_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 277 [1/1] (0.00ns)   --->   "%It_buf_42_addr = getelementptr i16 %It_buf_42, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 277 'getelementptr' 'It_buf_42_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "%It_buf_43_addr = getelementptr i16 %It_buf_43, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 278 'getelementptr' 'It_buf_43_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 279 [1/1] (0.00ns)   --->   "%It_buf_44_addr = getelementptr i16 %It_buf_44, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 279 'getelementptr' 'It_buf_44_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%It_buf_45_addr = getelementptr i16 %It_buf_45, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 280 'getelementptr' 'It_buf_45_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%It_buf_46_addr = getelementptr i16 %It_buf_46, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 281 'getelementptr' 'It_buf_46_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 282 [1/1] (0.00ns)   --->   "%It_buf_47_addr = getelementptr i16 %It_buf_47, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 282 'getelementptr' 'It_buf_47_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 283 [1/1] (0.00ns)   --->   "%It_buf_48_addr = getelementptr i16 %It_buf_48, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 283 'getelementptr' 'It_buf_48_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "%It_buf_49_addr = getelementptr i16 %It_buf_49, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 284 'getelementptr' 'It_buf_49_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%It_buf_50_addr = getelementptr i16 %It_buf_50, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 285 'getelementptr' 'It_buf_50_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%It_buf_51_addr = getelementptr i16 %It_buf_51, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 286 'getelementptr' 'It_buf_51_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%It_buf_52_addr = getelementptr i16 %It_buf_52, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 287 'getelementptr' 'It_buf_52_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "%It_buf_53_addr = getelementptr i16 %It_buf_53, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 288 'getelementptr' 'It_buf_53_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 289 [1/1] (0.00ns)   --->   "%It_buf_54_addr = getelementptr i16 %It_buf_54, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 289 'getelementptr' 'It_buf_54_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%It_buf_55_addr = getelementptr i16 %It_buf_55, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 290 'getelementptr' 'It_buf_55_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%It_buf_56_addr = getelementptr i16 %It_buf_56, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 291 'getelementptr' 'It_buf_56_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%It_buf_57_addr = getelementptr i16 %It_buf_57, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 292 'getelementptr' 'It_buf_57_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%It_buf_58_addr = getelementptr i16 %It_buf_58, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 293 'getelementptr' 'It_buf_58_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 294 [1/1] (0.00ns)   --->   "%It_buf_59_addr = getelementptr i16 %It_buf_59, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 294 'getelementptr' 'It_buf_59_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%It_buf_60_addr = getelementptr i16 %It_buf_60, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 295 'getelementptr' 'It_buf_60_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (0.00ns)   --->   "%It_buf_61_addr = getelementptr i16 %It_buf_61, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 296 'getelementptr' 'It_buf_61_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 297 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_3_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_3" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 297 'read' 'gmem_addr_3_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 298 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 298 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 299 [2/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 299 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 300 [3/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_6, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 300 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 301 [4/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 301 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 302 [1/1] (1.48ns)   --->   "%sub_ln36 = sub i16 %gmem_addr_3_read_1, i16 %gmem_addr_1_read" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 302 'sub' 'sub_ln36' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 303 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_60_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 303 'store' 'store_ln36' <Predicate = (select_ln27_1 == 61)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 304 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_59_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 304 'store' 'store_ln36' <Predicate = (select_ln27_1 == 60)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 305 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_58_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 305 'store' 'store_ln36' <Predicate = (select_ln27_1 == 59)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 306 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_57_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 306 'store' 'store_ln36' <Predicate = (select_ln27_1 == 58)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 307 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_56_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 307 'store' 'store_ln36' <Predicate = (select_ln27_1 == 57)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 308 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_55_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 308 'store' 'store_ln36' <Predicate = (select_ln27_1 == 56)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 309 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_54_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 309 'store' 'store_ln36' <Predicate = (select_ln27_1 == 55)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 310 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_53_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 310 'store' 'store_ln36' <Predicate = (select_ln27_1 == 54)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 311 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_52_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 311 'store' 'store_ln36' <Predicate = (select_ln27_1 == 53)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 312 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_51_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 312 'store' 'store_ln36' <Predicate = (select_ln27_1 == 52)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 313 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_50_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 313 'store' 'store_ln36' <Predicate = (select_ln27_1 == 51)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 314 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_49_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 314 'store' 'store_ln36' <Predicate = (select_ln27_1 == 50)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 315 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_48_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 315 'store' 'store_ln36' <Predicate = (select_ln27_1 == 49)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 316 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_47_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 316 'store' 'store_ln36' <Predicate = (select_ln27_1 == 48)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 317 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_46_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 317 'store' 'store_ln36' <Predicate = (select_ln27_1 == 47)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 318 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_45_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 318 'store' 'store_ln36' <Predicate = (select_ln27_1 == 46)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 319 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_44_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 319 'store' 'store_ln36' <Predicate = (select_ln27_1 == 45)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 320 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_43_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 320 'store' 'store_ln36' <Predicate = (select_ln27_1 == 44)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 321 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_42_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 321 'store' 'store_ln36' <Predicate = (select_ln27_1 == 43)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 322 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_41_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 322 'store' 'store_ln36' <Predicate = (select_ln27_1 == 42)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 323 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_40_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 323 'store' 'store_ln36' <Predicate = (select_ln27_1 == 41)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 324 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_39_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 324 'store' 'store_ln36' <Predicate = (select_ln27_1 == 40)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 325 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_38_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 325 'store' 'store_ln36' <Predicate = (select_ln27_1 == 39)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 326 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_37_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 326 'store' 'store_ln36' <Predicate = (select_ln27_1 == 38)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 327 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_36_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 327 'store' 'store_ln36' <Predicate = (select_ln27_1 == 37)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 328 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_35_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 328 'store' 'store_ln36' <Predicate = (select_ln27_1 == 36)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 329 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_34_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 329 'store' 'store_ln36' <Predicate = (select_ln27_1 == 35)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 330 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_33_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 330 'store' 'store_ln36' <Predicate = (select_ln27_1 == 34)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 331 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_32_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 331 'store' 'store_ln36' <Predicate = (select_ln27_1 == 33)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 332 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_31_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 332 'store' 'store_ln36' <Predicate = (select_ln27_1 == 32)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 333 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_30_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 333 'store' 'store_ln36' <Predicate = (select_ln27_1 == 31)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 334 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_29_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 334 'store' 'store_ln36' <Predicate = (select_ln27_1 == 30)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 335 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_28_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 335 'store' 'store_ln36' <Predicate = (select_ln27_1 == 29)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 336 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_27_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 336 'store' 'store_ln36' <Predicate = (select_ln27_1 == 28)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 337 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_26_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 337 'store' 'store_ln36' <Predicate = (select_ln27_1 == 27)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 338 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_25_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 338 'store' 'store_ln36' <Predicate = (select_ln27_1 == 26)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 339 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_24_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 339 'store' 'store_ln36' <Predicate = (select_ln27_1 == 25)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 340 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_23_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 340 'store' 'store_ln36' <Predicate = (select_ln27_1 == 24)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 341 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_22_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 341 'store' 'store_ln36' <Predicate = (select_ln27_1 == 23)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 342 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_21_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 342 'store' 'store_ln36' <Predicate = (select_ln27_1 == 22)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 343 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_20_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 343 'store' 'store_ln36' <Predicate = (select_ln27_1 == 21)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 344 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_19_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 344 'store' 'store_ln36' <Predicate = (select_ln27_1 == 20)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 345 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_18_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 345 'store' 'store_ln36' <Predicate = (select_ln27_1 == 19)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 346 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_17_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 346 'store' 'store_ln36' <Predicate = (select_ln27_1 == 18)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 347 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_16_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 347 'store' 'store_ln36' <Predicate = (select_ln27_1 == 17)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 348 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_15_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 348 'store' 'store_ln36' <Predicate = (select_ln27_1 == 16)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 349 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_14_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 349 'store' 'store_ln36' <Predicate = (select_ln27_1 == 15)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 350 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_13_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 350 'store' 'store_ln36' <Predicate = (select_ln27_1 == 14)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 351 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_12_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 351 'store' 'store_ln36' <Predicate = (select_ln27_1 == 13)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 352 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_11_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 352 'store' 'store_ln36' <Predicate = (select_ln27_1 == 12)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 353 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_10_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 353 'store' 'store_ln36' <Predicate = (select_ln27_1 == 11)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 354 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_9_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 354 'store' 'store_ln36' <Predicate = (select_ln27_1 == 10)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 355 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_8_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 355 'store' 'store_ln36' <Predicate = (select_ln27_1 == 9)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 356 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_7_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 356 'store' 'store_ln36' <Predicate = (select_ln27_1 == 8)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 357 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_6_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 357 'store' 'store_ln36' <Predicate = (select_ln27_1 == 7)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 358 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_5_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 358 'store' 'store_ln36' <Predicate = (select_ln27_1 == 6)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 359 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_4_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 359 'store' 'store_ln36' <Predicate = (select_ln27_1 == 5)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 360 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_3_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 360 'store' 'store_ln36' <Predicate = (select_ln27_1 == 4)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 361 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_2_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 361 'store' 'store_ln36' <Predicate = (select_ln27_1 == 3)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 362 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_1_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 362 'store' 'store_ln36' <Predicate = (select_ln27_1 == 2)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 363 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 363 'store' 'store_ln36' <Predicate = (select_ln27_1 == 1)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 364 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln36 = store i16 %sub_ln36, i6 %It_buf_61_addr" [../LK_hls/src/lucas_kanade_hls.cpp:36]   --->   Operation 364 'store' 'store_ln36' <Predicate = (select_ln27_1 == 63) | (select_ln27_1 == 62) | (select_ln27_1 == 0)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 365 [1/1] (0.00ns)   --->   "%Ix_buf_addr = getelementptr i16 %Ix_buf, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 365 'getelementptr' 'Ix_buf_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 366 [1/1] (0.00ns)   --->   "%Ix_buf_1_addr = getelementptr i16 %Ix_buf_1, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 366 'getelementptr' 'Ix_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 367 [1/1] (0.00ns)   --->   "%Ix_buf_2_addr = getelementptr i16 %Ix_buf_2, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 367 'getelementptr' 'Ix_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 368 [1/1] (0.00ns)   --->   "%Ix_buf_3_addr = getelementptr i16 %Ix_buf_3, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 368 'getelementptr' 'Ix_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%Ix_buf_4_addr = getelementptr i16 %Ix_buf_4, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 369 'getelementptr' 'Ix_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 370 [1/1] (0.00ns)   --->   "%Ix_buf_5_addr = getelementptr i16 %Ix_buf_5, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 370 'getelementptr' 'Ix_buf_5_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 371 [1/1] (0.00ns)   --->   "%Ix_buf_6_addr = getelementptr i16 %Ix_buf_6, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 371 'getelementptr' 'Ix_buf_6_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 372 [1/1] (0.00ns)   --->   "%Ix_buf_7_addr = getelementptr i16 %Ix_buf_7, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 372 'getelementptr' 'Ix_buf_7_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 373 [1/1] (0.00ns)   --->   "%Ix_buf_8_addr = getelementptr i16 %Ix_buf_8, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 373 'getelementptr' 'Ix_buf_8_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 374 [1/1] (0.00ns)   --->   "%Ix_buf_9_addr = getelementptr i16 %Ix_buf_9, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 374 'getelementptr' 'Ix_buf_9_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 375 [1/1] (0.00ns)   --->   "%Ix_buf_10_addr = getelementptr i16 %Ix_buf_10, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 375 'getelementptr' 'Ix_buf_10_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 376 [1/1] (0.00ns)   --->   "%Ix_buf_11_addr = getelementptr i16 %Ix_buf_11, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 376 'getelementptr' 'Ix_buf_11_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 377 [1/1] (0.00ns)   --->   "%Ix_buf_12_addr = getelementptr i16 %Ix_buf_12, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 377 'getelementptr' 'Ix_buf_12_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 378 [1/1] (0.00ns)   --->   "%Ix_buf_13_addr = getelementptr i16 %Ix_buf_13, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 378 'getelementptr' 'Ix_buf_13_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 379 [1/1] (0.00ns)   --->   "%Ix_buf_14_addr = getelementptr i16 %Ix_buf_14, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 379 'getelementptr' 'Ix_buf_14_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 380 [1/1] (0.00ns)   --->   "%Ix_buf_15_addr = getelementptr i16 %Ix_buf_15, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 380 'getelementptr' 'Ix_buf_15_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 381 [1/1] (0.00ns)   --->   "%Ix_buf_16_addr = getelementptr i16 %Ix_buf_16, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 381 'getelementptr' 'Ix_buf_16_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 382 [1/1] (0.00ns)   --->   "%Ix_buf_17_addr = getelementptr i16 %Ix_buf_17, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 382 'getelementptr' 'Ix_buf_17_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 383 [1/1] (0.00ns)   --->   "%Ix_buf_18_addr = getelementptr i16 %Ix_buf_18, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 383 'getelementptr' 'Ix_buf_18_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 384 [1/1] (0.00ns)   --->   "%Ix_buf_19_addr = getelementptr i16 %Ix_buf_19, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 384 'getelementptr' 'Ix_buf_19_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 385 [1/1] (0.00ns)   --->   "%Ix_buf_20_addr = getelementptr i16 %Ix_buf_20, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 385 'getelementptr' 'Ix_buf_20_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 386 [1/1] (0.00ns)   --->   "%Ix_buf_21_addr = getelementptr i16 %Ix_buf_21, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 386 'getelementptr' 'Ix_buf_21_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 387 [1/1] (0.00ns)   --->   "%Ix_buf_22_addr = getelementptr i16 %Ix_buf_22, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 387 'getelementptr' 'Ix_buf_22_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 388 [1/1] (0.00ns)   --->   "%Ix_buf_23_addr = getelementptr i16 %Ix_buf_23, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 388 'getelementptr' 'Ix_buf_23_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 389 [1/1] (0.00ns)   --->   "%Ix_buf_24_addr = getelementptr i16 %Ix_buf_24, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 389 'getelementptr' 'Ix_buf_24_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 390 [1/1] (0.00ns)   --->   "%Ix_buf_25_addr = getelementptr i16 %Ix_buf_25, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 390 'getelementptr' 'Ix_buf_25_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 391 [1/1] (0.00ns)   --->   "%Ix_buf_26_addr = getelementptr i16 %Ix_buf_26, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 391 'getelementptr' 'Ix_buf_26_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 392 [1/1] (0.00ns)   --->   "%Ix_buf_27_addr = getelementptr i16 %Ix_buf_27, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 392 'getelementptr' 'Ix_buf_27_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 393 [1/1] (0.00ns)   --->   "%Ix_buf_28_addr = getelementptr i16 %Ix_buf_28, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 393 'getelementptr' 'Ix_buf_28_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 394 [1/1] (0.00ns)   --->   "%Ix_buf_29_addr = getelementptr i16 %Ix_buf_29, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 394 'getelementptr' 'Ix_buf_29_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 395 [1/1] (0.00ns)   --->   "%Ix_buf_30_addr = getelementptr i16 %Ix_buf_30, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 395 'getelementptr' 'Ix_buf_30_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 396 [1/1] (0.00ns)   --->   "%Ix_buf_31_addr = getelementptr i16 %Ix_buf_31, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 396 'getelementptr' 'Ix_buf_31_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 397 [1/1] (0.00ns)   --->   "%Ix_buf_32_addr = getelementptr i16 %Ix_buf_32, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 397 'getelementptr' 'Ix_buf_32_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 398 [1/1] (0.00ns)   --->   "%Ix_buf_33_addr = getelementptr i16 %Ix_buf_33, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 398 'getelementptr' 'Ix_buf_33_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 399 [1/1] (0.00ns)   --->   "%Ix_buf_34_addr = getelementptr i16 %Ix_buf_34, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 399 'getelementptr' 'Ix_buf_34_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 400 [1/1] (0.00ns)   --->   "%Ix_buf_35_addr = getelementptr i16 %Ix_buf_35, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 400 'getelementptr' 'Ix_buf_35_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 401 [1/1] (0.00ns)   --->   "%Ix_buf_36_addr = getelementptr i16 %Ix_buf_36, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 401 'getelementptr' 'Ix_buf_36_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 402 [1/1] (0.00ns)   --->   "%Ix_buf_37_addr = getelementptr i16 %Ix_buf_37, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 402 'getelementptr' 'Ix_buf_37_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 403 [1/1] (0.00ns)   --->   "%Ix_buf_38_addr = getelementptr i16 %Ix_buf_38, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 403 'getelementptr' 'Ix_buf_38_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 404 [1/1] (0.00ns)   --->   "%Ix_buf_39_addr = getelementptr i16 %Ix_buf_39, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 404 'getelementptr' 'Ix_buf_39_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 405 [1/1] (0.00ns)   --->   "%Ix_buf_40_addr = getelementptr i16 %Ix_buf_40, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 405 'getelementptr' 'Ix_buf_40_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 406 [1/1] (0.00ns)   --->   "%Ix_buf_41_addr = getelementptr i16 %Ix_buf_41, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 406 'getelementptr' 'Ix_buf_41_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 407 [1/1] (0.00ns)   --->   "%Ix_buf_42_addr = getelementptr i16 %Ix_buf_42, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 407 'getelementptr' 'Ix_buf_42_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 408 [1/1] (0.00ns)   --->   "%Ix_buf_43_addr = getelementptr i16 %Ix_buf_43, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 408 'getelementptr' 'Ix_buf_43_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 409 [1/1] (0.00ns)   --->   "%Ix_buf_44_addr = getelementptr i16 %Ix_buf_44, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 409 'getelementptr' 'Ix_buf_44_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 410 [1/1] (0.00ns)   --->   "%Ix_buf_45_addr = getelementptr i16 %Ix_buf_45, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 410 'getelementptr' 'Ix_buf_45_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 411 [1/1] (0.00ns)   --->   "%Ix_buf_46_addr = getelementptr i16 %Ix_buf_46, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 411 'getelementptr' 'Ix_buf_46_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 412 [1/1] (0.00ns)   --->   "%Ix_buf_47_addr = getelementptr i16 %Ix_buf_47, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 412 'getelementptr' 'Ix_buf_47_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 413 [1/1] (0.00ns)   --->   "%Ix_buf_48_addr = getelementptr i16 %Ix_buf_48, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 413 'getelementptr' 'Ix_buf_48_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 414 [1/1] (0.00ns)   --->   "%Ix_buf_49_addr = getelementptr i16 %Ix_buf_49, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 414 'getelementptr' 'Ix_buf_49_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 415 [1/1] (0.00ns)   --->   "%Ix_buf_50_addr = getelementptr i16 %Ix_buf_50, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 415 'getelementptr' 'Ix_buf_50_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 416 [1/1] (0.00ns)   --->   "%Ix_buf_51_addr = getelementptr i16 %Ix_buf_51, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 416 'getelementptr' 'Ix_buf_51_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 417 [1/1] (0.00ns)   --->   "%Ix_buf_52_addr = getelementptr i16 %Ix_buf_52, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 417 'getelementptr' 'Ix_buf_52_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 418 [1/1] (0.00ns)   --->   "%Ix_buf_53_addr = getelementptr i16 %Ix_buf_53, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 418 'getelementptr' 'Ix_buf_53_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 419 [1/1] (0.00ns)   --->   "%Ix_buf_54_addr = getelementptr i16 %Ix_buf_54, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 419 'getelementptr' 'Ix_buf_54_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 420 [1/1] (0.00ns)   --->   "%Ix_buf_55_addr = getelementptr i16 %Ix_buf_55, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 420 'getelementptr' 'Ix_buf_55_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 421 [1/1] (0.00ns)   --->   "%Ix_buf_56_addr = getelementptr i16 %Ix_buf_56, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 421 'getelementptr' 'Ix_buf_56_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 422 [1/1] (0.00ns)   --->   "%Ix_buf_57_addr = getelementptr i16 %Ix_buf_57, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 422 'getelementptr' 'Ix_buf_57_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 423 [1/1] (0.00ns)   --->   "%Ix_buf_58_addr = getelementptr i16 %Ix_buf_58, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 423 'getelementptr' 'Ix_buf_58_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 424 [1/1] (0.00ns)   --->   "%Ix_buf_59_addr = getelementptr i16 %Ix_buf_59, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 424 'getelementptr' 'Ix_buf_59_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 425 [1/1] (0.00ns)   --->   "%Ix_buf_60_addr = getelementptr i16 %Ix_buf_60, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 425 'getelementptr' 'Ix_buf_60_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 426 [1/1] (0.00ns)   --->   "%Ix_buf_61_addr = getelementptr i16 %Ix_buf_61, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 426 'getelementptr' 'Ix_buf_61_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln31_2 = sext i17 %sub_ln31" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 427 'sext' 'sext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln31_3 = sext i16 %gmem_addr_3_read_2" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 428 'sext' 'sext_ln31_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln31_3 = add i18 %sext_ln31_2, i18 %sext_ln31_3" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 429 'add' 'add_ln31_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.28> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln31_6 = sext i16 %gmem_addr_3_read" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 430 'sext' 'sext_ln31_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 431 [1/1] (2.57ns) (root node of TernaryAdder)   --->   "%sub_ln31_1 = sub i18 %add_ln31_3, i18 %sext_ln31_6" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 431 'sub' 'sub_ln31_1' <Predicate = true> <Delay = 2.57> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.28> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln31_1, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:31]   --->   Operation 432 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 433 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_4_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_4" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 433 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 434 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 434 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 435 [2/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_6, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 435 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 436 [3/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 436 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 437 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_60_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 437 'store' 'store_ln30' <Predicate = (select_ln27_1 == 61)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 438 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_59_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 438 'store' 'store_ln30' <Predicate = (select_ln27_1 == 60)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 439 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_58_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 439 'store' 'store_ln30' <Predicate = (select_ln27_1 == 59)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 440 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_57_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 440 'store' 'store_ln30' <Predicate = (select_ln27_1 == 58)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 441 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_56_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 441 'store' 'store_ln30' <Predicate = (select_ln27_1 == 57)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 442 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_55_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 442 'store' 'store_ln30' <Predicate = (select_ln27_1 == 56)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 443 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_54_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 443 'store' 'store_ln30' <Predicate = (select_ln27_1 == 55)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 444 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_53_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 444 'store' 'store_ln30' <Predicate = (select_ln27_1 == 54)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 445 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_52_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 445 'store' 'store_ln30' <Predicate = (select_ln27_1 == 53)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 446 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_51_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 446 'store' 'store_ln30' <Predicate = (select_ln27_1 == 52)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 447 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_50_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 447 'store' 'store_ln30' <Predicate = (select_ln27_1 == 51)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 448 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_49_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 448 'store' 'store_ln30' <Predicate = (select_ln27_1 == 50)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 449 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_48_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 449 'store' 'store_ln30' <Predicate = (select_ln27_1 == 49)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 450 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_47_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 450 'store' 'store_ln30' <Predicate = (select_ln27_1 == 48)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 451 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_46_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 451 'store' 'store_ln30' <Predicate = (select_ln27_1 == 47)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 452 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_45_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 452 'store' 'store_ln30' <Predicate = (select_ln27_1 == 46)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 453 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_44_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 453 'store' 'store_ln30' <Predicate = (select_ln27_1 == 45)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 454 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_43_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 454 'store' 'store_ln30' <Predicate = (select_ln27_1 == 44)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 455 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_42_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 455 'store' 'store_ln30' <Predicate = (select_ln27_1 == 43)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 456 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_41_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 456 'store' 'store_ln30' <Predicate = (select_ln27_1 == 42)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 457 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_40_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 457 'store' 'store_ln30' <Predicate = (select_ln27_1 == 41)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 458 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_39_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 458 'store' 'store_ln30' <Predicate = (select_ln27_1 == 40)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 459 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_38_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 459 'store' 'store_ln30' <Predicate = (select_ln27_1 == 39)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 460 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_37_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 460 'store' 'store_ln30' <Predicate = (select_ln27_1 == 38)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 461 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_36_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 461 'store' 'store_ln30' <Predicate = (select_ln27_1 == 37)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 462 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_35_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 462 'store' 'store_ln30' <Predicate = (select_ln27_1 == 36)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 463 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_34_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 463 'store' 'store_ln30' <Predicate = (select_ln27_1 == 35)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 464 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_33_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 464 'store' 'store_ln30' <Predicate = (select_ln27_1 == 34)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 465 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_32_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 465 'store' 'store_ln30' <Predicate = (select_ln27_1 == 33)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 466 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_31_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 466 'store' 'store_ln30' <Predicate = (select_ln27_1 == 32)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 467 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_30_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 467 'store' 'store_ln30' <Predicate = (select_ln27_1 == 31)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 468 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_29_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 468 'store' 'store_ln30' <Predicate = (select_ln27_1 == 30)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 469 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_28_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 469 'store' 'store_ln30' <Predicate = (select_ln27_1 == 29)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 470 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_27_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 470 'store' 'store_ln30' <Predicate = (select_ln27_1 == 28)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 471 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_26_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 471 'store' 'store_ln30' <Predicate = (select_ln27_1 == 27)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 472 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_25_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 472 'store' 'store_ln30' <Predicate = (select_ln27_1 == 26)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 473 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_24_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 473 'store' 'store_ln30' <Predicate = (select_ln27_1 == 25)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 474 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_23_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 474 'store' 'store_ln30' <Predicate = (select_ln27_1 == 24)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 475 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_22_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 475 'store' 'store_ln30' <Predicate = (select_ln27_1 == 23)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 476 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_21_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 476 'store' 'store_ln30' <Predicate = (select_ln27_1 == 22)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 477 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_20_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 477 'store' 'store_ln30' <Predicate = (select_ln27_1 == 21)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 478 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_19_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 478 'store' 'store_ln30' <Predicate = (select_ln27_1 == 20)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 479 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_18_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 479 'store' 'store_ln30' <Predicate = (select_ln27_1 == 19)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 480 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_17_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 480 'store' 'store_ln30' <Predicate = (select_ln27_1 == 18)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 481 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_16_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 481 'store' 'store_ln30' <Predicate = (select_ln27_1 == 17)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 482 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_15_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 482 'store' 'store_ln30' <Predicate = (select_ln27_1 == 16)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 483 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_14_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 483 'store' 'store_ln30' <Predicate = (select_ln27_1 == 15)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 484 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_13_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 484 'store' 'store_ln30' <Predicate = (select_ln27_1 == 14)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 485 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_12_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 485 'store' 'store_ln30' <Predicate = (select_ln27_1 == 13)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 486 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_11_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 486 'store' 'store_ln30' <Predicate = (select_ln27_1 == 12)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 487 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_10_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 487 'store' 'store_ln30' <Predicate = (select_ln27_1 == 11)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 488 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_9_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 488 'store' 'store_ln30' <Predicate = (select_ln27_1 == 10)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 489 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_8_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 489 'store' 'store_ln30' <Predicate = (select_ln27_1 == 9)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 490 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_7_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 490 'store' 'store_ln30' <Predicate = (select_ln27_1 == 8)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 491 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_6_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 491 'store' 'store_ln30' <Predicate = (select_ln27_1 == 7)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 492 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_5_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 492 'store' 'store_ln30' <Predicate = (select_ln27_1 == 6)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 493 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_4_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 493 'store' 'store_ln30' <Predicate = (select_ln27_1 == 5)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 494 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_3_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 494 'store' 'store_ln30' <Predicate = (select_ln27_1 == 4)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 495 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_2_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 495 'store' 'store_ln30' <Predicate = (select_ln27_1 == 3)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 496 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_1_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 496 'store' 'store_ln30' <Predicate = (select_ln27_1 == 2)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 497 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 497 'store' 'store_ln30' <Predicate = (select_ln27_1 == 1)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 498 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln30 = store i16 %trunc_ln1, i6 %Ix_buf_61_addr" [../LK_hls/src/lucas_kanade_hls.cpp:30]   --->   Operation 498 'store' 'store_ln30' <Predicate = (select_ln27_1 == 63) | (select_ln27_1 == 62) | (select_ln27_1 == 0)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 499 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_5_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 499 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 500 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_6, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 500 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 501 [2/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 501 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i16 %gmem_addr_4_read" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 502 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i16 %gmem_addr_5_read" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 503 'sext' 'sext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 504 [1/1] (1.48ns)   --->   "%sub_ln34 = sub i17 %sext_ln34, i17 %sext_ln34_1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 504 'sub' 'sub_ln34' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 505 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_6_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_6" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 505 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 506 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_7, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 506 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 507 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_7_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_7" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 507 'read' 'gmem_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 5.23>
ST_20 : Operation 508 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_1_VITIS_LOOP_28_2_str"   --->   Operation 508 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 509 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3844, i64 3844, i64 3844"   --->   Operation 509 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 510 [1/1] (0.00ns)   --->   "%Iy_buf_addr = getelementptr i16 %Iy_buf, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 510 'getelementptr' 'Iy_buf_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 511 [1/1] (0.00ns)   --->   "%Iy_buf_1_addr = getelementptr i16 %Iy_buf_1, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 511 'getelementptr' 'Iy_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 512 [1/1] (0.00ns)   --->   "%Iy_buf_2_addr = getelementptr i16 %Iy_buf_2, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 512 'getelementptr' 'Iy_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 513 [1/1] (0.00ns)   --->   "%Iy_buf_3_addr = getelementptr i16 %Iy_buf_3, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 513 'getelementptr' 'Iy_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 514 [1/1] (0.00ns)   --->   "%Iy_buf_4_addr = getelementptr i16 %Iy_buf_4, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 514 'getelementptr' 'Iy_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 515 [1/1] (0.00ns)   --->   "%Iy_buf_5_addr = getelementptr i16 %Iy_buf_5, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 515 'getelementptr' 'Iy_buf_5_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 516 [1/1] (0.00ns)   --->   "%Iy_buf_6_addr = getelementptr i16 %Iy_buf_6, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 516 'getelementptr' 'Iy_buf_6_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 517 [1/1] (0.00ns)   --->   "%Iy_buf_7_addr = getelementptr i16 %Iy_buf_7, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 517 'getelementptr' 'Iy_buf_7_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 518 [1/1] (0.00ns)   --->   "%Iy_buf_8_addr = getelementptr i16 %Iy_buf_8, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 518 'getelementptr' 'Iy_buf_8_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 519 [1/1] (0.00ns)   --->   "%Iy_buf_9_addr = getelementptr i16 %Iy_buf_9, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 519 'getelementptr' 'Iy_buf_9_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 520 [1/1] (0.00ns)   --->   "%Iy_buf_10_addr = getelementptr i16 %Iy_buf_10, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 520 'getelementptr' 'Iy_buf_10_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 521 [1/1] (0.00ns)   --->   "%Iy_buf_11_addr = getelementptr i16 %Iy_buf_11, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 521 'getelementptr' 'Iy_buf_11_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 522 [1/1] (0.00ns)   --->   "%Iy_buf_12_addr = getelementptr i16 %Iy_buf_12, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 522 'getelementptr' 'Iy_buf_12_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 523 [1/1] (0.00ns)   --->   "%Iy_buf_13_addr = getelementptr i16 %Iy_buf_13, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 523 'getelementptr' 'Iy_buf_13_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 524 [1/1] (0.00ns)   --->   "%Iy_buf_14_addr = getelementptr i16 %Iy_buf_14, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 524 'getelementptr' 'Iy_buf_14_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 525 [1/1] (0.00ns)   --->   "%Iy_buf_15_addr = getelementptr i16 %Iy_buf_15, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 525 'getelementptr' 'Iy_buf_15_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 526 [1/1] (0.00ns)   --->   "%Iy_buf_16_addr = getelementptr i16 %Iy_buf_16, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 526 'getelementptr' 'Iy_buf_16_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 527 [1/1] (0.00ns)   --->   "%Iy_buf_17_addr = getelementptr i16 %Iy_buf_17, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 527 'getelementptr' 'Iy_buf_17_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 528 [1/1] (0.00ns)   --->   "%Iy_buf_18_addr = getelementptr i16 %Iy_buf_18, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 528 'getelementptr' 'Iy_buf_18_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 529 [1/1] (0.00ns)   --->   "%Iy_buf_19_addr = getelementptr i16 %Iy_buf_19, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 529 'getelementptr' 'Iy_buf_19_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 530 [1/1] (0.00ns)   --->   "%Iy_buf_20_addr = getelementptr i16 %Iy_buf_20, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 530 'getelementptr' 'Iy_buf_20_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 531 [1/1] (0.00ns)   --->   "%Iy_buf_21_addr = getelementptr i16 %Iy_buf_21, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 531 'getelementptr' 'Iy_buf_21_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 532 [1/1] (0.00ns)   --->   "%Iy_buf_22_addr = getelementptr i16 %Iy_buf_22, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 532 'getelementptr' 'Iy_buf_22_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 533 [1/1] (0.00ns)   --->   "%Iy_buf_23_addr = getelementptr i16 %Iy_buf_23, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 533 'getelementptr' 'Iy_buf_23_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 534 [1/1] (0.00ns)   --->   "%Iy_buf_24_addr = getelementptr i16 %Iy_buf_24, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 534 'getelementptr' 'Iy_buf_24_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 535 [1/1] (0.00ns)   --->   "%Iy_buf_25_addr = getelementptr i16 %Iy_buf_25, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 535 'getelementptr' 'Iy_buf_25_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 536 [1/1] (0.00ns)   --->   "%Iy_buf_26_addr = getelementptr i16 %Iy_buf_26, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 536 'getelementptr' 'Iy_buf_26_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 537 [1/1] (0.00ns)   --->   "%Iy_buf_27_addr = getelementptr i16 %Iy_buf_27, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 537 'getelementptr' 'Iy_buf_27_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 538 [1/1] (0.00ns)   --->   "%Iy_buf_28_addr = getelementptr i16 %Iy_buf_28, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 538 'getelementptr' 'Iy_buf_28_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 539 [1/1] (0.00ns)   --->   "%Iy_buf_29_addr = getelementptr i16 %Iy_buf_29, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 539 'getelementptr' 'Iy_buf_29_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 540 [1/1] (0.00ns)   --->   "%Iy_buf_30_addr = getelementptr i16 %Iy_buf_30, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 540 'getelementptr' 'Iy_buf_30_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 541 [1/1] (0.00ns)   --->   "%Iy_buf_31_addr = getelementptr i16 %Iy_buf_31, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 541 'getelementptr' 'Iy_buf_31_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 542 [1/1] (0.00ns)   --->   "%Iy_buf_32_addr = getelementptr i16 %Iy_buf_32, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 542 'getelementptr' 'Iy_buf_32_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 543 [1/1] (0.00ns)   --->   "%Iy_buf_33_addr = getelementptr i16 %Iy_buf_33, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 543 'getelementptr' 'Iy_buf_33_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 544 [1/1] (0.00ns)   --->   "%Iy_buf_34_addr = getelementptr i16 %Iy_buf_34, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 544 'getelementptr' 'Iy_buf_34_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 545 [1/1] (0.00ns)   --->   "%Iy_buf_35_addr = getelementptr i16 %Iy_buf_35, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 545 'getelementptr' 'Iy_buf_35_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 546 [1/1] (0.00ns)   --->   "%Iy_buf_36_addr = getelementptr i16 %Iy_buf_36, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 546 'getelementptr' 'Iy_buf_36_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 547 [1/1] (0.00ns)   --->   "%Iy_buf_37_addr = getelementptr i16 %Iy_buf_37, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 547 'getelementptr' 'Iy_buf_37_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 548 [1/1] (0.00ns)   --->   "%Iy_buf_38_addr = getelementptr i16 %Iy_buf_38, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 548 'getelementptr' 'Iy_buf_38_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 549 [1/1] (0.00ns)   --->   "%Iy_buf_39_addr = getelementptr i16 %Iy_buf_39, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 549 'getelementptr' 'Iy_buf_39_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 550 [1/1] (0.00ns)   --->   "%Iy_buf_40_addr = getelementptr i16 %Iy_buf_40, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 550 'getelementptr' 'Iy_buf_40_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 551 [1/1] (0.00ns)   --->   "%Iy_buf_41_addr = getelementptr i16 %Iy_buf_41, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 551 'getelementptr' 'Iy_buf_41_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 552 [1/1] (0.00ns)   --->   "%Iy_buf_42_addr = getelementptr i16 %Iy_buf_42, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 552 'getelementptr' 'Iy_buf_42_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 553 [1/1] (0.00ns)   --->   "%Iy_buf_43_addr = getelementptr i16 %Iy_buf_43, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 553 'getelementptr' 'Iy_buf_43_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 554 [1/1] (0.00ns)   --->   "%Iy_buf_44_addr = getelementptr i16 %Iy_buf_44, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 554 'getelementptr' 'Iy_buf_44_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 555 [1/1] (0.00ns)   --->   "%Iy_buf_45_addr = getelementptr i16 %Iy_buf_45, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 555 'getelementptr' 'Iy_buf_45_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 556 [1/1] (0.00ns)   --->   "%Iy_buf_46_addr = getelementptr i16 %Iy_buf_46, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 556 'getelementptr' 'Iy_buf_46_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 557 [1/1] (0.00ns)   --->   "%Iy_buf_47_addr = getelementptr i16 %Iy_buf_47, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 557 'getelementptr' 'Iy_buf_47_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 558 [1/1] (0.00ns)   --->   "%Iy_buf_48_addr = getelementptr i16 %Iy_buf_48, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 558 'getelementptr' 'Iy_buf_48_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 559 [1/1] (0.00ns)   --->   "%Iy_buf_49_addr = getelementptr i16 %Iy_buf_49, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 559 'getelementptr' 'Iy_buf_49_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 560 [1/1] (0.00ns)   --->   "%Iy_buf_50_addr = getelementptr i16 %Iy_buf_50, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 560 'getelementptr' 'Iy_buf_50_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 561 [1/1] (0.00ns)   --->   "%Iy_buf_51_addr = getelementptr i16 %Iy_buf_51, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 561 'getelementptr' 'Iy_buf_51_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 562 [1/1] (0.00ns)   --->   "%Iy_buf_52_addr = getelementptr i16 %Iy_buf_52, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 562 'getelementptr' 'Iy_buf_52_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 563 [1/1] (0.00ns)   --->   "%Iy_buf_53_addr = getelementptr i16 %Iy_buf_53, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 563 'getelementptr' 'Iy_buf_53_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 564 [1/1] (0.00ns)   --->   "%Iy_buf_54_addr = getelementptr i16 %Iy_buf_54, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 564 'getelementptr' 'Iy_buf_54_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 565 [1/1] (0.00ns)   --->   "%Iy_buf_55_addr = getelementptr i16 %Iy_buf_55, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 565 'getelementptr' 'Iy_buf_55_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 566 [1/1] (0.00ns)   --->   "%Iy_buf_56_addr = getelementptr i16 %Iy_buf_56, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 566 'getelementptr' 'Iy_buf_56_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 567 [1/1] (0.00ns)   --->   "%Iy_buf_57_addr = getelementptr i16 %Iy_buf_57, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 567 'getelementptr' 'Iy_buf_57_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 568 [1/1] (0.00ns)   --->   "%Iy_buf_58_addr = getelementptr i16 %Iy_buf_58, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 568 'getelementptr' 'Iy_buf_58_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 569 [1/1] (0.00ns)   --->   "%Iy_buf_59_addr = getelementptr i16 %Iy_buf_59, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 569 'getelementptr' 'Iy_buf_59_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 570 [1/1] (0.00ns)   --->   "%Iy_buf_60_addr = getelementptr i16 %Iy_buf_60, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 570 'getelementptr' 'Iy_buf_60_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 571 [1/1] (0.00ns)   --->   "%Iy_buf_61_addr = getelementptr i16 %Iy_buf_61, i64 0, i64 %zext_ln27" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 571 'getelementptr' 'Iy_buf_61_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 572 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [../LK_hls/src/lucas_kanade_hls.cpp:29]   --->   Operation 572 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln34_2 = sext i17 %sub_ln34" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 573 'sext' 'sext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln34_3 = sext i16 %gmem_addr_6_read" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 574 'sext' 'sext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 575 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_4 = add i18 %sext_ln34_2, i18 %sext_ln34_3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 575 'add' 'add_ln34_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.28> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln34_4 = sext i16 %gmem_addr_7_read" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 576 'sext' 'sext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 577 [1/1] (2.57ns) (root node of TernaryAdder)   --->   "%sub_ln34_1 = sub i18 %add_ln34_4, i18 %sext_ln34_4" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 577 'sub' 'sub_ln34_1' <Predicate = true> <Delay = 2.57> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.28> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_1, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 578 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 579 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_60_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 579 'store' 'store_ln33' <Predicate = (select_ln27_1 == 61)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 580 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_59_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 580 'store' 'store_ln33' <Predicate = (select_ln27_1 == 60)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 581 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_58_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 581 'store' 'store_ln33' <Predicate = (select_ln27_1 == 59)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 582 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_57_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 582 'store' 'store_ln33' <Predicate = (select_ln27_1 == 58)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 583 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_56_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 583 'store' 'store_ln33' <Predicate = (select_ln27_1 == 57)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 584 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_55_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 584 'store' 'store_ln33' <Predicate = (select_ln27_1 == 56)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 585 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_54_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 585 'store' 'store_ln33' <Predicate = (select_ln27_1 == 55)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 586 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_53_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 586 'store' 'store_ln33' <Predicate = (select_ln27_1 == 54)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 587 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_52_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 587 'store' 'store_ln33' <Predicate = (select_ln27_1 == 53)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 588 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_51_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 588 'store' 'store_ln33' <Predicate = (select_ln27_1 == 52)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 589 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_50_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 589 'store' 'store_ln33' <Predicate = (select_ln27_1 == 51)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 590 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_49_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 590 'store' 'store_ln33' <Predicate = (select_ln27_1 == 50)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 591 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_48_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 591 'store' 'store_ln33' <Predicate = (select_ln27_1 == 49)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 592 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_47_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 592 'store' 'store_ln33' <Predicate = (select_ln27_1 == 48)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 593 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_46_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 593 'store' 'store_ln33' <Predicate = (select_ln27_1 == 47)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 594 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_45_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 594 'store' 'store_ln33' <Predicate = (select_ln27_1 == 46)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 595 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_44_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 595 'store' 'store_ln33' <Predicate = (select_ln27_1 == 45)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 596 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_43_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 596 'store' 'store_ln33' <Predicate = (select_ln27_1 == 44)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 597 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_42_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 597 'store' 'store_ln33' <Predicate = (select_ln27_1 == 43)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 598 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_41_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 598 'store' 'store_ln33' <Predicate = (select_ln27_1 == 42)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 599 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_40_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 599 'store' 'store_ln33' <Predicate = (select_ln27_1 == 41)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 600 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_39_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 600 'store' 'store_ln33' <Predicate = (select_ln27_1 == 40)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 601 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_38_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 601 'store' 'store_ln33' <Predicate = (select_ln27_1 == 39)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 602 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_37_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 602 'store' 'store_ln33' <Predicate = (select_ln27_1 == 38)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 603 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_36_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 603 'store' 'store_ln33' <Predicate = (select_ln27_1 == 37)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 604 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_35_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 604 'store' 'store_ln33' <Predicate = (select_ln27_1 == 36)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 605 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_34_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 605 'store' 'store_ln33' <Predicate = (select_ln27_1 == 35)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 606 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_33_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 606 'store' 'store_ln33' <Predicate = (select_ln27_1 == 34)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 607 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_32_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 607 'store' 'store_ln33' <Predicate = (select_ln27_1 == 33)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 608 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_31_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 608 'store' 'store_ln33' <Predicate = (select_ln27_1 == 32)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 609 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_30_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 609 'store' 'store_ln33' <Predicate = (select_ln27_1 == 31)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 610 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_29_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 610 'store' 'store_ln33' <Predicate = (select_ln27_1 == 30)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 611 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_28_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 611 'store' 'store_ln33' <Predicate = (select_ln27_1 == 29)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 612 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_27_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 612 'store' 'store_ln33' <Predicate = (select_ln27_1 == 28)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 613 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_26_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 613 'store' 'store_ln33' <Predicate = (select_ln27_1 == 27)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 614 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_25_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 614 'store' 'store_ln33' <Predicate = (select_ln27_1 == 26)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 615 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_24_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 615 'store' 'store_ln33' <Predicate = (select_ln27_1 == 25)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 616 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_23_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 616 'store' 'store_ln33' <Predicate = (select_ln27_1 == 24)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 617 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_22_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 617 'store' 'store_ln33' <Predicate = (select_ln27_1 == 23)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 618 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_21_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 618 'store' 'store_ln33' <Predicate = (select_ln27_1 == 22)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 619 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_20_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 619 'store' 'store_ln33' <Predicate = (select_ln27_1 == 21)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 620 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_19_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 620 'store' 'store_ln33' <Predicate = (select_ln27_1 == 20)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 621 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_18_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 621 'store' 'store_ln33' <Predicate = (select_ln27_1 == 19)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 622 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_17_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 622 'store' 'store_ln33' <Predicate = (select_ln27_1 == 18)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 623 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_16_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 623 'store' 'store_ln33' <Predicate = (select_ln27_1 == 17)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 624 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_15_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 624 'store' 'store_ln33' <Predicate = (select_ln27_1 == 16)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 625 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_14_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 625 'store' 'store_ln33' <Predicate = (select_ln27_1 == 15)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 626 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_13_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 626 'store' 'store_ln33' <Predicate = (select_ln27_1 == 14)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 627 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_12_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 627 'store' 'store_ln33' <Predicate = (select_ln27_1 == 13)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 628 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_11_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 628 'store' 'store_ln33' <Predicate = (select_ln27_1 == 12)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 629 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_10_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 629 'store' 'store_ln33' <Predicate = (select_ln27_1 == 11)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 630 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_9_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 630 'store' 'store_ln33' <Predicate = (select_ln27_1 == 10)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 631 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_8_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 631 'store' 'store_ln33' <Predicate = (select_ln27_1 == 9)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 632 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_7_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 632 'store' 'store_ln33' <Predicate = (select_ln27_1 == 8)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 633 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_6_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 633 'store' 'store_ln33' <Predicate = (select_ln27_1 == 7)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 634 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_5_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 634 'store' 'store_ln33' <Predicate = (select_ln27_1 == 6)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 635 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_4_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 635 'store' 'store_ln33' <Predicate = (select_ln27_1 == 5)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 636 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_3_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 636 'store' 'store_ln33' <Predicate = (select_ln27_1 == 4)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 637 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_2_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 637 'store' 'store_ln33' <Predicate = (select_ln27_1 == 3)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 638 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_1_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 638 'store' 'store_ln33' <Predicate = (select_ln27_1 == 2)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 639 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 639 'store' 'store_ln33' <Predicate = (select_ln27_1 == 1)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 640 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln33 = store i16 %trunc_ln2, i6 %Iy_buf_61_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 640 'store' 'store_ln33' <Predicate = (select_ln27_1 == 63) | (select_ln27_1 == 62) | (select_ln27_1 == 0)> <Delay = 2.66> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.281ns
The critical path consists of the following:
	'store' operation ('store_ln27', ../LK_hls/src/lucas_kanade_hls.cpp:27) of constant 1 6 bit on local variable 'i', ../LK_hls/src/lucas_kanade_hls.cpp:27 [205]  (1.029 ns)
	'load' operation 6 bit ('i_load', ../LK_hls/src/lucas_kanade_hls.cpp:34) on local variable 'i', ../LK_hls/src/lucas_kanade_hls.cpp:27 [219]  (0.000 ns)
	'add' operation 6 bit ('add_ln34', ../LK_hls/src/lucas_kanade_hls.cpp:34) [227]  (1.356 ns)
	'select' operation 6 bit ('select_ln27_3', ../LK_hls/src/lucas_kanade_hls.cpp:27) [228]  (0.656 ns)
	'add' operation 64 bit ('add_ln28_1', ../LK_hls/src/lucas_kanade_hls.cpp:28) [439]  (3.240 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 16 bit ('gmem_addr', ../LK_hls/src/lucas_kanade_hls.cpp:31) [445]  (0.000 ns)
	bus request operation ('gmem_load_req', ../LK_hls/src/lucas_kanade_hls.cpp:31) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:31) [446]  (0.000 ns)
	blocking operation 7.3 ns on control path)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', ../LK_hls/src/lucas_kanade_hls.cpp:31) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:31) [446]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', ../LK_hls/src/lucas_kanade_hls.cpp:31) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:31) [447]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', ../LK_hls/src/lucas_kanade_hls.cpp:31) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:31) [451]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', ../LK_hls/src/lucas_kanade_hls.cpp:31) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:31) [455]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', ../LK_hls/src/lucas_kanade_hls.cpp:31) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:31) [464]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read_1', ../LK_hls/src/lucas_kanade_hls.cpp:31) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:31) [465]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read_2', ../LK_hls/src/lucas_kanade_hls.cpp:31) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:31) [466]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [475]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [480]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [487]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [493]  (7.300 ns)

 <State 20>: 5.237ns
The critical path consists of the following:
	'add' operation 18 bit ('add_ln34_4', ../LK_hls/src/lucas_kanade_hls.cpp:34) [489]  (0.000 ns)
	'sub' operation 18 bit ('sub_ln34_1', ../LK_hls/src/lucas_kanade_hls.cpp:34) [495]  (2.573 ns)
	'store' operation ('store_ln33', ../LK_hls/src/lucas_kanade_hls.cpp:33) of variable 'trunc_ln2', ../LK_hls/src/lucas_kanade_hls.cpp:34 16 bit on array 'Iy_buf_58' [511]  (2.664 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
