Analysis & Synthesis report for CPU
Wed May 11 22:15:59 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qom2:auto_generated
 16. Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component
 18. altsyncram Parameter Settings by Entity Instance
 19. lpm_mult Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "lfsr16:lfsr16_inst"
 21. Port Connectivity Checks: "core:core_inst|alu:alu_inst|mult:mult_inst"
 22. Port Connectivity Checks: "core:core_inst"
 23. Port Connectivity Checks: "ram:ram_inst"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 11 22:15:59 2016      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; CPU                                        ;
; Top-level Entity Name              ; top                                        ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 2,678                                      ;
;     Total combinational functions  ; 2,345                                      ;
;     Dedicated logic registers      ; 493                                        ;
; Total registers                    ; 493                                        ;
; Total pins                         ; 37                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 65,536                                     ;
; Embedded Multiplier 9-bit elements ; 6                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; top                ; CPU                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+-----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+-----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; src/lfsr16.v                      ; yes             ; User Verilog HDL File                  ; /home/vvvv/cpu-m/verilog/src/lfsr16.v                                        ;         ;
; src/matrix_driver.v               ; yes             ; User Verilog HDL File                  ; /home/vvvv/cpu-m/verilog/src/matrix_driver.v                                 ;         ;
; ram.v                             ; yes             ; User Wizard-Generated File             ; /home/vvvv/cpu-m/verilog/ram.v                                               ;         ;
; mult.v                            ; yes             ; User Wizard-Generated File             ; /home/vvvv/cpu-m/verilog/mult.v                                              ;         ;
; src/regfile.v                     ; yes             ; User Verilog HDL File                  ; /home/vvvv/cpu-m/verilog/src/regfile.v                                       ;         ;
; src/alu.v                         ; yes             ; User Verilog HDL File                  ; /home/vvvv/cpu-m/verilog/src/alu.v                                           ;         ;
; src/core.v                        ; yes             ; User Verilog HDL File                  ; /home/vvvv/cpu-m/verilog/src/core.v                                          ;         ;
; src/top.v                         ; yes             ; User Verilog HDL File                  ; /home/vvvv/cpu-m/verilog/src/top.v                                           ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                           ; /home/vvvv/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                           ; /home/vvvv/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                           ; /home/vvvv/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                           ; /home/vvvv/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal150.inc                    ; yes             ; Megafunction                           ; /home/vvvv/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc        ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                           ; /home/vvvv/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                        ; yes             ; Megafunction                           ; /home/vvvv/altera/15.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                        ; yes             ; Megafunction                           ; /home/vvvv/altera/15.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                      ; yes             ; Megafunction                           ; /home/vvvv/altera/15.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_qom2.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/vvvv/cpu-m/verilog/db/altsyncram_qom2.tdf                              ;         ;
; /home/vvvv/cpu-m/example/prog.hex ; yes             ; Auto-Found Memory Initialization File  ; /home/vvvv/cpu-m/example/prog.hex                                            ;         ;
; lpm_mult.tdf                      ; yes             ; Megafunction                           ; /home/vvvv/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                           ; /home/vvvv/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                      ; yes             ; Megafunction                           ; /home/vvvv/altera/15.0/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                      ; yes             ; Megafunction                           ; /home/vvvv/altera/15.0/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                      ; yes             ; Megafunction                           ; /home/vvvv/altera/15.0/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_q8n.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/vvvv/cpu-m/verilog/db/mult_q8n.tdf                                     ;         ;
+-----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,678     ;
;                                             ;           ;
; Total combinational functions               ; 2345      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1413      ;
;     -- 3 input functions                    ; 709       ;
;     -- <=2 input functions                  ; 223       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2146      ;
;     -- arithmetic mode                      ; 199       ;
;                                             ;           ;
; Total registers                             ; 493       ;
;     -- Dedicated logic registers            ; 493       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 37        ;
; Total memory bits                           ; 65536     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 6         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 506       ;
; Total fan-out                               ; 10236     ;
; Average fan-out                             ; 3.49      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                        ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |top                                      ; 2345 (1)          ; 493 (0)      ; 65536       ; 6            ; 0       ; 3         ; 37   ; 0            ; |top                                                                                                ; work         ;
;    |core:core_inst|                       ; 2311 (1178)       ; 462 (206)    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|core:core_inst                                                                                 ; work         ;
;       |alu:alu_inst|                      ; 823 (795)         ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|core:core_inst|alu:alu_inst                                                                    ; work         ;
;          |mult:mult_inst|                 ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|core:core_inst|alu:alu_inst|mult:mult_inst                                                     ; work         ;
;             |lpm_mult:lpm_mult_component| ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component                         ; work         ;
;                |mult_q8n:auto_generated|  ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component|mult_q8n:auto_generated ; work         ;
;       |regfile:regfile_inst|              ; 310 (310)         ; 256 (256)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core:core_inst|regfile:regfile_inst                                                            ; work         ;
;    |lfsr16:lfsr16_inst|                   ; 10 (10)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lfsr16:lfsr16_inst                                                                             ; work         ;
;    |matrix_driver:matrix_driver_inst|     ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|matrix_driver:matrix_driver_inst                                                               ; work         ;
;    |ram:ram_inst|                         ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram:ram_inst                                                                                   ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram:ram_inst|altsyncram:altsyncram_component                                                   ; work         ;
;          |altsyncram_qom2:auto_generated| ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qom2:auto_generated                    ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------------+
; Name                                                                                   ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                    ;
+----------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------------+
; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qom2:auto_generated|ALTSYNCRAM ; M9K  ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; ../../example/prog.hex ;
+----------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+
; Altera ; LPM_MULT     ; 15.0    ; N/A          ; N/A          ; |top|core:core_inst|alu:alu_inst|mult:mult_inst ; mult.v          ;
; Altera ; RAM: 2-PORT  ; 15.0    ; N/A          ; N/A          ; |top|ram:ram_inst                               ; ram.v           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+---------------------------------------+-----------------------------------------+
; Register name                         ; Reason for Removal                      ;
+---------------------------------------+-----------------------------------------+
; core:core_inst|iwrk[0]                ; Stuck at GND due to stuck port data_in  ;
; core:core_inst|cpu_state[6,7]         ; Merged with core:core_inst|cpu_state[5] ;
; core:core_inst|cpu_state[5]           ; Stuck at GND due to stuck port data_in  ;
; Total Number of Removed Registers = 4 ;                                         ;
+---------------------------------------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 493   ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 82    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 398   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; core:core_inst|cpu_state[8]             ; 79      ;
; core:core_inst|stat[0]                  ; 13      ;
; core:core_inst|sp[0]                    ; 10      ;
; core:core_inst|sp[1]                    ; 4       ;
; core:core_inst|sp[2]                    ; 4       ;
; core:core_inst|sp[3]                    ; 4       ;
; core:core_inst|sp[4]                    ; 4       ;
; core:core_inst|sp[5]                    ; 4       ;
; core:core_inst|sp[6]                    ; 4       ;
; core:core_inst|sp[7]                    ; 4       ;
; core:core_inst|sp[8]                    ; 4       ;
; core:core_inst|sp[9]                    ; 4       ;
; lfsr16:lfsr16_inst|Q[10]                ; 3       ;
; lfsr16:lfsr16_inst|Q[9]                 ; 3       ;
; lfsr16:lfsr16_inst|Q[2]                 ; 3       ;
; lfsr16:lfsr16_inst|Q[1]                 ; 3       ;
; lfsr16:lfsr16_inst|Q[0]                 ; 2       ;
; lfsr16:lfsr16_inst|Q[11]                ; 1       ;
; lfsr16:lfsr16_inst|Q[3]                 ; 2       ;
; lfsr16:lfsr16_inst|Q[12]                ; 2       ;
; lfsr16:lfsr16_inst|Q[13]                ; 1       ;
; lfsr16:lfsr16_inst|Q[5]                 ; 2       ;
; lfsr16:lfsr16_inst|Q[6]                 ; 2       ;
; lfsr16:lfsr16_inst|Q[15]                ; 2       ;
; lfsr16:lfsr16_inst|Q[7]                 ; 2       ;
; Total number of inverted registers = 25 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |top|core:core_inst|tcnt[18]                   ;
; 24:1               ; 4 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |top|core:core_inst|RAM_DATA[15]               ;
; 24:1               ; 11 bits   ; 176 LEs       ; 22 LEs               ; 154 LEs                ; Yes        ; |top|core:core_inst|RAM_DATA[2]                ;
; 178:1              ; 3 bits    ; 354 LEs       ; 87 LEs               ; 267 LEs                ; Yes        ; |top|core:core_inst|cpu_state[3]               ;
; 180:1              ; 2 bits    ; 240 LEs       ; 46 LEs               ; 194 LEs                ; Yes        ; |top|core:core_inst|cpu_state[1]               ;
; 114:1              ; 4 bits    ; 304 LEs       ; 24 LEs               ; 280 LEs                ; Yes        ; |top|core:core_inst|reg_in[7]                  ;
; 114:1              ; 2 bits    ; 152 LEs       ; 12 LEs               ; 140 LEs                ; Yes        ; |top|core:core_inst|reg_in[2]                  ;
; 65:1               ; 11 bits   ; 473 LEs       ; 66 LEs               ; 407 LEs                ; Yes        ; |top|core:core_inst|ip[10]                     ;
; 69:1               ; 2 bits    ; 92 LEs        ; 16 LEs               ; 76 LEs                 ; Yes        ; |top|core:core_inst|RAM_ADDR[11]               ;
; 69:1               ; 9 bits    ; 414 LEs       ; 90 LEs               ; 324 LEs                ; Yes        ; |top|core:core_inst|RAM_ADDR[3]                ;
; 136:1              ; 4 bits    ; 360 LEs       ; 48 LEs               ; 312 LEs                ; Yes        ; |top|core:core_inst|reg_in[31]                 ;
; 136:1              ; 3 bits    ; 270 LEs       ; 36 LEs               ; 234 LEs                ; Yes        ; |top|core:core_inst|reg_in[24]                 ;
; 137:1              ; 3 bits    ; 273 LEs       ; 36 LEs               ; 237 LEs                ; Yes        ; |top|core:core_inst|reg_in[15]                 ;
; 136:1              ; 3 bits    ; 270 LEs       ; 36 LEs               ; 234 LEs                ; Yes        ; |top|core:core_inst|reg_in[23]                 ;
; 122:1              ; 2 bits    ; 162 LEs       ; 24 LEs               ; 138 LEs                ; Yes        ; |top|core:core_inst|reg_in[20]                 ;
; 122:1              ; 3 bits    ; 243 LEs       ; 36 LEs               ; 207 LEs                ; Yes        ; |top|core:core_inst|reg_in[18]                 ;
; 123:1              ; 2 bits    ; 164 LEs       ; 28 LEs               ; 136 LEs                ; Yes        ; |top|core:core_inst|reg_in[10]                 ;
; 123:1              ; 2 bits    ; 164 LEs       ; 26 LEs               ; 138 LEs                ; Yes        ; |top|core:core_inst|reg_in[8]                  ;
; 27:1               ; 9 bits    ; 162 LEs       ; 18 LEs               ; 144 LEs                ; Yes        ; |top|core:core_inst|sp[8]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|core:core_inst|reg_ra0[0]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|core:core_inst|alu_arg1[5]                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu_arg1[0]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu:alu_inst|ShiftLeft0    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu:alu_inst|ShiftLeft1    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top|core:core_inst|regfile:regfile_inst|Mux58 ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top|core:core_inst|regfile:regfile_inst|Mux0  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu:alu_inst|ShiftRight1   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu:alu_inst|ShiftRight0   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |top|core:core_inst|Mux171                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu:alu_inst|ShiftRight1   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu:alu_inst|ShiftRight0   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu:alu_inst|ShiftLeft0    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|core:core_inst|alu:alu_inst|ShiftLeft1    ;
; 7:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; No         ; |top|core:core_inst|Mux176                     ;
; 30:1               ; 7 bits    ; 140 LEs       ; 56 LEs               ; 84 LEs                 ; No         ; |top|core:core_inst|alu:alu_inst|ANS[1]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qom2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------+
; Parameter Name                     ; Value                  ; Type                        ;
+------------------------------------+------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                     ;
; WIDTH_A                            ; 16                     ; Signed Integer              ;
; WIDTHAD_A                          ; 12                     ; Signed Integer              ;
; NUMWORDS_A                         ; 4096                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                     ;
; WIDTH_B                            ; 16                     ; Signed Integer              ;
; WIDTHAD_B                          ; 12                     ; Signed Integer              ;
; NUMWORDS_B                         ; 4096                   ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; M9K                    ; Untyped                     ;
; BYTE_SIZE                          ; 8                      ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA               ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; ../../example/prog.hex ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_qom2        ; Untyped                     ;
+------------------------------------+------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 32           ; Signed Integer                                      ;
; LPM_WIDTHB                                     ; 32           ; Signed Integer                                      ;
; LPM_WIDTHP                                     ; 64           ; Signed Integer                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_q8n     ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; ram:ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                              ;
;     -- WIDTH_A                            ; 16                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 16                                           ;
;     -- NUMWORDS_B                         ; 4096                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
+-------------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                 ;
+---------------------------------------+------------------------------------------------------------------------+
; Name                                  ; Value                                                                  ;
+---------------------------------------+------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                      ;
; Entity Instance                       ; core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                                     ;
;     -- LPM_WIDTHB                     ; 32                                                                     ;
;     -- LPM_WIDTHP                     ; 64                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
+---------------------------------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsr16:lfsr16_inst"                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Q[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q[7..3]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_inst|alu:alu_inst|mult:mult_inst"                                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "result[63..32]" have no fanouts ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core_inst"                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; OUT        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (8 bits) it drives; bit(s) "OUT[31..8]" have no fanouts ;
; IN[31..27] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; IN[23..19] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; IN[15..4]  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; STATE      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "ram:ram_inst" ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; data_b ; Input ; Info     ; Stuck at GND ;
; wren_b ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 37                          ;
; cycloneiii_ff         ; 493                         ;
;     ENA               ; 344                         ;
;     ENA SCLR          ; 4                           ;
;     ENA SLD           ; 50                          ;
;     SLD               ; 32                          ;
;     plain             ; 63                          ;
; cycloneiii_lcell_comb ; 2365                        ;
;     arith             ; 199                         ;
;         2 data inputs ; 109                         ;
;         3 data inputs ; 90                          ;
;     normal            ; 2166                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 98                          ;
;         3 data inputs ; 619                         ;
;         4 data inputs ; 1413                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 22.00                       ;
; Average LUT depth     ; 13.19                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Wed May 11 22:15:32 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-M -c CPU
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file src/lfsr16.v
    Info (12023): Found entity 1: lfsr16
Info (12021): Found 1 design units, including 1 entities, in source file src/matrix_driver.v
    Info (12023): Found entity 1: matrix_driver
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file mult.v
    Info (12023): Found entity 1: mult
Info (12021): Found 1 design units, including 1 entities, in source file src/regfile.v
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file src/alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file src/core.v
    Info (12023): Found entity 1: core
Warning (10275): Verilog HDL Module Instantiation warning at top.v(43): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file src/top.v
    Info (12023): Found entity 1: top
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram:ram_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram:ram_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../../example/prog.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qom2.tdf
    Info (12023): Found entity 1: altsyncram_qom2
Info (12128): Elaborating entity "altsyncram_qom2" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qom2:auto_generated"
Info (12128): Elaborating entity "core" for hierarchy "core:core_inst"
Info (12128): Elaborating entity "regfile" for hierarchy "core:core_inst|regfile:regfile_inst"
Info (12128): Elaborating entity "alu" for hierarchy "core:core_inst|alu:alu_inst"
Info (12128): Elaborating entity "mult" for hierarchy "core:core_inst|alu:alu_inst|mult:mult_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=9"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "32"
    Info (12134): Parameter "lpm_widthb" = "32"
    Info (12134): Parameter "lpm_widthp" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_q8n.tdf
    Info (12023): Found entity 1: mult_q8n
Info (12128): Elaborating entity "mult_q8n" for hierarchy "core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component|mult_q8n:auto_generated"
Info (12128): Elaborating entity "lfsr16" for hierarchy "lfsr16:lfsr16_inst"
Info (12128): Elaborating entity "matrix_driver" for hierarchy "matrix_driver:matrix_driver_inst"
Info (13014): Ignored 216 buffer(s)
    Info (13019): Ignored 216 SOFT buffer(s)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component|mult_q8n:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "core:core_inst|alu:alu_inst|mult:mult_inst|lpm_mult:lpm_mult_component|mult_q8n:auto_generated|mac_out8"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/vvvv/cpu-m/verilog/output_files/CPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2780 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 2721 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1164 megabytes
    Info: Processing ended: Wed May 11 22:15:59 2016
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/vvvv/cpu-m/verilog/output_files/CPU.map.smsg.


