

 local analysis of Siul2_Port_Ip_GetPinConfiguration
   scanning: ConfigPtr_22 = pPort_Setting;
  scanning: MaxPinConfigured_23 = u32MaxPinConfigured;
  scanning: if (base_24(D) > 1140916224B)
  scanning: base.6_1 = (long unsigned int) base_24(D);
  scanning: _2 = base.6_1 - u32MscrBase_16;
  scanning: portNumber_25 = _2 >> 6;
  scanning: _3 = portNumber_25 << 4;
  scanning: _4 = (long unsigned int) pin_26(D);
  scanning: u32MscrId_27 = _3 + _4;
  scanning: _6 = _15 * 108;
  scanning: _7 = ConfigPtr_22 + _6;
  scanning: _8 = _7->pinPortIdx;
    Indirect ref read is not const
  scanning: if (_8 == u32MscrId_27)
  scanning: _9 = _5->base;
    Indirect ref read is not const
  scanning: config_29(D)->base = _9;
    Indirect ref write is not const/pure
  scanning: config_29(D)->pinPortIdx = _14;
    Indirect ref write is not const/pure
  scanning: _10 = _5->initValue;
    Indirect ref read is not const
  scanning: config_29(D)->initValue = _10;
    Indirect ref write is not const/pure
  scanning: _11 = (int) inputMuxIterator_18;
  scanning: _12 = _5->inputMuxReg[_11];
    Indirect ref read is not const
  scanning: config_29(D)->inputMuxReg[_11] = _12;
    Indirect ref write is not const/pure
  scanning: _13 = _5->inputMux[_11];
    Indirect ref read is not const
  scanning: config_29(D)->inputMux[_11] = _13;
    Indirect ref write is not const/pure
  scanning: inputMuxIterator_36 = inputMuxIterator_18 + 1;
  scanning: if (inputMuxIterator_18 != 8)
  scanning: Siul2_Port_Ip_GetMSCRConfiguration (config_29(D), base_24(D), pin_26(D));
  scanning: u16PinIdx_28 = u16PinIdx_17 + 1;
  scanning: _15 = (long unsigned int) u16PinIdx_17;
  scanning: if (_15 < MaxPinConfigured_23)
  scanning: return;


 local analysis of Siul2_Port_Ip_RevertPinConfiguration
   scanning: ConfigPtr_18 = pPort_Setting;
  scanning: MaxPinConfigured_19 = u32MaxPinConfigured;
  scanning: if (base_20(D) > 1140916224B)
  scanning: base.3_1 = (long unsigned int) base_20(D);
  scanning: _2 = base.3_1 + 3154050496;
  scanning: portNumber_22 = _2 >> 6;
  scanning: base.4_3 = (long unsigned int) base_20(D);
  scanning: _4 = base.4_3 + 3220585920;
  scanning: portNumber_21 = _4 >> 6;
  scanning: _5 = portNumber_15 << 4;
  scanning: _6 = (long unsigned int) pin_23(D);
  scanning: u32MscrId_24 = _5 + _6;
  scanning: _8 = _12 * 108;
  scanning: _9 = ConfigPtr_18 + _8;
  scanning: _10 = _9->pinPortIdx;
    Indirect ref read is not const
  scanning: if (_10 == u32MscrId_24)
  scanning: Siul2_Port_Ip_PinInit (_7);
  scanning: _11 = (int) pin_23(D);
  scanning: u32RegVal_27 ={v} base_20(D)->MSCR[_11];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: u16PinIdx_25 = u16PinIdx_13 + 1;
  scanning: _12 = (long unsigned int) u16PinIdx_13;
  scanning: if (_12 < MaxPinConfigured_19)
  scanning: return u32RegVal_14;


 local analysis of Siul2_Port_Ip_SetPinDirection
   scanning: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04 ();
  scanning: switch (direction_20(D)) <default: <L6> [20.00%], case 0: <L0> [20.00%], case 1: <L1> [20.00%], case 2: <L2> [20.00%], case 3: <L3> [20.00%]>
  scanning: <L0>:
  scanning: _1 = (int) pin_21(D);
  scanning: _2 ={v} base_22(D)->MSCR[_1];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: _3 = _2 & 4292870143;
  scanning: base_22(D)->MSCR[_1] ={v} _3;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: _4 ={v} base_22(D)->MSCR[_1];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: _5 = _4 | 524288;
  scanning: base_22(D)->MSCR[_1] ={v} _5;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: <L1>:
  scanning: _6 = (int) pin_21(D);
  scanning: _7 ={v} base_22(D)->MSCR[_6];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: _8 = _7 & 4294443007;
  scanning: base_22(D)->MSCR[_6] ={v} _8;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: _9 ={v} base_22(D)->MSCR[_6];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: _10 = _9 | 2097152;
  scanning: base_22(D)->MSCR[_6] ={v} _10;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: <L2>:
  scanning: _11 = (int) pin_21(D);
  scanning: _12 ={v} base_22(D)->MSCR[_11];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: _13 = _12 | 2621440;
  scanning: base_22(D)->MSCR[_11] ={v} _13;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: <L3>:
  scanning: _14 = (int) pin_21(D);
  scanning: _15 ={v} base_22(D)->MSCR[_14];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: _16 = _15 & 4292345855;
  scanning: base_22(D)->MSCR[_14] ={v} _16;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: <L6>:
  scanning: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04 ();
  scanning: return;


 local analysis of Siul2_Port_Ip_SetInputBuffer
   scanning: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03 ();
  scanning: if (base_15(D) != 0B)
  scanning: _1 = (int) pin_16(D);
  scanning: _2 ={v} base_15(D)->MSCR[_1];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: _3 = _2 & 4294443007;
  scanning: base_15(D)->MSCR[_1] ={v} _3;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: _4 ={v} base_15(D)->MSCR[_1];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: if (enable_18(D) != 0)
  scanning: _5 = _4 | iftmp.2_9;
  scanning: base_15(D)->MSCR[_1] ={v} _5;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: if (inputMux_20(D) != 16)
  scanning: if (inputMuxReg_12(D) <= 511)
  scanning: if (inputMuxReg_12(D) <= 495)
  scanning: _6 = inputMuxReg_12(D);
  scanning: imcrVal_21 ={v} siul2Base_8->IMCR[_6];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: imcrVal_22 = imcrVal_21 & 4294967288;
  scanning: _7 = inputMux_20(D) & 7;
  scanning: imcrVal_23 = _7 | imcrVal_22;
  scanning: siul2Base_8->IMCR[_6] ={v} imcrVal_23;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03 ();
  scanning: return;


 local analysis of Siul2_Port_Ip_SetOutputBuffer
   scanning: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02 ();
  scanning: _1 = (int) pin_14(D);
  scanning: _2 ={v} base_15(D)->MSCR[_1];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: _3 = _2 & 4292870143;
  scanning: base_15(D)->MSCR[_1] ={v} _3;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: _4 ={v} base_15(D)->MSCR[_1];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: if (enable_17(D) != 0)
  scanning: _5 = _4 | iftmp.1_11;
  scanning: base_15(D)->MSCR[_1] ={v} _5;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: _6 ={v} base_15(D)->MSCR[_1];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: _7 = _6 & 4294967288;
  scanning: base_15(D)->MSCR[_1] ={v} _7;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: _8 ={v} base_15(D)->MSCR[_1];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: _9 = mux_20(D) & 7;
  scanning: _10 = _8 | _9;
  scanning: base_15(D)->MSCR[_1] ={v} _10;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02 ();
  scanning: return;


 local analysis of Siul2_Port_Ip_SetPullSel
   scanning: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01 ();
  scanning: switch (pullConfig_9(D)) <default: <L5> [25.00%], case 0: <L1> [25.00%], case 1: <L2> [25.00%], case 2: <L0> [25.00%]>
  scanning: <L0>:
  scanning: _1 = (int) pin_10(D);
  scanning: _2 ={v} base_11(D)->MSCR[_1];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: _3 = _2 & 4294959103;
  scanning: base_11(D)->MSCR[_1] ={v} _3;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: <L1>:
  scanning: _4 = (int) pin_10(D);
  scanning: regVal_16 ={v} base_11(D)->MSCR[_4];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: _20 = regVal_16 & 4294963199;
  scanning: regVal_17 = _20 | 8192;
  scanning: base_11(D)->MSCR[_4] ={v} regVal_17;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: <L2>:
  scanning: _5 = (int) pin_10(D);
  scanning: regVal_13 ={v} base_11(D)->MSCR[_5];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: regVal_14 = regVal_13 | 12288;
  scanning: base_11(D)->MSCR[_5] ={v} regVal_14;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: <L5>:
  scanning: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01 ();
  scanning: return;


 local analysis of Siul2_Port_Ip_Init
   scanning: pPort_Setting = config_6(D);
  scanning: u32MaxPinConfigured = pinCount_8(D);
  scanning: _1 = i_3 * 108;
  scanning: _2 = config_6(D) + _1;
  scanning: Siul2_Port_Ip_PinInit (_2);
  scanning: i_11 = i_3 + 1;
  scanning: if (i_3 < pinCount_8(D))
  scanning: return 0;
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;;
;; Loop 1
;;  header 4, latch 3
;;  depth 1, outer 0
;;  nodes: 4 3
;; 2 succs { 4 }
;; 3 succs { 4 }
;; 4 succs { 3 5 }
;; 5 succs { 1 }
Function is locally const.


 local analysis of Siul2_Port_Ip_GetMSCRConfiguration
   scanning: _1 = (int) pin_11(D);
  scanning: u32RegVal_14 ={v} base_13(D)->MSCR[_1];
    Volatile stmt is not const/pure
    Indirect ref read is not const
  scanning: u32TempVal_15 = u32RegVal_14 & 7;
  scanning: config_16(D)->mux = u32TempVal_15;
    Indirect ref write is not const/pure
  scanning: _2 = u32RegVal_14 >> 5;
  scanning: u32TempVal_18 = _2 & 1;
  scanning: config_16(D)->safeMode = u32TempVal_18;
    Indirect ref write is not const/pure
  scanning: _3 = u32RegVal_14 & 8192;
  scanning: if (_3 == 0)
  scanning: _4 = u32RegVal_14 >> 12;
  scanning: u32TempVal_20 = _4 & 1;
  scanning: config_16(D)->pullConfig = pullValue_10;
    Indirect ref write is not const/pure
  scanning: _5 = u32RegVal_14 >> 14;
  scanning: u32TempVal_22 = _5 & 7;
  scanning: config_16(D)->slewRateCtrlSel = u32TempVal_22;
    Indirect ref write is not const/pure
  scanning: _6 = u32RegVal_14 >> 10;
  scanning: u32TempVal_24 = _6 & 1;
  scanning: config_16(D)->receiverSel = u32TempVal_24;
    Indirect ref write is not const/pure
  scanning: _7 = u32RegVal_14 >> 20;
  scanning: u32TempVal_26 = _7 & 1;
  scanning: config_16(D)->openDrain = u32TempVal_26;
    Indirect ref write is not const/pure
  scanning: _8 = u32RegVal_14 >> 19;
  scanning: u32TempVal_28 = _8 & 1;
  scanning: config_16(D)->inputBuffer = u32TempVal_28;
    Indirect ref write is not const/pure
  scanning: _9 = u32RegVal_14 >> 21;
  scanning: u32TempVal_30 = _9 & 1;
  scanning: config_16(D)->outputBuffer = u32TempVal_30;
    Indirect ref write is not const/pure
  scanning: return;


 local analysis of Siul2_Port_Ip_WriteIMCRConfiguration
   scanning: _1 = config_13(D)->inputBuffer;
    Indirect ref read is not const
  scanning: if (_1 == 1)
  scanning: _2 = (int) inputMuxIterator_6;
  scanning: _3 = config_13(D)->inputMux[_2];
    Indirect ref read is not const
  scanning: if (_3 != 16)
  scanning: imcrRegIdx_14 = config_13(D)->inputMuxReg[_2];
    Indirect ref read is not const
  scanning: if (imcrRegIdx_14 <= 511)
  scanning: imcrRegIdx_15 = imcrRegIdx_14 + 4294966784;
  scanning: if (imcrRegIdx_7 <= 495)
  scanning: _4 = imcrRegIdx_7;
  scanning: _5 = _3 & 7;
  scanning: imcrBase_8->IMCR[_4] ={v} _5;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: inputMuxIterator_17 = inputMuxIterator_6 + 1;
  scanning: if (inputMuxIterator_6 != 8)
  scanning: return;


 local analysis of Siul2_Port_Ip_PinInit
   scanning: _1 = config_41(D)->base;
    Indirect ref read is not const
  scanning: if (_1 == 1074380800B)
  scanning: _2 = config_41(D)->pullConfig;
    Indirect ref read is not const
  scanning: if (_2 != 2)
  scanning: _3 = _2 << 12;
  scanning: _4 = _3 & 4096;
  scanning: pinsValues_42 = _4 | 8192;
  scanning: _5 = config_41(D)->outputBuffer;
    Indirect ref read is not const
  scanning: _6 = _5 << 21;
  scanning: _7 = _6 & 2097152;
  scanning: pinsValues_43 = _7 | pinsValues_37;
  scanning: _8 = config_41(D)->receiverSel;
    Indirect ref read is not const
  scanning: _9 = _8 << 10;
  scanning: _10 = _9 & 1024;
  scanning: pinsValues_44 = _10 | pinsValues_43;
  scanning: _11 = config_41(D)->openDrain;
    Indirect ref read is not const
  scanning: _12 = _11 << 20;
  scanning: _13 = _12 & 1048576;
  scanning: pinsValues_45 = _13 | pinsValues_44;
  scanning: _14 = config_41(D)->inputBuffer;
    Indirect ref read is not const
  scanning: _15 = _14 << 19;
  scanning: _16 = _15 & 524288;
  scanning: pinsValues_46 = _16 | pinsValues_45;
  scanning: _17 = config_41(D)->slewRateCtrlSel;
    Indirect ref read is not const
  scanning: _18 = _17 << 14;
  scanning: _19 = _18 & 114688;
  scanning: pinsValues_47 = _19 | pinsValues_46;
  scanning: _20 = config_41(D)->safeMode;
    Indirect ref read is not const
  scanning: _21 = _20 << 5;
  scanning: _22 = _21 & 32;
  scanning: pinsValues_48 = _22 | pinsValues_47;
  scanning: _23 = config_41(D)->mux;
    Indirect ref read is not const
  scanning: _24 = _23 & 7;
  scanning: pinsValues_49 = _24 | pinsValues_48;
  scanning: if (_23 == 0)
  scanning: if (_5 == 1)
  scanning: _25 = config_41(D)->initValue;
    Indirect ref read is not const
  scanning: if (_25 != 2)
  scanning: _26 = (int) siulInstance_38;
  scanning: _27 = Port_au32Siul2BaseAddr[_26];
  scanning: _28 = config_41(D)->pinPortIdx;
    Indirect ref read is not const
  scanning: _29 = (short unsigned int) _28;
  scanning: _30 = _29 ^ 3;
  scanning: _31 = (long unsigned int) _30;
  scanning: _32 = _27 + _31;
  scanning: _33 = _32 + 4864;
  scanning: _34 = (volatile uint8 *) _33;
  scanning: *_34 ={v} _25;
    Volatile stmt is not const/pure
    Volatile indirect ref is not const/pure
  scanning: _35 = config_41(D)->base;
    Indirect ref read is not const
  scanning: _36 = config_41(D)->pinPortIdx;
    Indirect ref read is not const
  scanning: _35->MSCR[_36] ={v} pinsValues_49;
    Volatile stmt is not const/pure
    Indirect ref write is not const/pure
  scanning: Siul2_Port_Ip_WriteIMCRConfiguration (config_41(D));
  scanning: return;
callgraph:

SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/21 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04) @05df37e0
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: Siul2_Port_Ip_SetPinDirection/11 (1073741824 (estimated locally),1.00 per call) 
  Calls: 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/20 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04) @05df3700
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: Siul2_Port_Ip_SetPinDirection/11 (1073741823 (estimated locally),1.00 per call) 
  Calls: 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/19 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03) @05df3540
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: Siul2_Port_Ip_SetInputBuffer/10 (1073741824 (estimated locally),1.00 per call) 
  Calls: 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/18 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03) @05df3460
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: Siul2_Port_Ip_SetInputBuffer/10 (1073741824 (estimated locally),1.00 per call) 
  Calls: 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/17 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02) @05df32a0
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: Siul2_Port_Ip_SetOutputBuffer/9 (1073741824 (estimated locally),1.00 per call) 
  Calls: 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/16 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02) @05df31c0
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: Siul2_Port_Ip_SetOutputBuffer/9 (1073741824 (estimated locally),1.00 per call) 
  Calls: 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/15 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01) @05df3000
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: Siul2_Port_Ip_SetPullSel/8 (1073741824 (estimated locally),1.00 per call) 
  Calls: 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/14 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01) @04aa18c0
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: Siul2_Port_Ip_SetPullSel/8 (1073741824 (estimated locally),1.00 per call) 
  Calls: 
Siul2_Port_Ip_GetPinConfiguration/13 (Siul2_Port_Ip_GetPinConfiguration) @04aa1a80
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @051846f8
  References: pPort_Setting/2 (read)u32MaxPinConfigured/3 (read)
  Referring: 
  Availability: available
  Function flags: count:114863532 (estimated locally) body optimize_size
  Called by: 
  Calls: Siul2_Port_Ip_GetMSCRConfiguration/6 (inlined) (55807732 (estimated locally),0.49 per call) 
Siul2_Port_Ip_RevertPinConfiguration/12 (Siul2_Port_Ip_RevertPinConfiguration) @04aa17e0
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184778
  References: pPort_Setting/2 (read)u32MaxPinConfigured/3 (read)
  Referring: 
  Availability: available
  Function flags: count:114863532 (estimated locally) body optimize_size
  Called by: 
  Calls: Siul2_Port_Ip_PinInit/4 (55807731 (estimated locally),0.49 per call) 
Siul2_Port_Ip_SetPinDirection/11 (Siul2_Port_Ip_SetPinDirection) @04aa1540
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184678
  References: 
  Referring: 
  Availability: available
  Function flags: count:1073741823 (estimated locally) body optimize_size
  Called by: 
  Calls: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/21 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/20 (1073741823 (estimated locally),1.00 per call) 
Siul2_Port_Ip_SetInputBuffer/10 (Siul2_Port_Ip_SetInputBuffer) @04aa10e0
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184718
  References: 
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/19 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/18 (1073741824 (estimated locally),1.00 per call) 
Siul2_Port_Ip_SetOutputBuffer/9 (Siul2_Port_Ip_SetOutputBuffer) @050e88c0
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @051848d8
  References: 
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/17 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/16 (1073741824 (estimated locally),1.00 per call) 
Siul2_Port_Ip_SetPullSel/8 (Siul2_Port_Ip_SetPullSel) @050e8d20
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184858
  References: 
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/15 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/14 (1073741824 (estimated locally),1.00 per call) 
Siul2_Port_Ip_Init/7 (Siul2_Port_Ip_Init) @050e8a80
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184738
  References: pPort_Setting/2 (write)u32MaxPinConfigured/3 (write)
  Referring: 
  Availability: available
  Function flags: count:118111600 (estimated locally) body optimize_size
  Called by: 
  Calls: Siul2_Port_Ip_PinInit/4 (955630223 (estimated locally),8.09 per call) 
Siul2_Port_Ip_GetMSCRConfiguration/6 (Siul2_Port_Ip_GetMSCRConfiguration) @050e87e0
  Type: function definition analyzed
  Visibility: prevailing_def_ironly
  Aux: @05184878
  References: 
  Referring: 
  Function Siul2_Port_Ip_GetMSCRConfiguration/6 is inline copy in Siul2_Port_Ip_GetPinConfiguration/13
  Availability: local
  Function flags: count:55807732 (estimated locally) body local optimize_size
  Called by: Siul2_Port_Ip_GetPinConfiguration/13 (inlined) (55807732 (estimated locally),0.49 per call) 
  Calls: 
Siul2_Port_Ip_WriteIMCRConfiguration/5 (Siul2_Port_Ip_WriteIMCRConfiguration) @050e8540
  Type: function definition analyzed
  Visibility: prevailing_def_ironly
  Aux: @05184798
  References: 
  Referring: 
  Function Siul2_Port_Ip_WriteIMCRConfiguration/5 is inline copy in Siul2_Port_Ip_PinInit/4
  Availability: local
  Function flags: count:1073741824 (estimated locally) body local optimize_size
  Called by: Siul2_Port_Ip_PinInit/4 (inlined) (1073741824 (estimated locally),1.00 per call) 
  Calls: 
Siul2_Port_Ip_PinInit/4 (Siul2_Port_Ip_PinInit) @050e81c0
  Type: function definition analyzed
  Visibility: prevailing_def_ironly
  Aux: @05184918
  References: Port_au32Siul2BaseAddr/1 (read)
  Referring: 
  Availability: local
  Function flags: count:1073741824 (estimated locally) body local optimize_size
  Called by: Siul2_Port_Ip_RevertPinConfiguration/12 (55807731 (estimated locally),0.49 per call) Siul2_Port_Ip_Init/7 (955630223 (estimated locally),8.09 per call) 
  Calls: Siul2_Port_Ip_WriteIMCRConfiguration/5 (inlined) (1073741824 (estimated locally),1.00 per call) 


 ordered call graph: reduced for nothrow
Siul2_Port_Ip_GetPinConfiguration/13 (Siul2_Port_Ip_GetPinConfiguration) @04aa1a80
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @051846f8
  References: pPort_Setting/2 (read)u32MaxPinConfigured/3 (read)
  Referring: 
  Availability: available
  Function flags: count:114863532 (estimated locally) body optimize_size
  Called by: 
  Calls: Siul2_Port_Ip_GetMSCRConfiguration/6 (inlined) (55807732 (estimated locally),0.49 per call) 
Siul2_Port_Ip_RevertPinConfiguration/12 (Siul2_Port_Ip_RevertPinConfiguration) @04aa17e0
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184778
  References: pPort_Setting/2 (read)u32MaxPinConfigured/3 (read)
  Referring: 
  Availability: available
  Function flags: count:114863532 (estimated locally) body optimize_size
  Called by: 
  Calls: Siul2_Port_Ip_PinInit/4 (55807731 (estimated locally),0.49 per call) 
Siul2_Port_Ip_SetPinDirection/11 (Siul2_Port_Ip_SetPinDirection) @04aa1540
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184678
  References: 
  Referring: 
  Availability: available
  Function flags: count:1073741823 (estimated locally) body optimize_size
  Called by: 
  Calls: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/21 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/20 (1073741823 (estimated locally),1.00 per call) 
Siul2_Port_Ip_SetInputBuffer/10 (Siul2_Port_Ip_SetInputBuffer) @04aa10e0
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184718
  References: 
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/19 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/18 (1073741824 (estimated locally),1.00 per call) 
Siul2_Port_Ip_SetOutputBuffer/9 (Siul2_Port_Ip_SetOutputBuffer) @050e88c0
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @051848d8
  References: 
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/17 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/16 (1073741824 (estimated locally),1.00 per call) 
Siul2_Port_Ip_SetPullSel/8 (Siul2_Port_Ip_SetPullSel) @050e8d20
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184858
  References: 
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/15 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/14 (1073741824 (estimated locally),1.00 per call) 
Siul2_Port_Ip_Init/7 (Siul2_Port_Ip_Init) @050e8a80
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184738
  References: pPort_Setting/2 (write)u32MaxPinConfigured/3 (write)
  Referring: 
  Availability: available
  Function flags: count:118111600 (estimated locally) body optimize_size
  Called by: 
  Calls: Siul2_Port_Ip_PinInit/4 (955630223 (estimated locally),8.09 per call) 
Siul2_Port_Ip_GetMSCRConfiguration/6 (Siul2_Port_Ip_GetMSCRConfiguration) @050e87e0
  Type: function definition analyzed
  Visibility: prevailing_def_ironly
  Aux: @05184878
  References: 
  Referring: 
  Function Siul2_Port_Ip_GetMSCRConfiguration/6 is inline copy in Siul2_Port_Ip_GetPinConfiguration/13
  Availability: local
  Function flags: count:55807732 (estimated locally) body local optimize_size
  Called by: Siul2_Port_Ip_GetPinConfiguration/13 (inlined) (55807732 (estimated locally),0.49 per call) 
  Calls: 
Siul2_Port_Ip_WriteIMCRConfiguration/5 (Siul2_Port_Ip_WriteIMCRConfiguration) @050e8540
  Type: function definition analyzed
  Visibility: prevailing_def_ironly
  Aux: @05184798
  References: 
  Referring: 
  Function Siul2_Port_Ip_WriteIMCRConfiguration/5 is inline copy in Siul2_Port_Ip_PinInit/4
  Availability: local
  Function flags: count:1073741824 (estimated locally) body local optimize_size
  Called by: Siul2_Port_Ip_PinInit/4 (inlined) (1073741824 (estimated locally),1.00 per call) 
  Calls: 
Siul2_Port_Ip_PinInit/4 (Siul2_Port_Ip_PinInit) @050e81c0
  Type: function definition analyzed
  Visibility: prevailing_def_ironly
  Aux: @05184918
  References: Port_au32Siul2BaseAddr/1 (read)
  Referring: 
  Availability: local
  Function flags: count:1073741824 (estimated locally) body local optimize_size
  Called by: Siul2_Port_Ip_RevertPinConfiguration/12 (55807731 (estimated locally),0.49 per call) Siul2_Port_Ip_Init/7 (955630223 (estimated locally),8.09 per call) 
  Calls: Siul2_Port_Ip_WriteIMCRConfiguration/5 (inlined) (1073741824 (estimated locally),1.00 per call) 



MALLOC LATTICE Initial:
Siul2_Port_Ip_GetPinConfiguration: malloc_bottom
Siul2_Port_Ip_RevertPinConfiguration: malloc_bottom
Siul2_Port_Ip_SetPinDirection: malloc_bottom
Siul2_Port_Ip_SetInputBuffer: malloc_bottom
Siul2_Port_Ip_SetOutputBuffer: malloc_bottom
Siul2_Port_Ip_SetPullSel: malloc_bottom
Siul2_Port_Ip_Init: malloc_bottom
Siul2_Port_Ip_GetMSCRConfiguration: malloc_bottom
Siul2_Port_Ip_WriteIMCRConfiguration: malloc_bottom
Siul2_Port_Ip_PinInit: malloc_bottom


MALLOC LATTICE after propagation:
Siul2_Port_Ip_GetPinConfiguration: malloc_bottom
Siul2_Port_Ip_RevertPinConfiguration: malloc_bottom
Siul2_Port_Ip_SetPinDirection: malloc_bottom
Siul2_Port_Ip_SetInputBuffer: malloc_bottom
Siul2_Port_Ip_SetOutputBuffer: malloc_bottom
Siul2_Port_Ip_SetPullSel: malloc_bottom
Siul2_Port_Ip_Init: malloc_bottom
Siul2_Port_Ip_GetMSCRConfiguration: malloc_bottom
Siul2_Port_Ip_WriteIMCRConfiguration: malloc_bottom
Siul2_Port_Ip_PinInit: malloc_bottom
callgraph:

SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/21 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04) @05df37e0
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: Siul2_Port_Ip_SetPinDirection/11 (1073741824 (estimated locally),1.00 per call) 
  Calls: 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/20 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04) @05df3700
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: Siul2_Port_Ip_SetPinDirection/11 (1073741823 (estimated locally),1.00 per call) 
  Calls: 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/19 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03) @05df3540
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: Siul2_Port_Ip_SetInputBuffer/10 (1073741824 (estimated locally),1.00 per call) 
  Calls: 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/18 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03) @05df3460
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: Siul2_Port_Ip_SetInputBuffer/10 (1073741824 (estimated locally),1.00 per call) 
  Calls: 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/17 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02) @05df32a0
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: Siul2_Port_Ip_SetOutputBuffer/9 (1073741824 (estimated locally),1.00 per call) 
  Calls: 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/16 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02) @05df31c0
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: Siul2_Port_Ip_SetOutputBuffer/9 (1073741824 (estimated locally),1.00 per call) 
  Calls: 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/15 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01) @05df3000
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: Siul2_Port_Ip_SetPullSel/8 (1073741824 (estimated locally),1.00 per call) 
  Calls: 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/14 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01) @04aa18c0
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: Siul2_Port_Ip_SetPullSel/8 (1073741824 (estimated locally),1.00 per call) 
  Calls: 
Siul2_Port_Ip_GetPinConfiguration/13 (Siul2_Port_Ip_GetPinConfiguration) @04aa1a80
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184778
  References: pPort_Setting/2 (read)u32MaxPinConfigured/3 (read)
  Referring: 
  Availability: available
  Function flags: count:114863532 (estimated locally) body optimize_size
  Called by: 
  Calls: Siul2_Port_Ip_GetMSCRConfiguration/6 (inlined) (55807732 (estimated locally),0.49 per call) 
Siul2_Port_Ip_RevertPinConfiguration/12 (Siul2_Port_Ip_RevertPinConfiguration) @04aa17e0
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184738
  References: pPort_Setting/2 (read)u32MaxPinConfigured/3 (read)
  Referring: 
  Availability: available
  Function flags: count:114863532 (estimated locally) body optimize_size
  Called by: 
  Calls: Siul2_Port_Ip_PinInit/4 (55807731 (estimated locally),0.49 per call) 
Siul2_Port_Ip_SetPinDirection/11 (Siul2_Port_Ip_SetPinDirection) @04aa1540
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184718
  References: 
  Referring: 
  Availability: available
  Function flags: count:1073741823 (estimated locally) body optimize_size
  Called by: 
  Calls: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/21 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/20 (1073741823 (estimated locally),1.00 per call) 
Siul2_Port_Ip_SetInputBuffer/10 (Siul2_Port_Ip_SetInputBuffer) @04aa10e0
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184678
  References: 
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/19 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/18 (1073741824 (estimated locally),1.00 per call) 
Siul2_Port_Ip_SetOutputBuffer/9 (Siul2_Port_Ip_SetOutputBuffer) @050e88c0
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @051846f8
  References: 
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/17 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/16 (1073741824 (estimated locally),1.00 per call) 
Siul2_Port_Ip_SetPullSel/8 (Siul2_Port_Ip_SetPullSel) @050e8d20
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @051847f8
  References: 
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/15 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/14 (1073741824 (estimated locally),1.00 per call) 
Siul2_Port_Ip_Init/7 (Siul2_Port_Ip_Init) @050e8a80
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184798
  References: pPort_Setting/2 (write)u32MaxPinConfigured/3 (write)
  Referring: 
  Availability: available
  Function flags: count:118111600 (estimated locally) body optimize_size
  Called by: 
  Calls: Siul2_Port_Ip_PinInit/4 (955630223 (estimated locally),8.09 per call) 
Siul2_Port_Ip_GetMSCRConfiguration/6 (Siul2_Port_Ip_GetMSCRConfiguration) @050e87e0
  Type: function definition analyzed
  Visibility: prevailing_def_ironly
  Aux: @051847b8
  References: 
  Referring: 
  Function Siul2_Port_Ip_GetMSCRConfiguration/6 is inline copy in Siul2_Port_Ip_GetPinConfiguration/13
  Availability: local
  Function flags: count:55807732 (estimated locally) body local optimize_size
  Called by: Siul2_Port_Ip_GetPinConfiguration/13 (inlined) (55807732 (estimated locally),0.49 per call) 
  Calls: 
Siul2_Port_Ip_WriteIMCRConfiguration/5 (Siul2_Port_Ip_WriteIMCRConfiguration) @050e8540
  Type: function definition analyzed
  Visibility: prevailing_def_ironly
  Aux: @05184958
  References: 
  Referring: 
  Function Siul2_Port_Ip_WriteIMCRConfiguration/5 is inline copy in Siul2_Port_Ip_PinInit/4
  Availability: local
  Function flags: count:1073741824 (estimated locally) body local optimize_size
  Called by: Siul2_Port_Ip_PinInit/4 (inlined) (1073741824 (estimated locally),1.00 per call) 
  Calls: 
Siul2_Port_Ip_PinInit/4 (Siul2_Port_Ip_PinInit) @050e81c0
  Type: function definition analyzed
  Visibility: prevailing_def_ironly
  Aux: @05184918
  References: Port_au32Siul2BaseAddr/1 (read)
  Referring: 
  Availability: local
  Function flags: count:1073741824 (estimated locally) body local optimize_size
  Called by: Siul2_Port_Ip_RevertPinConfiguration/12 (55807731 (estimated locally),0.49 per call) Siul2_Port_Ip_Init/7 (955630223 (estimated locally),8.09 per call) 
  Calls: Siul2_Port_Ip_WriteIMCRConfiguration/5 (inlined) (1073741824 (estimated locally),1.00 per call) 


 ordered call graph: reduced
Siul2_Port_Ip_GetPinConfiguration/13 (Siul2_Port_Ip_GetPinConfiguration) @04aa1a80
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184778
  References: pPort_Setting/2 (read)u32MaxPinConfigured/3 (read)
  Referring: 
  Availability: available
  Function flags: count:114863532 (estimated locally) body optimize_size
  Called by: 
  Calls: Siul2_Port_Ip_GetMSCRConfiguration/6 (inlined) (55807732 (estimated locally),0.49 per call) 
Siul2_Port_Ip_RevertPinConfiguration/12 (Siul2_Port_Ip_RevertPinConfiguration) @04aa17e0
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184738
  References: pPort_Setting/2 (read)u32MaxPinConfigured/3 (read)
  Referring: 
  Availability: available
  Function flags: count:114863532 (estimated locally) body optimize_size
  Called by: 
  Calls: Siul2_Port_Ip_PinInit/4 (55807731 (estimated locally),0.49 per call) 
Siul2_Port_Ip_SetPinDirection/11 (Siul2_Port_Ip_SetPinDirection) @04aa1540
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184718
  References: 
  Referring: 
  Availability: available
  Function flags: count:1073741823 (estimated locally) body optimize_size
  Called by: 
  Calls: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/21 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/20 (1073741823 (estimated locally),1.00 per call) 
Siul2_Port_Ip_SetInputBuffer/10 (Siul2_Port_Ip_SetInputBuffer) @04aa10e0
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184678
  References: 
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/19 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/18 (1073741824 (estimated locally),1.00 per call) 
Siul2_Port_Ip_SetOutputBuffer/9 (Siul2_Port_Ip_SetOutputBuffer) @050e88c0
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @051846f8
  References: 
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/17 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/16 (1073741824 (estimated locally),1.00 per call) 
Siul2_Port_Ip_SetPullSel/8 (Siul2_Port_Ip_SetPullSel) @050e8d20
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @051847f8
  References: 
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/15 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/14 (1073741824 (estimated locally),1.00 per call) 
Siul2_Port_Ip_Init/7 (Siul2_Port_Ip_Init) @050e8a80
  Type: function definition analyzed
  Visibility: externally_visible public
  Aux: @05184798
  References: pPort_Setting/2 (write)u32MaxPinConfigured/3 (write)
  Referring: 
  Availability: available
  Function flags: count:118111600 (estimated locally) body optimize_size
  Called by: 
  Calls: Siul2_Port_Ip_PinInit/4 (955630223 (estimated locally),8.09 per call) 
Siul2_Port_Ip_GetMSCRConfiguration/6 (Siul2_Port_Ip_GetMSCRConfiguration) @050e87e0
  Type: function definition analyzed
  Visibility: prevailing_def_ironly
  Aux: @051847b8
  References: 
  Referring: 
  Function Siul2_Port_Ip_GetMSCRConfiguration/6 is inline copy in Siul2_Port_Ip_GetPinConfiguration/13
  Availability: local
  Function flags: count:55807732 (estimated locally) body local optimize_size
  Called by: Siul2_Port_Ip_GetPinConfiguration/13 (inlined) (55807732 (estimated locally),0.49 per call) 
  Calls: 
Siul2_Port_Ip_PinInit/4 (Siul2_Port_Ip_PinInit) @050e81c0
  Type: function definition analyzed
  Visibility: prevailing_def_ironly
  Aux: @05184918
  References: Port_au32Siul2BaseAddr/1 (read)
  Referring: 
  Availability: local
  Function flags: count:1073741824 (estimated locally) body local optimize_size
  Called by: Siul2_Port_Ip_RevertPinConfiguration/12 (55807731 (estimated locally),0.49 per call) Siul2_Port_Ip_Init/7 (955630223 (estimated locally),8.09 per call) 
  Calls: Siul2_Port_Ip_WriteIMCRConfiguration/5 (inlined) (1073741824 (estimated locally),1.00 per call) 
Siul2_Port_Ip_WriteIMCRConfiguration/5 (Siul2_Port_Ip_WriteIMCRConfiguration) @050e8540
  Type: function definition analyzed
  Visibility: prevailing_def_ironly
  Aux: @05184958
  References: 
  Referring: 
  Function Siul2_Port_Ip_WriteIMCRConfiguration/5 is inline copy in Siul2_Port_Ip_PinInit/4
  Availability: local
  Function flags: count:1073741824 (estimated locally) body local optimize_size
  Called by: Siul2_Port_Ip_PinInit/4 (inlined) (1073741824 (estimated locally),1.00 per call) 
  Calls: 

Function found not to call free: Siul2_Port_Ip_WriteIMCRConfiguration
Function found not to call free: Siul2_Port_Ip_PinInit
Function found not to call free: Siul2_Port_Ip_GetMSCRConfiguration
Function found not to call free: Siul2_Port_Ip_Init
Function found not to call free: Siul2_Port_Ip_RevertPinConfiguration
Function found not to call free: Siul2_Port_Ip_GetPinConfiguration
Siul2_Port_Ip_GetPinConfiguration (const struct Siul2_Port_Ip_PortType * const base, struct Siul2_Port_Ip_PinSettingsConfig * config, uint16 pin)
{
  uint8 inputMuxIterator;
  uint16 u16PinIdx;
  uint32 u32MscrBase;
  uint32 u32MscrId;
  uint32 portNumber;
  uint32 MaxPinConfigured;
  const struct Siul2_Port_Ip_PinSettingsConfig * ConfigPtr;
  long unsigned int base.6_1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  const struct Siul2_Port_Ip_PinSettingsConfig * _5;
  unsigned int _6;
  const struct Siul2_Port_Ip_PinSettingsConfig * _7;
  long unsigned int _8;
  struct SIUL2_Type * _9;
  unsigned char _10;
  int _11;
  long unsigned int _12;
  <unnamed type> _13;
  long unsigned int _14;
  long unsigned int _15;

  <bb 2> [local count: 114863532]:
  # DEBUG BEGIN_STMT
  ConfigPtr_22 = pPort_Setting;
  # DEBUG ConfigPtr => ConfigPtr_22
  # DEBUG BEGIN_STMT
  MaxPinConfigured_23 = u32MaxPinConfigured;
  # DEBUG MaxPinConfigured => MaxPinConfigured_23
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  if (base_24(D) > 1140916224B)
    goto <bb 4>; [50.00%]
  else
    goto <bb 3>; [50.00%]

  <bb 3> [local count: 57431766]:
  # DEBUG BEGIN_STMT
  # DEBUG u32MscrBase => 1074381376

  <bb 4> [local count: 114863532]:
  # u32MscrBase_16 = PHI <1140916800(2), 1074381376(3)>
  # DEBUG u32MscrBase => u32MscrBase_16
  # DEBUG BEGIN_STMT
  base.6_1 = (long unsigned int) base_24(D);
  _2 = base.6_1 - u32MscrBase_16;
  portNumber_25 = _2 >> 6;
  # DEBUG portNumber => portNumber_25
  # DEBUG BEGIN_STMT
  _3 = portNumber_25 << 4;
  _4 = (long unsigned int) pin_26(D);
  u32MscrId_27 = _3 + _4;
  # DEBUG u32MscrId => u32MscrId_27
  # DEBUG BEGIN_STMT
  # DEBUG u16PinIdx => 0
  goto <bb 11>; [100.00%]

  <bb 5> [local count: 1014686025]:
  # DEBUG BEGIN_STMT
  _6 = _15 * 108;
  _7 = ConfigPtr_22 + _6;
  _8 = _7->pinPortIdx;
  if (_8 == u32MscrId_27)
    goto <bb 6>; [5.50%]
  else
    goto <bb 10>; [94.50%]

  <bb 6> [local count: 55807731]:
  # _5 = PHI <_7(5)>
  # _14 = PHI <_8(5)>
  # DEBUG BEGIN_STMT
  _9 = _5->base;
  config_29(D)->base = _9;
  # DEBUG BEGIN_STMT
  config_29(D)->pinPortIdx = _14;
  # DEBUG BEGIN_STMT
  _10 = _5->initValue;
  config_29(D)->initValue = _10;
  # DEBUG BEGIN_STMT
  # DEBUG inputMuxIterator => 0
  goto <bb 8>; [100.00%]

  <bb 7> [local count: 446512084]:
  # DEBUG BEGIN_STMT
  _11 = (int) inputMuxIterator_18;
  _12 = _5->inputMuxReg[_11];
  config_29(D)->inputMuxReg[_11] = _12;
  # DEBUG BEGIN_STMT
  _13 = _5->inputMux[_11];
  config_29(D)->inputMux[_11] = _13;
  # DEBUG BEGIN_STMT
  inputMuxIterator_36 = inputMuxIterator_18 + 1;
  # DEBUG inputMuxIterator => inputMuxIterator_36

  <bb 8> [local count: 502319816]:
  # inputMuxIterator_18 = PHI <0(6), inputMuxIterator_36(7)>
  # DEBUG inputMuxIterator => inputMuxIterator_18
  # DEBUG BEGIN_STMT
  if (inputMuxIterator_18 != 8)
    goto <bb 7>; [88.89%]
  else
    goto <bb 9>; [11.11%]

  <bb 9> [local count: 55807732]:
  # DEBUG BEGIN_STMT
  Siul2_Port_Ip_GetMSCRConfiguration (config_29(D), base_24(D), pin_26(D));
  # DEBUG BEGIN_STMT
  goto <bb 12>; [100.00%]

  <bb 10> [local count: 958878293]:
  # DEBUG BEGIN_STMT
  u16PinIdx_28 = u16PinIdx_17 + 1;
  # DEBUG u16PinIdx => u16PinIdx_28

  <bb 11> [local count: 1073741824]:
  # u16PinIdx_17 = PHI <0(4), u16PinIdx_28(10)>
  # DEBUG u16PinIdx => u16PinIdx_17
  # DEBUG BEGIN_STMT
  _15 = (long unsigned int) u16PinIdx_17;
  if (_15 < MaxPinConfigured_23)
    goto <bb 5>; [94.50%]
  else
    goto <bb 12>; [5.50%]

  <bb 12> [local count: 114863532]:
  return;

}


Siul2_Port_Ip_RevertPinConfiguration (const struct Siul2_Port_Ip_PortType * const base, uint16 pin)
{
  uint32 u32MscrId;
  uint32 portNumber;
  uint32 MaxPinConfigured;
  const struct Siul2_Port_Ip_PinSettingsConfig * ConfigPtr;
  uint32 u32RegVal;
  uint16 u16PinIdx;
  long unsigned int base.3_1;
  long unsigned int _2;
  long unsigned int base.4_3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;
  const struct Siul2_Port_Ip_PinSettingsConfig * _7;
  unsigned int _8;
  const struct Siul2_Port_Ip_PinSettingsConfig * _9;
  long unsigned int _10;
  int _11;
  long unsigned int _12;

  <bb 2> [local count: 114863532]:
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG u32RegVal => 4294967295
  # DEBUG BEGIN_STMT
  ConfigPtr_18 = pPort_Setting;
  # DEBUG ConfigPtr => ConfigPtr_18
  # DEBUG BEGIN_STMT
  MaxPinConfigured_19 = u32MaxPinConfigured;
  # DEBUG MaxPinConfigured => MaxPinConfigured_19
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  if (base_20(D) > 1140916224B)
    goto <bb 3>; [50.00%]
  else
    goto <bb 4>; [50.00%]

  <bb 3> [local count: 57431766]:
  # DEBUG BEGIN_STMT
  base.3_1 = (long unsigned int) base_20(D);
  _2 = base.3_1 + 3154050496;
  portNumber_22 = _2 >> 6;
  # DEBUG portNumber => portNumber_22
  goto <bb 5>; [100.00%]

  <bb 4> [local count: 57431766]:
  # DEBUG BEGIN_STMT
  base.4_3 = (long unsigned int) base_20(D);
  _4 = base.4_3 + 3220585920;
  portNumber_21 = _4 >> 6;
  # DEBUG portNumber => portNumber_21

  <bb 5> [local count: 114863532]:
  # portNumber_15 = PHI <portNumber_22(3), portNumber_21(4)>
  # DEBUG portNumber => portNumber_15
  # DEBUG BEGIN_STMT
  _5 = portNumber_15 << 4;
  _6 = (long unsigned int) pin_23(D);
  u32MscrId_24 = _5 + _6;
  # DEBUG u32MscrId => u32MscrId_24
  # DEBUG BEGIN_STMT
  # DEBUG u16PinIdx => 0
  goto <bb 9>; [100.00%]

  <bb 6> [local count: 1014686025]:
  # DEBUG BEGIN_STMT
  _8 = _12 * 108;
  _9 = ConfigPtr_18 + _8;
  _10 = _9->pinPortIdx;
  if (_10 == u32MscrId_24)
    goto <bb 7>; [5.50%]
  else
    goto <bb 8>; [94.50%]

  <bb 7> [local count: 55807731]:
  # _7 = PHI <_9(6)>
  # DEBUG BEGIN_STMT
  Siul2_Port_Ip_PinInit (_7);
  # DEBUG BEGIN_STMT
  _11 = (int) pin_23(D);
  u32RegVal_27 ={v} base_20(D)->MSCR[_11];
  # DEBUG u32RegVal => u32RegVal_27
  # DEBUG BEGIN_STMT
  goto <bb 10>; [100.00%]

  <bb 8> [local count: 958878293]:
  # DEBUG BEGIN_STMT
  u16PinIdx_25 = u16PinIdx_13 + 1;
  # DEBUG u16PinIdx => u16PinIdx_25

  <bb 9> [local count: 1073741824]:
  # u16PinIdx_13 = PHI <0(5), u16PinIdx_25(8)>
  # DEBUG u16PinIdx => u16PinIdx_13
  # DEBUG BEGIN_STMT
  _12 = (long unsigned int) u16PinIdx_13;
  if (_12 < MaxPinConfigured_19)
    goto <bb 6>; [94.50%]
  else
    goto <bb 10>; [5.50%]

  <bb 10> [local count: 114863532]:
  # u32RegVal_14 = PHI <u32RegVal_27(7), 4294967295(9)>
  # DEBUG u32RegVal => u32RegVal_14
  # DEBUG BEGIN_STMT
  return u32RegVal_14;

}


Siul2_Port_Ip_SetPinDirection (struct Siul2_Port_Ip_PortType * const base, uint16 pin, Siul2_Port_Ip_PortDirectionType direction)
{
  int _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  int _6;
  long unsigned int _7;
  long unsigned int _8;
  long unsigned int _9;
  long unsigned int _10;
  int _11;
  long unsigned int _12;
  long unsigned int _13;
  int _14;
  long unsigned int _15;
  long unsigned int _16;

  <bb 2> [local count: 1073741823]:
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04 ();
  # DEBUG BEGIN_STMT
  switch (direction_20(D)) <default: <L6> [20.00%], case 0: <L0> [20.00%], case 1: <L1> [20.00%], case 2: <L2> [20.00%], case 3: <L3> [20.00%]>

  <bb 3> [local count: 214748364]:
<L0>:
  # DEBUG BEGIN_STMT
  _1 = (int) pin_21(D);
  _2 ={v} base_22(D)->MSCR[_1];
  _3 = _2 & 4292870143;
  base_22(D)->MSCR[_1] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} base_22(D)->MSCR[_1];
  _5 = _4 | 524288;
  base_22(D)->MSCR[_1] ={v} _5;
  # DEBUG BEGIN_STMT
  goto <bb 7>; [100.00%]

  <bb 4> [local count: 214748364]:
<L1>:
  # DEBUG BEGIN_STMT
  _6 = (int) pin_21(D);
  _7 ={v} base_22(D)->MSCR[_6];
  _8 = _7 & 4294443007;
  base_22(D)->MSCR[_6] ={v} _8;
  # DEBUG BEGIN_STMT
  _9 ={v} base_22(D)->MSCR[_6];
  _10 = _9 | 2097152;
  base_22(D)->MSCR[_6] ={v} _10;
  # DEBUG BEGIN_STMT
  goto <bb 7>; [100.00%]

  <bb 5> [local count: 214748364]:
<L2>:
  # DEBUG BEGIN_STMT
  _11 = (int) pin_21(D);
  _12 ={v} base_22(D)->MSCR[_11];
  _13 = _12 | 2621440;
  base_22(D)->MSCR[_11] ={v} _13;
  # DEBUG BEGIN_STMT
  goto <bb 7>; [100.00%]

  <bb 6> [local count: 214748364]:
<L3>:
  # DEBUG BEGIN_STMT
  _14 = (int) pin_21(D);
  _15 ={v} base_22(D)->MSCR[_14];
  _16 = _15 & 4292345855;
  base_22(D)->MSCR[_14] ={v} _16;
  # DEBUG BEGIN_STMT

  <bb 7> [local count: 1073741824]:
<L6>:
  # DEBUG BEGIN_STMT
  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04 ();
  return;

}


Siul2_Port_Ip_SetInputBuffer (struct Siul2_Port_Ip_PortType * const base, uint16 pin, boolean enable, uint32 inputMuxReg, Siul2_Port_Ip_PortInputMux inputMux)
{
  uint32 imcrVal;
  struct SIUL2_Type * siul2Base;
  int _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;
  long unsigned int _7;
  long unsigned int iftmp.2_9;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  # DEBUG siul2Base => 4294967295B
  # DEBUG BEGIN_STMT
  # DEBUG imcrRegIdx => inputMuxReg_12(D)
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03 ();
  # DEBUG BEGIN_STMT
  if (base_15(D) != 0B)
    goto <bb 3>; [70.00%]
  else
    goto <bb 6>; [30.00%]

  <bb 3> [local count: 751619278]:
  # DEBUG BEGIN_STMT
  _1 = (int) pin_16(D);
  _2 ={v} base_15(D)->MSCR[_1];
  _3 = _2 & 4294443007;
  base_15(D)->MSCR[_1] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} base_15(D)->MSCR[_1];
  if (enable_18(D) != 0)
    goto <bb 5>; [50.00%]
  else
    goto <bb 4>; [50.00%]

  <bb 4> [local count: 375809639]:

  <bb 5> [local count: 751619278]:
  # iftmp.2_9 = PHI <524288(3), 0(4)>
  _5 = _4 | iftmp.2_9;
  base_15(D)->MSCR[_1] ={v} _5;

  <bb 6> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  if (inputMux_20(D) != 16)
    goto <bb 7>; [66.00%]
  else
    goto <bb 11>; [34.00%]

  <bb 7> [local count: 708669605]:
  # DEBUG BEGIN_STMT
  if (inputMuxReg_12(D) <= 511)
    goto <bb 9>; [50.00%]
  else
    goto <bb 8>; [50.00%]

  <bb 8> [local count: 354334802]:
  # DEBUG BEGIN_STMT
  # DEBUG siul2Base => 1140916224B

  <bb 9> [local count: 708669605]:
  # siul2Base_8 = PHI <1074380800B(7), 1140916224B(8)>
  # DEBUG siul2Base => siul2Base_8
  # DEBUG BEGIN_STMT
  if (inputMuxReg_12(D) <= 495)
    goto <bb 10>; [50.00%]
  else
    goto <bb 11>; [50.00%]

  <bb 10> [local count: 354334802]:
  # DEBUG BEGIN_STMT
  _6 = inputMuxReg_12(D);
  imcrVal_21 ={v} siul2Base_8->IMCR[_6];
  # DEBUG imcrVal => imcrVal_21
  # DEBUG BEGIN_STMT
  imcrVal_22 = imcrVal_21 & 4294967288;
  # DEBUG imcrVal => imcrVal_22
  # DEBUG BEGIN_STMT
  _7 = inputMux_20(D) & 7;
  imcrVal_23 = _7 | imcrVal_22;
  # DEBUG imcrVal => imcrVal_23
  # DEBUG BEGIN_STMT
  siul2Base_8->IMCR[_6] ={v} imcrVal_23;

  <bb 11> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03 ();
  return;

}


Siul2_Port_Ip_SetOutputBuffer (struct Siul2_Port_Ip_PortType * const base, uint16 pin, boolean enable, Siul2_Port_Ip_PortMux mux)
{
  int _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;
  long unsigned int _7;
  long unsigned int _8;
  long unsigned int _9;
  long unsigned int _10;
  long unsigned int iftmp.1_11;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02 ();
  # DEBUG BEGIN_STMT
  _1 = (int) pin_14(D);
  _2 ={v} base_15(D)->MSCR[_1];
  _3 = _2 & 4292870143;
  base_15(D)->MSCR[_1] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} base_15(D)->MSCR[_1];
  if (enable_17(D) != 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 3>; [50.00%]

  <bb 3> [local count: 536870913]:

  <bb 4> [local count: 1073741824]:
  # iftmp.1_11 = PHI <2097152(2), 0(3)>
  _5 = _4 | iftmp.1_11;
  base_15(D)->MSCR[_1] ={v} _5;
  # DEBUG BEGIN_STMT
  _6 ={v} base_15(D)->MSCR[_1];
  _7 = _6 & 4294967288;
  base_15(D)->MSCR[_1] ={v} _7;
  # DEBUG BEGIN_STMT
  _8 ={v} base_15(D)->MSCR[_1];
  _9 = mux_20(D) & 7;
  _10 = _8 | _9;
  base_15(D)->MSCR[_1] ={v} _10;
  # DEBUG BEGIN_STMT
  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02 ();
  return;

}


Siul2_Port_Ip_SetPullSel (struct Siul2_Port_Ip_PortType * const base, uint16 pin, Siul2_Port_Ip_PortPullConfig pullConfig)
{
  uint32 regVal;
  int _1;
  long unsigned int _2;
  long unsigned int _3;
  int _4;
  int _5;
  long unsigned int _20;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG pueVal => 8192
  # DEBUG BEGIN_STMT
  # DEBUG pusVal => 4096
  # DEBUG BEGIN_STMT
  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01 ();
  # DEBUG BEGIN_STMT
  switch (pullConfig_9(D)) <default: <L5> [25.00%], case 0: <L1> [25.00%], case 1: <L2> [25.00%], case 2: <L0> [25.00%]>

  <bb 3> [local count: 268435456]:
<L0>:
  # DEBUG BEGIN_STMT
  _1 = (int) pin_10(D);
  _2 ={v} base_11(D)->MSCR[_1];
  _3 = _2 & 4294959103;
  base_11(D)->MSCR[_1] ={v} _3;
  # DEBUG BEGIN_STMT
  goto <bb 6>; [100.00%]

  <bb 4> [local count: 268435456]:
<L1>:
  # DEBUG BEGIN_STMT
  _4 = (int) pin_10(D);
  regVal_16 ={v} base_11(D)->MSCR[_4];
  # DEBUG regVal => regVal_16
  # DEBUG BEGIN_STMT
  # DEBUG regVal => regVal_16 | 8192
  # DEBUG BEGIN_STMT
  _20 = regVal_16 & 4294963199;
  regVal_17 = _20 | 8192;
  # DEBUG regVal => regVal_17
  # DEBUG BEGIN_STMT
  base_11(D)->MSCR[_4] ={v} regVal_17;
  # DEBUG BEGIN_STMT
  goto <bb 6>; [100.00%]

  <bb 5> [local count: 268435456]:
<L2>:
  # DEBUG BEGIN_STMT
  _5 = (int) pin_10(D);
  regVal_13 ={v} base_11(D)->MSCR[_5];
  # DEBUG regVal => regVal_13
  # DEBUG BEGIN_STMT
  # DEBUG regVal => regVal_13 | 8192
  # DEBUG BEGIN_STMT
  regVal_14 = regVal_13 | 12288;
  # DEBUG regVal => regVal_14
  # DEBUG BEGIN_STMT
  base_11(D)->MSCR[_5] ={v} regVal_14;
  # DEBUG BEGIN_STMT

  <bb 6> [local count: 1073741824]:
<L5>:
  # DEBUG BEGIN_STMT
  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01 ();
  return;

}


Siul2_Port_Ip_Init (uint32 pinCount, const struct Siul2_Port_Ip_PinSettingsConfig * config)
{
  uint32 i;
  long unsigned int _1;
  const struct Siul2_Port_Ip_PinSettingsConfig * _2;

  <bb 2> [local count: 118111600]:
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  pPort_Setting = config_6(D);
  # DEBUG BEGIN_STMT
  u32MaxPinConfigured = pinCount_8(D);
  # DEBUG BEGIN_STMT
  # DEBUG i => 0
  goto <bb 4>; [100.00%]

  <bb 3> [local count: 955630223]:
  # DEBUG BEGIN_STMT
  _1 = i_3 * 108;
  _2 = config_6(D) + _1;
  Siul2_Port_Ip_PinInit (_2);
  # DEBUG BEGIN_STMT
  i_11 = i_3 + 1;
  # DEBUG i => i_11

  <bb 4> [local count: 1073741824]:
  # i_3 = PHI <0(2), i_11(3)>
  # DEBUG i => i_3
  # DEBUG BEGIN_STMT
  if (i_3 < pinCount_8(D))
    goto <bb 3>; [89.00%]
  else
    goto <bb 5>; [11.00%]

  <bb 5> [local count: 118111601]:
  # DEBUG BEGIN_STMT
  return 0;

}


Siul2_Port_Ip_GetMSCRConfiguration (struct Siul2_Port_Ip_PinSettingsConfig * config, const struct Siul2_Port_Ip_PortType * const base, uint16 pin)
{
  Siul2_Port_Ip_PortPullConfig pullValue;
  uint32 u32TempVal;
  uint32 u32RegVal;
  int _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;
  long unsigned int _7;
  long unsigned int _8;
  long unsigned int _9;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  # DEBUG u32RegVal => 4294967295
  # DEBUG BEGIN_STMT
  # DEBUG u32TempVal => 4294967295
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = (int) pin_11(D);
  u32RegVal_14 ={v} base_13(D)->MSCR[_1];
  # DEBUG u32RegVal => u32RegVal_14
  # DEBUG BEGIN_STMT
  u32TempVal_15 = u32RegVal_14 & 7;
  # DEBUG u32TempVal => u32TempVal_15
  # DEBUG BEGIN_STMT
  config_16(D)->mux = u32TempVal_15;
  # DEBUG BEGIN_STMT
  _2 = u32RegVal_14 >> 5;
  u32TempVal_18 = _2 & 1;
  # DEBUG u32TempVal => u32TempVal_18
  # DEBUG BEGIN_STMT
  config_16(D)->safeMode = u32TempVal_18;
  # DEBUG BEGIN_STMT
  _3 = u32RegVal_14 & 8192;
  if (_3 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 3>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  _4 = u32RegVal_14 >> 12;
  u32TempVal_20 = _4 & 1;
  # DEBUG u32TempVal => u32TempVal_20
  # DEBUG BEGIN_STMT
  # DEBUG pullValue => u32TempVal_20

  <bb 4> [local count: 1073741824]:
  # pullValue_10 = PHI <2(2), u32TempVal_20(3)>
  # DEBUG pullValue => pullValue_10
  # DEBUG BEGIN_STMT
  config_16(D)->pullConfig = pullValue_10;
  # DEBUG BEGIN_STMT
  _5 = u32RegVal_14 >> 14;
  u32TempVal_22 = _5 & 7;
  # DEBUG u32TempVal => u32TempVal_22
  # DEBUG BEGIN_STMT
  config_16(D)->slewRateCtrlSel = u32TempVal_22;
  # DEBUG BEGIN_STMT
  _6 = u32RegVal_14 >> 10;
  u32TempVal_24 = _6 & 1;
  # DEBUG u32TempVal => u32TempVal_24
  # DEBUG BEGIN_STMT
  config_16(D)->receiverSel = u32TempVal_24;
  # DEBUG BEGIN_STMT
  _7 = u32RegVal_14 >> 20;
  u32TempVal_26 = _7 & 1;
  # DEBUG u32TempVal => u32TempVal_26
  # DEBUG BEGIN_STMT
  config_16(D)->openDrain = u32TempVal_26;
  # DEBUG BEGIN_STMT
  _8 = u32RegVal_14 >> 19;
  u32TempVal_28 = _8 & 1;
  # DEBUG u32TempVal => u32TempVal_28
  # DEBUG BEGIN_STMT
  config_16(D)->inputBuffer = u32TempVal_28;
  # DEBUG BEGIN_STMT
  _9 = u32RegVal_14 >> 21;
  u32TempVal_30 = _9 & 1;
  # DEBUG u32TempVal => u32TempVal_30
  # DEBUG BEGIN_STMT
  config_16(D)->outputBuffer = u32TempVal_30;
  return;

}


Siul2_Port_Ip_WriteIMCRConfiguration (const struct Siul2_Port_Ip_PinSettingsConfig * config)
{
  struct SIUL2_Type * imcrBase;
  uint32 imcrRegIdx;
  uint8 inputMuxIterator;
  <unnamed type> _1;
  int _2;
  <unnamed type> _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> [local count: 350860936]:
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG imcrBase => 1074380800B
  # DEBUG BEGIN_STMT
  _1 = config_13(D)->inputBuffer;
  if (_1 == 1)
    goto <bb 11>; [34.00%]
  else
    goto <bb 10>; [66.00%]

  <bb 11> [local count: 119292718]:
  goto <bb 9>; [100.00%]

  <bb 3> [local count: 954449108]:
  # DEBUG BEGIN_STMT
  _2 = (int) inputMuxIterator_6;
  _3 = config_13(D)->inputMux[_2];
  if (_3 != 16)
    goto <bb 4>; [66.00%]
  else
    goto <bb 8>; [34.00%]

  <bb 4> [local count: 629936412]:
  # DEBUG BEGIN_STMT
  imcrRegIdx_14 = config_13(D)->inputMuxReg[_2];
  # DEBUG imcrRegIdx => imcrRegIdx_14
  # DEBUG BEGIN_STMT
  if (imcrRegIdx_14 <= 511)
    goto <bb 6>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 5> [local count: 314968206]:
  # DEBUG BEGIN_STMT
  # DEBUG imcrBase => 1140916224B
  # DEBUG BEGIN_STMT
  imcrRegIdx_15 = imcrRegIdx_14 + 4294966784;
  # DEBUG imcrRegIdx => imcrRegIdx_15

  <bb 6> [local count: 629936412]:
  # imcrRegIdx_7 = PHI <imcrRegIdx_14(4), imcrRegIdx_15(5)>
  # imcrBase_8 = PHI <1074380800B(4), 1140916224B(5)>
  # DEBUG imcrBase => imcrBase_8
  # DEBUG imcrRegIdx => imcrRegIdx_7
  # DEBUG BEGIN_STMT
  if (imcrRegIdx_7 <= 495)
    goto <bb 7>; [50.00%]
  else
    goto <bb 8>; [50.00%]

  <bb 7> [local count: 314968206]:
  # DEBUG BEGIN_STMT
  _4 = imcrRegIdx_7;
  _5 = _3 & 7;
  imcrBase_8->IMCR[_4] ={v} _5;

  <bb 8> [local count: 954449110]:
  # DEBUG BEGIN_STMT
  inputMuxIterator_17 = inputMuxIterator_6 + 1;
  # DEBUG inputMuxIterator => inputMuxIterator_17

  <bb 9> [local count: 1073741824]:
  # inputMuxIterator_6 = PHI <inputMuxIterator_17(8), 0(11)>
  # DEBUG inputMuxIterator => inputMuxIterator_6
  # DEBUG BEGIN_STMT
  if (inputMuxIterator_6 != 8)
    goto <bb 3>; [88.89%]
  else
    goto <bb 10>; [11.11%]

  <bb 10> [local count: 350860934]:
  return;

}


Siul2_Port_Ip_PinInit (const struct Siul2_Port_Ip_PinSettingsConfig * config)
{
  uint8 siulInstance;
  uint32 pinsValues;
  struct SIUL2_Type * _1;
  <unnamed type> _2;
  long unsigned int _3;
  long unsigned int _4;
  <unnamed type> _5;
  long unsigned int _6;
  long unsigned int _7;
  <unnamed type> _8;
  long unsigned int _9;
  long unsigned int _10;
  <unnamed type> _11;
  long unsigned int _12;
  long unsigned int _13;
  <unnamed type> _14;
  long unsigned int _15;
  long unsigned int _16;
  <unnamed type> _17;
  long unsigned int _18;
  long unsigned int _19;
  <unnamed type> _20;
  long unsigned int _21;
  long unsigned int _22;
  <unnamed type> _23;
  long unsigned int _24;
  unsigned char _25;
  int _26;
  long unsigned int _27;
  long unsigned int _28;
  short unsigned int _29;
  short unsigned int _30;
  long unsigned int _31;
  long unsigned int _32;
  long unsigned int _33;
  volatile uint8 * _34;
  struct SIUL2_Type * _35;
  long unsigned int _36;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  # DEBUG pinsValues => 0
  # DEBUG BEGIN_STMT
  # DEBUG siulInstance => 0
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = config_41(D)->base;
  if (_1 == 1074380800B)
    goto <bb 4>; [30.00%]
  else
    goto <bb 3>; [70.00%]

  <bb 3> [local count: 751619278]:
  # DEBUG BEGIN_STMT
  # DEBUG siulInstance => 1

  <bb 4> [local count: 1073741824]:
  # siulInstance_38 = PHI <0(2), 1(3)>
  # DEBUG siulInstance => siulInstance_38
  # DEBUG BEGIN_STMT
  _2 = config_41(D)->pullConfig;
  if (_2 != 2)
    goto <bb 5>; [66.00%]
  else
    goto <bb 6>; [34.00%]

  <bb 5> [local count: 708669605]:
  # DEBUG BEGIN_STMT
  # DEBUG pinsValues => 8192
  # DEBUG BEGIN_STMT
  _3 = _2 << 12;
  _4 = _3 & 4096;
  pinsValues_42 = _4 | 8192;
  # DEBUG pinsValues => pinsValues_42

  <bb 6> [local count: 1073741824]:
  # pinsValues_37 = PHI <0(4), pinsValues_42(5)>
  # DEBUG pinsValues => pinsValues_37
  # DEBUG BEGIN_STMT
  _5 = config_41(D)->outputBuffer;
  _6 = _5 << 21;
  _7 = _6 & 2097152;
  pinsValues_43 = _7 | pinsValues_37;
  # DEBUG pinsValues => pinsValues_43
  # DEBUG BEGIN_STMT
  _8 = config_41(D)->receiverSel;
  _9 = _8 << 10;
  _10 = _9 & 1024;
  pinsValues_44 = _10 | pinsValues_43;
  # DEBUG pinsValues => pinsValues_44
  # DEBUG BEGIN_STMT
  _11 = config_41(D)->openDrain;
  _12 = _11 << 20;
  _13 = _12 & 1048576;
  pinsValues_45 = _13 | pinsValues_44;
  # DEBUG pinsValues => pinsValues_45
  # DEBUG BEGIN_STMT
  _14 = config_41(D)->inputBuffer;
  _15 = _14 << 19;
  _16 = _15 & 524288;
  pinsValues_46 = _16 | pinsValues_45;
  # DEBUG pinsValues => pinsValues_46
  # DEBUG BEGIN_STMT
  _17 = config_41(D)->slewRateCtrlSel;
  _18 = _17 << 14;
  _19 = _18 & 114688;
  pinsValues_47 = _19 | pinsValues_46;
  # DEBUG pinsValues => pinsValues_47
  # DEBUG BEGIN_STMT
  _20 = config_41(D)->safeMode;
  _21 = _20 << 5;
  _22 = _21 & 32;
  pinsValues_48 = _22 | pinsValues_47;
  # DEBUG pinsValues => pinsValues_48
  # DEBUG BEGIN_STMT
  _23 = config_41(D)->mux;
  _24 = _23 & 7;
  pinsValues_49 = _24 | pinsValues_48;
  # DEBUG pinsValues => pinsValues_49
  # DEBUG BEGIN_STMT
  if (_23 == 0)
    goto <bb 7>; [50.00%]
  else
    goto <bb 10>; [50.00%]

  <bb 7> [local count: 536870913]:
  if (_5 == 1)
    goto <bb 8>; [34.00%]
  else
    goto <bb 10>; [66.00%]

  <bb 8> [local count: 182536110]:
  # DEBUG BEGIN_STMT
  _25 = config_41(D)->initValue;
  if (_25 != 2)
    goto <bb 9>; [66.00%]
  else
    goto <bb 10>; [34.00%]

  <bb 9> [local count: 120473833]:
  # DEBUG BEGIN_STMT
  _26 = (int) siulInstance_38;
  _27 = Port_au32Siul2BaseAddr[_26];
  _28 = config_41(D)->pinPortIdx;
  _29 = (short unsigned int) _28;
  _30 = _29 ^ 3;
  _31 = (long unsigned int) _30;
  _32 = _27 + _31;
  _33 = _32 + 4864;
  _34 = (volatile uint8 *) _33;
  *_34 ={v} _25;

  <bb 10> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _35 = config_41(D)->base;
  _36 = config_41(D)->pinPortIdx;
  _35->MSCR[_36] ={v} pinsValues_49;
  # DEBUG BEGIN_STMT
  Siul2_Port_Ip_WriteIMCRConfiguration (config_41(D));
  return;

}


