// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign( in, out );

// Design a module that outputs a value
module output_value( input in, output out );
// output out to in
output_value( in, out );

// Design a module that outputs a value
module output_value_2( input in, output out );
// output out to in
output_value_2( in, out );

// Design a module that outputs a value
module output_value_3( input in, output out );
// output out to in
output_value_3( in, out );

// Design a module that outputs a value
module output_value_4( input in, output out );
// output out to in
output_value_4( in, out );

// Design a module that outputs a value
module output_value_5( input in, output out );
// output out to in
endmodule
