{
  "Top": "calc",
  "RtlTop": "calc",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "csg324",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_compile -no_signed_zeros=0",
      "config_compile -unsafe_math_optimizations=0",
      "config_schedule -effort=medium",
      "config_schedule -enable_dsp_full_reg=0",
      "config_schedule -relax_ii_for_timing=0",
      "config_schedule -verbose=0",
      "config_bind -effort=medium",
      "config_sdx -optimization_level=none",
      "config_sdx -target=none",
      "config_export -description=MandelCalc",
      "config_export -display_name {MandelCalc Demo Core}",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vendor=QuickSilver",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2771528",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "calc",
    "Version": "1.0",
    "DisplayName": "Calc",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/mandel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/calc_mul_9ns_69s_eOg.vhd",
      "impl\/vhdl\/calc_mul_69s_69s_bkb.vhd",
      "impl\/vhdl\/calc_mul_69s_70s_cud.vhd",
      "impl\/vhdl\/calc_mul_72ns_70sdEe.vhd",
      "impl\/vhdl\/mandel_calc.vhd",
      "impl\/vhdl\/calc.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/calc_mul_9ns_69s_eOg.v",
      "impl\/verilog\/calc_mul_69s_69s_bkb.v",
      "impl\/verilog\/calc_mul_69s_70s_cud.v",
      "impl\/verilog\/calc_mul_72ns_70sdEe.v",
      "impl\/verilog\/mandel_calc.v",
      "impl\/verilog\/calc.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/andrewsi\/OneDrive\/fpgaproducts\/Vivado\/mandelbrot\/solution1\/.autopilot\/db\/calc.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "X0_V": {
      "type": "data",
      "dir": "in",
      "width": "69",
      "ctype": {"DATA": {
          "Type": "real fixed signed 64",
          "Width": "69"
        }}
    },
    "X1_V": {
      "type": "data",
      "dir": "in",
      "width": "69",
      "ctype": {"DATA": {
          "Type": "real fixed signed 64",
          "Width": "69"
        }}
    },
    "Y0_V": {
      "type": "data",
      "dir": "in",
      "width": "69",
      "ctype": {"DATA": {
          "Type": "real fixed signed 64",
          "Width": "69"
        }}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "mem_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "19",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "19"
        }}
    },
    "mem_V_d0": {
      "type": "data",
      "dir": "out",
      "width": "11",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "11"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "X0_V": {
      "dir": "in",
      "width": "69"
    },
    "Y0_V": {
      "dir": "in",
      "width": "69"
    },
    "X1_V": {
      "dir": "in",
      "width": "69"
    },
    "mem_V_address0": {
      "dir": "out",
      "width": "19"
    },
    "mem_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "mem_V_we0": {
      "dir": "out",
      "width": "1"
    },
    "mem_V_d0": {
      "dir": "out",
      "width": "11"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "X0_V": {
      "interfaceRef": "X0_V",
      "dir": "in",
      "dataWidth": "69",
      "handshakeRef": "ap_none"
    },
    "Y0_V": {
      "interfaceRef": "Y0_V",
      "dir": "in",
      "dataWidth": "69",
      "handshakeRef": "ap_none"
    },
    "X1_V": {
      "interfaceRef": "X1_V",
      "dir": "in",
      "dataWidth": "69",
      "handshakeRef": "ap_none"
    },
    "mem_V_d0": {
      "interfaceRef": "mem_V_d0",
      "dir": "out",
      "dataWidth": "11",
      "busTypeRef": "ap_memory",
      "arraySize": "307200",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "calc",
      "Instances": [{
          "ModuleName": "mandel_calc",
          "InstanceName": "grp_mandel_calc_fu_255"
        }]
    },
    "Metrics": {
      "mandel_calc": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "7509",
          "LatencyWorst": "15016",
          "PipelineIIMin": "16",
          "PipelineIIMax": "15016",
          "PipelineII": "16 ~ 15016",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.507"
        },
        "Loops": [{
            "Name": "Mandelcalc_loop",
            "TripCount": "",
            "LatencyMin": "15",
            "LatencyMax": "15014",
            "Latency": "15 ~ 15014",
            "PipelineII": "",
            "PipelineDepth": "15"
          }],
        "Area": {
          "DSP48E": "32",
          "FF": "2203",
          "LUT": "2305",
          "BRAM_18K": "0"
        }
      },
      "calc": {
        "Latency": {
          "LatencyBest": "2771528",
          "LatencyAvg": "1156307528",
          "LatencyWorst": "4615993928",
          "PipelineIIMin": "2771529",
          "PipelineIIMax": "4615993929",
          "PipelineII": "2771529 ~ 4615993929",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.724"
        },
        "Loops": [{
            "Name": "y_for",
            "TripCount": "480",
            "LatencyMin": "2771520",
            "LatencyMax": "4615993920",
            "Latency": "2771520 ~ 4615993920",
            "PipelineII": "",
            "PipelineDepthMin": "5774",
            "PipelineDepthMax": "9616654",
            "PipelineDepth": "5774 ~ 9616654",
            "Loops": [{
                "Name": "x_for",
                "TripCount": "640",
                "LatencyMin": "5760",
                "LatencyMax": "9616640",
                "Latency": "5760 ~ 9616640",
                "PipelineII": "",
                "PipelineDepthMin": "9",
                "PipelineDepthMax": "15026",
                "PipelineDepth": "9 ~ 15026"
              }]
          }],
        "Area": {
          "DSP48E": "80",
          "FF": "5774",
          "LUT": "6193",
          "BRAM_18K": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "calc",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-12-16 21:41:30 -0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
