/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [13:0] _02_;
  wire [12:0] _03_;
  reg [5:0] _04_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [12:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_97z;
  wire celloutsig_0_98z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [23:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_72z = ~celloutsig_0_67z;
  assign celloutsig_1_3z = ~celloutsig_1_2z;
  assign celloutsig_0_33z = ~((celloutsig_0_11z | celloutsig_0_8z[0]) & celloutsig_0_8z[2]);
  assign celloutsig_0_97z = ~((celloutsig_0_24z | celloutsig_0_31z[5]) & celloutsig_0_86z);
  assign celloutsig_0_98z = ~((celloutsig_0_20z | celloutsig_0_12z) & celloutsig_0_64z);
  assign celloutsig_0_17z = ~((celloutsig_0_8z[1] | celloutsig_0_0z[2]) & celloutsig_0_14z);
  assign celloutsig_0_40z = ~((celloutsig_0_1z | celloutsig_0_12z) & (celloutsig_0_22z | celloutsig_0_26z));
  assign celloutsig_0_1z = ~((in_data[8] | celloutsig_0_0z[0]) & (celloutsig_0_0z[2] | celloutsig_0_0z[1]));
  assign celloutsig_1_0z = ~((in_data[165] | in_data[134]) & (in_data[136] | in_data[124]));
  assign celloutsig_1_6z = ~((in_data[165] | celloutsig_1_4z) & (celloutsig_1_1z | celloutsig_1_5z));
  assign celloutsig_1_14z = ~((celloutsig_1_10z[0] | celloutsig_1_1z) & (celloutsig_1_5z | celloutsig_1_10z[1]));
  assign celloutsig_1_15z = ~((celloutsig_1_8z[5] | celloutsig_1_6z) & (celloutsig_1_3z | celloutsig_1_1z));
  assign celloutsig_0_14z = ~((celloutsig_0_2z | celloutsig_0_2z) & (celloutsig_0_5z[3] | celloutsig_0_12z));
  assign celloutsig_0_19z = ~((celloutsig_0_5z[1] | celloutsig_0_9z) & (celloutsig_0_3z | celloutsig_0_4z[2]));
  assign celloutsig_0_22z = ~((celloutsig_0_19z | celloutsig_0_2z) & (celloutsig_0_13z[3] | celloutsig_0_15z));
  assign celloutsig_0_23z = ~((celloutsig_0_4z[3] | celloutsig_0_9z) & (celloutsig_0_16z | celloutsig_0_20z));
  assign celloutsig_0_9z = celloutsig_0_4z[2] | ~(celloutsig_0_8z[1]);
  assign celloutsig_1_1z = in_data[126] | ~(in_data[164]);
  assign celloutsig_0_30z = celloutsig_0_29z[0] | celloutsig_0_10z;
  assign celloutsig_0_3z = celloutsig_0_1z | in_data[4];
  assign celloutsig_0_50z = celloutsig_0_5z[7] | _01_;
  assign celloutsig_0_64z = celloutsig_0_63z[4] | celloutsig_0_38z;
  assign celloutsig_1_5z = celloutsig_1_4z | celloutsig_1_0z;
  assign celloutsig_0_16z = celloutsig_0_1z | celloutsig_0_2z;
  assign celloutsig_0_24z = celloutsig_0_20z | celloutsig_0_15z;
  assign celloutsig_0_26z = celloutsig_0_5z[4] | celloutsig_0_7z;
  reg [13:0] _31_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _31_ <= 14'h0000;
    else _31_ <= { celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_37z, celloutsig_0_13z };
  assign { _02_[13:6], _01_, _02_[4:0] } = _31_;
  reg [12:0] _32_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _32_ <= 13'h0000;
    else _32_ <= { celloutsig_0_28z, celloutsig_0_40z, celloutsig_0_10z, celloutsig_0_51z, celloutsig_0_14z };
  assign { _03_[12:8], _00_, _03_[6:0] } = _32_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 6'h00;
    else _04_ <= { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_37z = celloutsig_0_0z / { 1'h1, celloutsig_0_17z, celloutsig_0_30z };
  assign celloutsig_1_19z = { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_13z } / { 1'h1, in_data[139:136] };
  assign celloutsig_0_7z = in_data[55:48] == { celloutsig_0_5z[6:5], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_12z = celloutsig_1_8z[11:5] == { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_20z = { celloutsig_0_0z[2], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_8z } == { celloutsig_0_4z[10:7], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_2z = in_data[54:44] <= in_data[60:50];
  assign celloutsig_0_67z = { _02_[12:6], _01_, _02_[4:3], celloutsig_0_3z } < { _03_[11:8], _00_, _03_[6:1] };
  assign celloutsig_1_4z = in_data[143:132] < { in_data[180:170], celloutsig_1_0z };
  assign celloutsig_0_38z = celloutsig_0_5z[8:0] != celloutsig_0_4z[9:1];
  assign celloutsig_1_17z = { _04_[1], celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_2z } != { _04_[3:2], celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_14z };
  assign celloutsig_0_18z = { celloutsig_0_8z[1:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_14z } != { in_data[68:67], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_0z = ~ in_data[85:83];
  assign celloutsig_0_5z = ~ { in_data[30:23], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_63z = ~ { celloutsig_0_29z[0], celloutsig_0_50z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_35z };
  assign celloutsig_1_8z = ~ in_data[178:155];
  assign celloutsig_0_28z = ~ { celloutsig_0_13z[4:2], celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_8z };
  assign celloutsig_0_51z = | { celloutsig_0_40z, celloutsig_0_37z, celloutsig_0_33z, celloutsig_0_30z, celloutsig_0_29z[1:0], celloutsig_0_16z };
  assign celloutsig_1_7z = | { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, in_data[179:163] };
  assign celloutsig_1_9z = | { celloutsig_1_6z, in_data[154:144] };
  assign celloutsig_0_11z = | in_data[71:66];
  assign celloutsig_0_12z = | { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_5z[8:0], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_35z = in_data[40:37] >>> { celloutsig_0_5z[6:4], celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_2z } >>> celloutsig_0_4z[3:0];
  assign celloutsig_0_13z = { celloutsig_0_8z[1:0], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_11z } >>> { in_data[63:60], celloutsig_0_2z };
  assign celloutsig_0_4z = in_data[44:34] - { in_data[8:1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_3z } - { _04_[0], celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_29z = { celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_3z } - { in_data[82:81], celloutsig_0_18z };
  assign celloutsig_1_10z = { celloutsig_1_8z[3], celloutsig_1_2z, celloutsig_1_5z } ~^ { celloutsig_1_8z[9:8], celloutsig_1_7z };
  assign celloutsig_0_6z = ~((celloutsig_0_5z[9] & celloutsig_0_4z[4]) | celloutsig_0_1z);
  assign celloutsig_0_86z = ~((celloutsig_0_24z & celloutsig_0_0z[2]) | celloutsig_0_72z);
  assign celloutsig_0_10z = ~((celloutsig_0_6z & celloutsig_0_7z) | celloutsig_0_1z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_1z) | in_data[160]);
  assign celloutsig_1_13z = ~((celloutsig_1_4z & celloutsig_1_8z[19]) | celloutsig_1_12z);
  assign celloutsig_0_15z = ~((celloutsig_0_14z & celloutsig_0_9z) | celloutsig_0_6z);
  assign celloutsig_0_25z = ~((celloutsig_0_0z[1] & celloutsig_0_13z[4]) | celloutsig_0_3z);
  assign { celloutsig_0_31z[3], celloutsig_0_31z[7], celloutsig_0_31z[0], celloutsig_0_31z[6], celloutsig_0_31z[4], celloutsig_0_31z[11:8], celloutsig_0_31z[5] } = ~ { celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_13z[3:0], celloutsig_0_2z };
  assign _02_[5] = _01_;
  assign _03_[7] = _00_;
  assign celloutsig_0_31z[2:1] = { celloutsig_0_31z[5], celloutsig_0_31z[6] };
  assign { out_data[132:128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
