E:/CPEN311/311Labs/tim_yang_53414207_xuan_tung_luu_30236798_Lab_5/rtl/sincos_lut.vhd {1 {vcom -work work -2002 -explicit -stats=none E:/CPEN311/311Labs/tim_yang_53414207_xuan_tung_luu_30236798_Lab_5/rtl/sincos_lut.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity sincos_lut
-- Compiling architecture rtl of sincos_lut

} {} {}} E:/CPEN311/311Labs/tim_yang_53414207_xuan_tung_luu_30236798_Lab_5/sim/main_DDS/main_DDS_tb.sv {1 {vlog -work work -sv -stats=none E:/CPEN311/311Labs/tim_yang_53414207_xuan_tung_luu_30236798_Lab_5/sim/main_DDS/main_DDS_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module main_DDS_tb

Top level modules:
	main_DDS_tb

} {} {}} E:/CPEN311/311Labs/tim_yang_53414207_xuan_tung_luu_30236798_Lab_5/rtl/waveform_gen.vhd {1 {vcom -work work -2002 -explicit -stats=none {E:\CPEN311\311Labs\tim_yang_53414207_xuan_tung_luu_30236798_Lab_5\rtl\waveform_gen.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity waveform_gen
-- Compiling architecture rtl of waveform_gen

} {} {}}
