

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s'
================================================================
* Date:           Thu Jan 23 14:07:36 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.272 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     2254|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|       45|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|      109|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      109|     2299|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_12ns_9s_21_1_1_U138  |mul_12ns_9s_21_1_1  |        0|   1|  0|   5|    0|
    |mul_8ns_8ns_15_1_1_U137  |mul_8ns_8ns_15_1_1  |        0|   0|  0|  40|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   1|  0|  45|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln58_10_fu_5682_p2  |         +|   0|  0|  29|          22|          22|
    |add_ln58_11_fu_5692_p2  |         +|   0|  0|  23|          23|          23|
    |add_ln58_12_fu_5708_p2  |         +|   0|  0|  23|          23|          23|
    |add_ln58_13_fu_5714_p2  |         +|   0|  0|  23|          23|          23|
    |add_ln58_14_fu_5724_p2  |         +|   0|  0|  27|          20|          20|
    |add_ln58_15_fu_5734_p2  |         +|   0|  0|  28|          21|           9|
    |add_ln58_16_fu_5740_p2  |         +|   0|  0|  21|          21|          21|
    |add_ln58_17_fu_5746_p2  |         +|   0|  0|  21|          21|          21|
    |add_ln58_18_fu_5756_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln58_19_fu_5762_p2  |         +|   0|  0|  29|          22|          22|
    |add_ln58_1_fu_5598_p2   |         +|   0|  0|  28|          21|          21|
    |add_ln58_20_fu_5772_p2  |         +|   0|  0|  29|          22|          22|
    |add_ln58_21_fu_5782_p2  |         +|   0|  0|  23|          23|          23|
    |add_ln58_22_fu_5788_p2  |         +|   0|  0|  20|          20|          20|
    |add_ln58_23_fu_5794_p2  |         +|   0|  0|  26|          19|          10|
    |add_ln58_24_fu_5804_p2  |         +|   0|  0|  20|          20|          20|
    |add_ln58_25_fu_5814_p2  |         +|   0|  0|  23|          23|          23|
    |add_ln58_26_fu_5834_p2  |         +|   0|  0|  24|          24|          24|
    |add_ln58_27_fu_5840_p2  |         +|   0|  0|  30|          23|          23|
    |add_ln58_28_fu_5850_p2  |         +|   0|  0|  24|          24|          24|
    |add_ln58_29_fu_5860_p2  |         +|   0|  0|  24|          24|          24|
    |add_ln58_2_fu_5608_p2   |         +|   0|  0|  29|          22|          22|
    |add_ln58_30_fu_5876_p2  |         +|   0|  0|  24|          24|          24|
    |add_ln58_31_fu_5886_p2  |         +|   0|  0|  32|          25|          25|
    |add_ln58_32_fu_5902_p2  |         +|   0|  0|  22|          22|          22|
    |add_ln58_33_fu_5908_p2  |         +|   0|  0|  22|          22|          22|
    |add_ln58_34_fu_5918_p2  |         +|   0|  0|  21|          21|          21|
    |add_ln58_35_fu_5924_p2  |         +|   0|  0|  20|          20|          12|
    |add_ln58_36_fu_5934_p2  |         +|   0|  0|  21|          21|          21|
    |add_ln58_37_fu_5944_p2  |         +|   0|  0|  30|          23|          23|
    |add_ln58_38_fu_5950_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln58_39_fu_5986_p2  |         +|   0|  0|  30|          23|          23|
    |add_ln58_3_fu_5628_p2   |         +|   0|  0|  21|          21|          10|
    |add_ln58_40_fu_5992_p2  |         +|   0|  0|  23|          23|          23|
    |add_ln58_41_fu_5998_p2  |         +|   0|  0|  22|          22|          22|
    |add_ln58_42_fu_6004_p2  |         +|   0|  0|  26|          19|           9|
    |add_ln58_43_fu_6014_p2  |         +|   0|  0|  27|          20|          20|
    |add_ln58_44_fu_6024_p2  |         +|   0|  0|  22|          22|          22|
    |add_ln58_45_fu_6034_p2  |         +|   0|  0|  23|          23|          23|
    |add_ln58_4_fu_5634_p2   |         +|   0|  0|  21|          21|          21|
    |add_ln58_5_fu_5644_p2   |         +|   0|  0|  30|          23|          23|
    |add_ln58_6_fu_5650_p2   |         +|   0|  0|  30|          23|          23|
    |add_ln58_7_fu_5656_p2   |         +|   0|  0|  23|          23|          23|
    |add_ln58_8_fu_5662_p2   |         +|   0|  0|  21|          21|          21|
    |add_ln58_9_fu_5672_p2   |         +|   0|  0|  28|          21|          11|
    |add_ln58_fu_5588_p2     |         +|   0|  0|  27|          20|          20|
    |tmp3_fu_5820_p2         |         +|   0|  0|  21|          14|          14|
    |mult_10_fu_5053_p2      |         -|   0|  0|  30|          23|          23|
    |mult_11_fu_5067_p2      |         -|   0|  0|  29|          22|          22|
    |mult_12_fu_5088_p2      |         -|   0|  0|  27|           1|          20|
    |mult_13_fu_5120_p2      |         -|   0|  0|  28|          21|          21|
    |mult_14_fu_5141_p2      |         -|   0|  0|  29|           1|          22|
    |mult_15_fu_5172_p2      |         -|   0|  0|  29|          22|          22|
    |mult_16_fu_5186_p2      |         -|   0|  0|  29|          22|          22|
    |mult_17_fu_5203_p2      |         -|   0|  0|  28|          21|          21|
    |mult_18_fu_5228_p2      |         -|   0|  0|  28|           1|          21|
    |mult_19_fu_5266_p2      |         -|   0|  0|  21|          21|          21|
    |mult_20_fu_5280_p2      |         -|   0|  0|  27|          20|          20|
    |mult_21_fu_5294_p2      |         -|   0|  0|  26|          19|          19|
    |mult_22_fu_5304_p2      |         -|   0|  0|  28|          21|          21|
    |mult_23_fu_5325_p2      |         -|   0|  0|  27|          20|          20|
    |mult_25_fu_5350_p2      |         -|   0|  0|  25|           1|          18|
    |mult_26_fu_5375_p2      |         -|   0|  0|  26|           1|          19|
    |mult_27_fu_5396_p2      |         -|   0|  0|  27|           1|          20|
    |mult_28_fu_5417_p2      |         -|   0|  0|  26|           1|          19|
    |mult_2_fu_4875_p2       |         -|   0|  0|  21|          21|          21|
    |mult_31_fu_5457_p2      |         -|   0|  0|  30|           1|          23|
    |mult_32_fu_5485_p2      |         -|   0|  0|  24|          17|          17|
    |mult_33_fu_5509_p2      |         -|   0|  0|  25|           1|          18|
    |mult_35_fu_5551_p2      |         -|   0|  0|  21|          21|          21|
    |mult_36_fu_5572_p2      |         -|   0|  0|  28|          21|          21|
    |mult_37_fu_5582_p2      |         -|   0|  0|  20|          20|          20|
    |mult_3_fu_4906_p2       |         -|   0|  0|  22|          22|          22|
    |mult_5_fu_4944_p2       |         -|   0|  0|  20|          13|          13|
    |mult_6_fu_4965_p2       |         -|   0|  0|  28|           1|          21|
    |mult_7_fu_4986_p2       |         -|   0|  0|  26|           1|          19|
    |mult_8_fu_5007_p2       |         -|   0|  0|  27|           1|          20|
    |mult_9_fu_5032_p2       |         -|   0|  0|  29|           1|          22|
    |mult_fu_4833_p2         |         -|   0|  0|  25|          18|          18|
    |sub_ln58_1_fu_5698_p2   |         -|   0|  0|  25|          18|          18|
    |sub_ln58_2_fu_5866_p2   |         -|   0|  0|  30|          20|          23|
    |sub_ln58_3_fu_5892_p2   |         -|   0|  0|  25|          18|          18|
    |sub_ln58_4_fu_5976_p2   |         -|   0|  0|  27|          20|          20|
    |sub_ln58_fu_5618_p2     |         -|   0|  0|  26|          19|          19|
    |sub_ln73_14_fu_5155_p2  |         -|   0|  0|  29|           1|          22|
    |sub_ln73_19_fu_5249_p2  |         -|   0|  0|  28|           1|          21|
    |sub_ln73_2_fu_4896_p2   |         -|   0|  0|  22|           1|          22|
    |sub_ln73_32_fu_5541_p2  |         -|   0|  0|  21|           1|          21|
    |sub_ln73_fu_4858_p2     |         -|   0|  0|  21|           1|          21|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|2254|        1514|        1809|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |data_12_val_read_reg_6210  |  12|   0|   12|          0|
    |data_15_val_read_reg_6201  |  12|   0|   12|          0|
    |data_1_val_read_reg_6237   |  12|   0|   12|          0|
    |data_21_val_read_reg_6194  |   9|   0|    9|          0|
    |data_22_val_read_reg_6185  |  13|   0|   13|          0|
    |data_26_val_read_reg_6176  |  13|   0|   13|          0|
    |data_6_val_read_reg_6229   |   8|   0|    8|          0|
    |data_9_val_read_reg_6220   |  13|   0|   13|          0|
    |mult_4_reg_2751            |  15|   0|   15|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 109|   0|  109|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+-------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>|  return value|
|ap_return_0  |  out|   17|  ap_ctrl_hs|  dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>|  return value|
|ap_return_1  |  out|   17|  ap_ctrl_hs|  dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>|  return value|
|ap_return_2  |  out|   17|  ap_ctrl_hs|  dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>|  return value|
|ap_return_3  |  out|   17|  ap_ctrl_hs|  dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>|  return value|
|ap_return_4  |  out|   17|  ap_ctrl_hs|  dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>|  return value|
|ap_return_5  |  out|   17|  ap_ctrl_hs|  dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>|  return value|
|ap_return_6  |  out|   17|  ap_ctrl_hs|  dense_latency<ap_ufixed<13, 12, 5, 3, 0>, ap_fixed<17, 15, 5, 3, 0>, config13>|  return value|
|data_1_val   |   in|   12|     ap_none|                                                                      data_1_val|        scalar|
|data_6_val   |   in|    8|     ap_none|                                                                      data_6_val|        scalar|
|data_9_val   |   in|   13|     ap_none|                                                                      data_9_val|        scalar|
|data_12_val  |   in|   12|     ap_none|                                                                     data_12_val|        scalar|
|data_15_val  |   in|   12|     ap_none|                                                                     data_15_val|        scalar|
|data_21_val  |   in|    9|     ap_none|                                                                     data_21_val|        scalar|
|data_22_val  |   in|   13|     ap_none|                                                                     data_22_val|        scalar|
|data_26_val  |   in|   13|     ap_none|                                                                     data_26_val|        scalar|
+-------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

