library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity mux_8bit_2to1 is 
	port (S : in std_logic;
			X, Y : in std_logic_vector(7 downto 0);
			M : out std_logic_vector(7 downto 0));
end mux_8bit_2to1;

architecture rtl of mux_8bit_2to1 is
begin

end 