Release 14.6 ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -dd _ngo -nt timestamp -uc vga_sdram_interface.ucf -p
xc3s1000-ft256-4 test_vga.ngc test_vga.ngd

Reading NGO file
"C:/CS401/SIMPLE_VGA_SDRAM_V2/VGA_TO_SDRAM_INTERFACE/test_vga.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "vga_sdram_interface.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'clk', used in period specification 'TS_clk',
   was traced into DCM instance u0/gen_dlls.dllint. The following new TNM groups
   and period specifications were generated at the DCM output(s): 
   CLK0: <TIMESPEC TS_u0_int_clk1x = PERIOD "u0_int_clk1x" TS_clk HIGH 50%>

Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 173340 kilobytes

Writing NGD file "test_vga.ngd" ...
Total REAL time to NGDBUILD completion:  2 sec
Total CPU time to NGDBUILD completion:   2 sec

Writing NGDBUILD log file "test_vga.bld"...
