module sync_up(
  input clk,
  input reset,
  output reg [3:0]q);
  always@(posedge clk) begin
    if(reset)begin
      q<=0;
    end
    else begin
      q[0]<=~q[0];
      q[1]<=q[1]^q[0];
      q[2]<=q[2]^(q[1]&q[0]);
      q[3]<=q[3]^(q[2]&q[1]&q[0]);
    end
  end
endmodule
