Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Apr 23 10:55:04 2025
| Host         : byhx_mk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                                                         4           
SYNTH-10   Warning           Wide multiplier                                                                                        4           
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  4           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint                                       3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (35)
7. checking multiple_clock (2766)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2766)
---------------------------------
 There are 2766 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.048        0.000                      0                 7175        0.010        0.000                      0                 7175        3.000        0.000                       0                  2771  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll     {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll      {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll    {0.000 5.000}      10.000          100.000         
sys_clk_pin            {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll_1   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll_1    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                       7.845        0.000                       0                     3  
  cpu_clk_clk_pll            0.048        0.000                      0                 7109        0.097        0.000                      0                 7109        8.750        0.000                       0                  2666  
  timer_clk_clk_pll          6.306        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                   101  
sys_clk_pin                                                                                                                                                              3.000        0.000                       0                     1  
  clkfbout_clk_pll_1                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll_1          0.050        0.000                      0                 7109        0.097        0.000                      0                 7109        8.750        0.000                       0                  2666  
  timer_clk_clk_pll_1        6.307        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cpu_clk_clk_pll_1    cpu_clk_clk_pll            0.048        0.000                      0                 7109        0.010        0.000                      0                 7109  
timer_clk_clk_pll_1  timer_clk_clk_pll          6.306        0.000                      0                   66        0.042        0.000                      0                   66  
cpu_clk_clk_pll      cpu_clk_clk_pll_1          0.048        0.000                      0                 7109        0.010        0.000                      0                 7109  
timer_clk_clk_pll    timer_clk_clk_pll_1        6.306        0.000                      0                   66        0.042        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               timer_clk_clk_pll    cpu_clk_clk_pll      
(none)               timer_clk_clk_pll_1  cpu_clk_clk_pll      
(none)               timer_clk_clk_pll    cpu_clk_clk_pll_1    
(none)               timer_clk_clk_pll_1  cpu_clk_clk_pll_1    
(none)               cpu_clk_clk_pll      timer_clk_clk_pll    
(none)               cpu_clk_clk_pll_1    timer_clk_clk_pll    
(none)               cpu_clk_clk_pll      timer_clk_clk_pll_1  
(none)               cpu_clk_clk_pll_1    timer_clk_clk_pll_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clkfbout_clk_pll                        
(none)              clkfbout_clk_pll_1                      
(none)              cpu_clk_clk_pll                         
(none)              cpu_clk_clk_pll_1                       
(none)                                  cpu_clk_clk_pll     
(none)                                  cpu_clk_clk_pll_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.542ns  (logic 9.137ns (46.757%)  route 10.405ns (53.243%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 r  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          1.171    15.650    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[13]
    SLICE_X51Y25         LUT6 (Prop_lut6_I2_O)        0.124    15.774 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           1.367    17.141    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ramloop[7].ram.ram_ena
    RAMB18_X2Y6          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.759    18.221    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.502    17.719    
                         clock uncertainty           -0.087    17.632    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.189    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.189    
                         arrival time                         -17.141    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.432ns  (logic 9.137ns (47.020%)  route 10.295ns (52.979%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 r  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          1.171    15.650    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[13]
    SLICE_X51Y25         LUT6 (Prop_lut6_I2_O)        0.124    15.774 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           1.257    17.031    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ramloop[7].ram.ram_ena
    RAMB18_X1Y4          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.713    18.175    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.502    17.673    
                         clock uncertainty           -0.087    17.586    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.143    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -17.031    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.426ns  (logic 9.137ns (47.036%)  route 10.289ns (52.964%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 f  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.987    15.466    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[13]
    SLICE_X53Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.590 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=4, routed)           1.435    17.025    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ramloop[5].ram.ram_ena
    RAMB36_X1Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.718    18.180    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.678    
                         clock uncertainty           -0.087    17.591    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.148    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.231ns  (logic 9.137ns (47.513%)  route 10.094ns (52.487%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 18.015 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.738    14.188    cpu/ID_state_inst/br_taken
    SLICE_X44Y28         LUT3 (Prop_lut3_I2_O)        0.124    14.312 r  cpu/ID_state_inst/IF_pc[16]_i_1/O
                         net (fo=11, routed)          0.828    15.140    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/addra[14]
    SLICE_X41Y30         LUT4 (Prop_lut4_I1_O)        0.124    15.264 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=4, routed)           1.566    16.830    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/ramloop[4].ram.ram_ena
    RAMB36_X1Y10         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.554    18.015    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.514    
                         clock uncertainty           -0.087    17.427    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.984    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.984    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.435ns  (logic 9.137ns (47.012%)  route 10.298ns (52.988%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 18.231 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 r  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.740    15.219    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/addra[13]
    SLICE_X43Y26         LUT4 (Prop_lut4_I1_O)        0.124    15.343 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=4, routed)           1.692    17.035    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/ramloop[6].ram.ram_ena
    RAMB36_X2Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.769    18.231    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.729    
                         clock uncertainty           -0.087    17.642    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.199    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.199    
                         arrival time                         -17.035    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.356ns  (logic 9.261ns (47.845%)  route 10.095ns (52.155%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.575    14.025    cpu/ID_state_inst/br_taken
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.124    14.149 r  cpu/ID_state_inst/IF_pc[14]_i_1/O
                         net (fo=11, routed)          1.012    15.161    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[12]
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    15.285 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           0.720    16.005    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_2_n_0
    SLICE_X57Y19         LUT3 (Prop_lut3_I1_O)        0.124    16.129 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           0.827    16.956    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[58]
    RAMB18_X1Y5          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.713    18.175    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB18_X1Y5          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.502    17.673    
                         clock uncertainty           -0.087    17.586    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.143    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.356ns  (logic 9.261ns (47.845%)  route 10.095ns (52.155%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.575    14.025    cpu/ID_state_inst/br_taken
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.124    14.149 r  cpu/ID_state_inst/IF_pc[14]_i_1/O
                         net (fo=11, routed)          1.012    15.161    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[12]
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    15.285 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           0.720    16.005    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_2_n_0
    SLICE_X57Y19         LUT3 (Prop_lut3_I1_O)        0.124    16.129 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           0.827    16.956    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[58]
    RAMB18_X1Y5          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.715    18.177    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB18_X1Y5          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502    17.675    
                         clock uncertainty           -0.087    17.588    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    17.145    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.390ns  (logic 9.137ns (47.122%)  route 10.253ns (52.878%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 18.228 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 f  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.987    15.466    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[13]
    SLICE_X53Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.590 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=4, routed)           1.400    16.989    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/ramloop[5].ram.ram_ena
    RAMB36_X2Y7          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.766    18.228    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.726    
                         clock uncertainty           -0.087    17.639    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.196    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.196    
                         arrival time                         -16.989    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.357ns  (logic 9.137ns (47.203%)  route 10.220ns (52.797%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 f  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.706    15.185    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[13]
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.124    15.309 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=4, routed)           1.647    16.956    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ramloop[1].ram.ram_ena
    RAMB36_X0Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.733    18.195    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.693    
                         clock uncertainty           -0.087    17.606    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.163    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.163    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.374ns  (logic 9.137ns (47.160%)  route 10.237ns (52.840%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 18.230 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 f  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.987    15.466    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[13]
    SLICE_X53Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.590 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=4, routed)           1.384    16.974    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ramloop[5].ram.ram_ena
    RAMB36_X2Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.768    18.230    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.728    
                         clock uncertainty           -0.087    17.641    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.198    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                  0.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.218    -0.466    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.157    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.218    -0.466    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.157    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.218    -0.466    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.157    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.218    -0.466    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.157    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.218    -0.466    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.157    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.218    -0.466    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.157    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMS32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMS32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD/CLK
                         clock pessimism             -0.218    -0.466    
    SLICE_X46Y39         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.157    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMS32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMS32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD_D1/CLK
                         clock pessimism             -0.218    -0.466    
    SLICE_X46Y39         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.157    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.353ns (79.362%)  route 0.092ns (20.638%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.635    -0.477    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/aclk
    SLICE_X39Y49         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=2, routed)           0.091    -0.245    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/opt_has_pipe.first_q[13]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.048    -0.197 r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/i_simple_model.i_gt_1.carrychaingen[13].carrymux_i_2/O
                         net (fo=1, routed)           0.000    -0.197    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/DI25_out
    SLICE_X38Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111    -0.086 r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.085    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.032 r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.032    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X38Y50         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.841    -0.311    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X38Y50         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.035    -0.276    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134    -0.142    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.648%)  route 0.224ns (61.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.642    -0.470    cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X11Y49         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=2, routed)           0.224    -0.105    cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/D[16]
    SLICE_X14Y50         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.847    -0.305    cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X14Y50         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.035    -0.270    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.052    -0.218    cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y12    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y12    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y14    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y14    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y15    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y15    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 2.118ns (57.217%)  route 1.584ns (42.783%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.976 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.976    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.299 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.299    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 2.110ns (57.125%)  route 1.584ns (42.875%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.976 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.976    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.291 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.291    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 2.034ns (56.224%)  route 1.584ns (43.776%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.976 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.976    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.215 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.215    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 2.014ns (55.981%)  route 1.584ns (44.019%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.976 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.976    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.195 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.195    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 2.001ns (55.821%)  route 1.584ns (44.179%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.182 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.182    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 1.993ns (55.722%)  route 1.584ns (44.278%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.174 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.174    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.507ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 1.917ns (54.761%)  route 1.584ns (45.239%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.098 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.098    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  6.507    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.897ns (54.501%)  route 1.584ns (45.499%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.078 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.078    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.542ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 1.884ns (54.330%)  route 1.584ns (45.670%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 7.984 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.065 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.065    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522     7.984    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.409     7.575    
                         clock uncertainty           -0.077     7.498    
    SLICE_X12Y90         FDRE (Setup_fdre_C_D)        0.109     7.607    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.607    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  6.542    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 1.876ns (54.225%)  route 1.584ns (45.775%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 7.984 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.057 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.057    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522     7.984    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.409     7.575    
                         clock uncertainty           -0.077     7.498    
    SLICE_X12Y90         FDRE (Setup_fdre_C_D)        0.109     7.607    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.607    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                  6.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.539    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/conf_wdata_r1_reg[13]/Q
                         net (fo=1, routed)           0.056    -0.342    u_confreg/conf_wdata_r1[13]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[13]/C
                         clock pessimism             -0.231    -0.539    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.078    -0.461    u_confreg/conf_wdata_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.539    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/conf_wdata_r1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.342    u_confreg/conf_wdata_r1[12]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/C
                         clock pessimism             -0.231    -0.539    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.076    -0.463    u_confreg/conf_wdata_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[31]
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.076    -0.462    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.539    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/conf_wdata_r1_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.342    u_confreg/conf_wdata_r1[10]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[10]/C
                         clock pessimism             -0.231    -0.539    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.075    -0.464    u_confreg/conf_wdata_r2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[29]
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.075    -0.463    u_confreg/conf_wdata_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.539    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.342    u_confreg/conf_wdata_r1[11]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.231    -0.539    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.071    -0.468    u_confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[30]
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.071    -0.467    u_confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  u_confreg/conf_wdata_r1_reg[20]/Q
                         net (fo=1, routed)           0.056    -0.318    u_confreg/conf_wdata_r1[20]
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[20]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.060    -0.478    u_confreg/conf_wdata_r2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X13Y91         FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[22]/Q
                         net (fo=1, routed)           0.110    -0.287    u_confreg/conf_wdata_r1[22]
    SLICE_X13Y90         FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X13Y90         FDRE (Hold_fdre_C_D)         0.070    -0.452    u_confreg/conf_wdata_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  u_confreg/conf_wdata_r1_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.318    u_confreg/conf_wdata_r1[26]
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.053    -0.485    u_confreg/conf_wdata_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y84    u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y88    u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y90    u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y92     u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y84    u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y84    u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y84    u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y84    u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll_1
  To Clock:  clkfbout_clk_pll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.542ns  (logic 9.137ns (46.757%)  route 10.405ns (53.243%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 r  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          1.171    15.650    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[13]
    SLICE_X51Y25         LUT6 (Prop_lut6_I2_O)        0.124    15.774 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           1.367    17.141    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ramloop[7].ram.ram_ena
    RAMB18_X2Y6          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.759    18.221    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.502    17.719    
                         clock uncertainty           -0.085    17.634    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.191    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.191    
                         arrival time                         -17.141    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.432ns  (logic 9.137ns (47.020%)  route 10.295ns (52.979%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 r  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          1.171    15.650    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[13]
    SLICE_X51Y25         LUT6 (Prop_lut6_I2_O)        0.124    15.774 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           1.257    17.031    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ramloop[7].ram.ram_ena
    RAMB18_X1Y4          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.713    18.175    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.502    17.673    
                         clock uncertainty           -0.085    17.588    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.145    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -17.031    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.426ns  (logic 9.137ns (47.036%)  route 10.289ns (52.964%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 f  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.987    15.466    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[13]
    SLICE_X53Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.590 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=4, routed)           1.435    17.025    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ramloop[5].ram.ram_ena
    RAMB36_X1Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.718    18.180    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.678    
                         clock uncertainty           -0.085    17.593    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.150    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.150    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.231ns  (logic 9.137ns (47.513%)  route 10.094ns (52.487%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 18.015 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.738    14.188    cpu/ID_state_inst/br_taken
    SLICE_X44Y28         LUT3 (Prop_lut3_I2_O)        0.124    14.312 r  cpu/ID_state_inst/IF_pc[16]_i_1/O
                         net (fo=11, routed)          0.828    15.140    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/addra[14]
    SLICE_X41Y30         LUT4 (Prop_lut4_I1_O)        0.124    15.264 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=4, routed)           1.566    16.830    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/ramloop[4].ram.ram_ena
    RAMB36_X1Y10         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.554    18.015    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.514    
                         clock uncertainty           -0.085    17.429    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.986    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.986    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.435ns  (logic 9.137ns (47.012%)  route 10.298ns (52.988%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 18.231 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 r  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.740    15.219    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/addra[13]
    SLICE_X43Y26         LUT4 (Prop_lut4_I1_O)        0.124    15.343 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=4, routed)           1.692    17.035    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/ramloop[6].ram.ram_ena
    RAMB36_X2Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.769    18.231    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.729    
                         clock uncertainty           -0.085    17.644    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.201    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.201    
                         arrival time                         -17.035    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.356ns  (logic 9.261ns (47.845%)  route 10.095ns (52.155%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.575    14.025    cpu/ID_state_inst/br_taken
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.124    14.149 r  cpu/ID_state_inst/IF_pc[14]_i_1/O
                         net (fo=11, routed)          1.012    15.161    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[12]
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    15.285 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           0.720    16.005    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_2_n_0
    SLICE_X57Y19         LUT3 (Prop_lut3_I1_O)        0.124    16.129 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           0.827    16.956    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[58]
    RAMB18_X1Y5          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.713    18.175    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB18_X1Y5          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.502    17.673    
                         clock uncertainty           -0.085    17.588    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.145    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.356ns  (logic 9.261ns (47.845%)  route 10.095ns (52.155%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.575    14.025    cpu/ID_state_inst/br_taken
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.124    14.149 r  cpu/ID_state_inst/IF_pc[14]_i_1/O
                         net (fo=11, routed)          1.012    15.161    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[12]
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    15.285 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           0.720    16.005    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_2_n_0
    SLICE_X57Y19         LUT3 (Prop_lut3_I1_O)        0.124    16.129 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           0.827    16.956    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[58]
    RAMB18_X1Y5          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.715    18.177    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB18_X1Y5          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502    17.675    
                         clock uncertainty           -0.085    17.590    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    17.147    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.390ns  (logic 9.137ns (47.122%)  route 10.253ns (52.878%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 18.228 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 f  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.987    15.466    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[13]
    SLICE_X53Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.590 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=4, routed)           1.400    16.989    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/ramloop[5].ram.ram_ena
    RAMB36_X2Y7          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.766    18.228    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.726    
                         clock uncertainty           -0.085    17.641    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.198    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                         -16.989    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.357ns  (logic 9.137ns (47.203%)  route 10.220ns (52.797%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 f  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.706    15.185    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[13]
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.124    15.309 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=4, routed)           1.647    16.956    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ramloop[1].ram.ram_ena
    RAMB36_X0Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.733    18.195    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.693    
                         clock uncertainty           -0.085    17.608    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.165    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.165    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.374ns  (logic 9.137ns (47.160%)  route 10.237ns (52.840%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 18.230 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 f  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.987    15.466    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[13]
    SLICE_X53Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.590 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=4, routed)           1.384    16.974    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ramloop[5].ram.ram_ena
    RAMB36_X2Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.768    18.230    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.728    
                         clock uncertainty           -0.085    17.643    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.200    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.200    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                  0.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.218    -0.466    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.157    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.218    -0.466    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.157    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.218    -0.466    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.157    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.218    -0.466    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.157    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.218    -0.466    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.157    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.218    -0.466    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.157    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMS32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMS32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD/CLK
                         clock pessimism             -0.218    -0.466    
    SLICE_X46Y39         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.157    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMS32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMS32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD_D1/CLK
                         clock pessimism             -0.218    -0.466    
    SLICE_X46Y39         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.157    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.353ns (79.362%)  route 0.092ns (20.638%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.635    -0.477    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/aclk
    SLICE_X39Y49         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=2, routed)           0.091    -0.245    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/opt_has_pipe.first_q[13]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.048    -0.197 r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/i_simple_model.i_gt_1.carrychaingen[13].carrymux_i_2/O
                         net (fo=1, routed)           0.000    -0.197    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/DI25_out
    SLICE_X38Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111    -0.086 r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.085    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.032 r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.032    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X38Y50         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.841    -0.311    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X38Y50         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.035    -0.276    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134    -0.142    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.648%)  route 0.224ns (61.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.642    -0.470    cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X11Y49         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=2, routed)           0.224    -0.105    cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/D[16]
    SLICE_X14Y50         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.847    -0.305    cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X14Y50         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.035    -0.270    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.052    -0.218    cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y12    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y12    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y14    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y14    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y15    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y15    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y38    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll_1
  To Clock:  timer_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        6.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 2.118ns (57.217%)  route 1.584ns (42.783%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.976 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.976    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.299 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.299    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.497    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109     7.606    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.606    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                  6.307    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 2.110ns (57.125%)  route 1.584ns (42.875%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.976 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.976    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.291 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.291    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.497    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109     7.606    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.606    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 2.034ns (56.224%)  route 1.584ns (43.776%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.976 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.976    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.215 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.215    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.497    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109     7.606    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.606    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 2.014ns (55.981%)  route 1.584ns (44.019%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.976 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.976    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.195 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.195    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.497    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109     7.606    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.606    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 2.001ns (55.821%)  route 1.584ns (44.179%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.182 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.182    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.497    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109     7.606    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.606    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 1.993ns (55.722%)  route 1.584ns (44.278%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.174 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.174    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.497    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109     7.606    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.606    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 1.917ns (54.761%)  route 1.584ns (45.239%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.098 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.098    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.497    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109     7.606    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.606    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.897ns (54.501%)  route 1.584ns (45.499%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.078 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.078    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.497    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109     7.606    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.606    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 1.884ns (54.330%)  route 1.584ns (45.670%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 7.984 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.065 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.065    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522     7.984    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.409     7.575    
                         clock uncertainty           -0.077     7.499    
    SLICE_X12Y90         FDRE (Setup_fdre_C_D)        0.109     7.608    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.608    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  6.543    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 1.876ns (54.225%)  route 1.584ns (45.775%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 7.984 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.057 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.057    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522     7.984    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.409     7.575    
                         clock uncertainty           -0.077     7.499    
    SLICE_X12Y90         FDRE (Setup_fdre_C_D)        0.109     7.608    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.608    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                  6.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.539    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/conf_wdata_r1_reg[13]/Q
                         net (fo=1, routed)           0.056    -0.342    u_confreg/conf_wdata_r1[13]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[13]/C
                         clock pessimism             -0.231    -0.539    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.078    -0.461    u_confreg/conf_wdata_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.539    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/conf_wdata_r1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.342    u_confreg/conf_wdata_r1[12]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/C
                         clock pessimism             -0.231    -0.539    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.076    -0.463    u_confreg/conf_wdata_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[31]
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.076    -0.462    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.539    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/conf_wdata_r1_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.342    u_confreg/conf_wdata_r1[10]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[10]/C
                         clock pessimism             -0.231    -0.539    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.075    -0.464    u_confreg/conf_wdata_r2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[29]
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.075    -0.463    u_confreg/conf_wdata_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.539    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.342    u_confreg/conf_wdata_r1[11]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.231    -0.539    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.071    -0.468    u_confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[30]
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.071    -0.467    u_confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  u_confreg/conf_wdata_r1_reg[20]/Q
                         net (fo=1, routed)           0.056    -0.318    u_confreg/conf_wdata_r1[20]
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[20]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.060    -0.478    u_confreg/conf_wdata_r2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X13Y91         FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[22]/Q
                         net (fo=1, routed)           0.110    -0.287    u_confreg/conf_wdata_r1[22]
    SLICE_X13Y90         FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X13Y90         FDRE (Hold_fdre_C_D)         0.070    -0.452    u_confreg/conf_wdata_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  u_confreg/conf_wdata_r1_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.318    u_confreg/conf_wdata_r1[26]
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.053    -0.485    u_confreg/conf_wdata_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y84    u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y88    u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y90    u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y92     u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y84    u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y84    u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y84    u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y84    u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y88     u_confreg/conf_wdata_r1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.542ns  (logic 9.137ns (46.757%)  route 10.405ns (53.243%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 r  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          1.171    15.650    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[13]
    SLICE_X51Y25         LUT6 (Prop_lut6_I2_O)        0.124    15.774 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           1.367    17.141    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ramloop[7].ram.ram_ena
    RAMB18_X2Y6          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.759    18.221    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.502    17.719    
                         clock uncertainty           -0.087    17.632    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.189    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.189    
                         arrival time                         -17.141    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.432ns  (logic 9.137ns (47.020%)  route 10.295ns (52.979%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 r  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          1.171    15.650    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[13]
    SLICE_X51Y25         LUT6 (Prop_lut6_I2_O)        0.124    15.774 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           1.257    17.031    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ramloop[7].ram.ram_ena
    RAMB18_X1Y4          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.713    18.175    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.502    17.673    
                         clock uncertainty           -0.087    17.586    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.143    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -17.031    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.426ns  (logic 9.137ns (47.036%)  route 10.289ns (52.964%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 f  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.987    15.466    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[13]
    SLICE_X53Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.590 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=4, routed)           1.435    17.025    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ramloop[5].ram.ram_ena
    RAMB36_X1Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.718    18.180    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.678    
                         clock uncertainty           -0.087    17.591    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.148    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.231ns  (logic 9.137ns (47.513%)  route 10.094ns (52.487%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 18.015 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.738    14.188    cpu/ID_state_inst/br_taken
    SLICE_X44Y28         LUT3 (Prop_lut3_I2_O)        0.124    14.312 r  cpu/ID_state_inst/IF_pc[16]_i_1/O
                         net (fo=11, routed)          0.828    15.140    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/addra[14]
    SLICE_X41Y30         LUT4 (Prop_lut4_I1_O)        0.124    15.264 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=4, routed)           1.566    16.830    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/ramloop[4].ram.ram_ena
    RAMB36_X1Y10         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.554    18.015    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.514    
                         clock uncertainty           -0.087    17.427    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.984    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.984    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.435ns  (logic 9.137ns (47.012%)  route 10.298ns (52.988%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 18.231 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 r  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.740    15.219    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/addra[13]
    SLICE_X43Y26         LUT4 (Prop_lut4_I1_O)        0.124    15.343 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=4, routed)           1.692    17.035    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/ramloop[6].ram.ram_ena
    RAMB36_X2Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.769    18.231    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.729    
                         clock uncertainty           -0.087    17.642    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.199    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.199    
                         arrival time                         -17.035    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.356ns  (logic 9.261ns (47.845%)  route 10.095ns (52.155%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.575    14.025    cpu/ID_state_inst/br_taken
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.124    14.149 r  cpu/ID_state_inst/IF_pc[14]_i_1/O
                         net (fo=11, routed)          1.012    15.161    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[12]
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    15.285 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           0.720    16.005    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_2_n_0
    SLICE_X57Y19         LUT3 (Prop_lut3_I1_O)        0.124    16.129 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           0.827    16.956    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[58]
    RAMB18_X1Y5          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.713    18.175    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB18_X1Y5          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.502    17.673    
                         clock uncertainty           -0.087    17.586    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.143    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.356ns  (logic 9.261ns (47.845%)  route 10.095ns (52.155%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.575    14.025    cpu/ID_state_inst/br_taken
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.124    14.149 r  cpu/ID_state_inst/IF_pc[14]_i_1/O
                         net (fo=11, routed)          1.012    15.161    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[12]
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    15.285 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           0.720    16.005    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_2_n_0
    SLICE_X57Y19         LUT3 (Prop_lut3_I1_O)        0.124    16.129 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           0.827    16.956    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[58]
    RAMB18_X1Y5          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.715    18.177    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB18_X1Y5          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502    17.675    
                         clock uncertainty           -0.087    17.588    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    17.145    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.390ns  (logic 9.137ns (47.122%)  route 10.253ns (52.878%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 18.228 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 f  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.987    15.466    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[13]
    SLICE_X53Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.590 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=4, routed)           1.400    16.989    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/ramloop[5].ram.ram_ena
    RAMB36_X2Y7          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.766    18.228    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.726    
                         clock uncertainty           -0.087    17.639    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.196    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.196    
                         arrival time                         -16.989    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.357ns  (logic 9.137ns (47.203%)  route 10.220ns (52.797%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 f  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.706    15.185    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[13]
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.124    15.309 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=4, routed)           1.647    16.956    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ramloop[1].ram.ram_ena
    RAMB36_X0Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.733    18.195    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.693    
                         clock uncertainty           -0.087    17.606    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.163    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.163    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        19.374ns  (logic 9.137ns (47.160%)  route 10.237ns (52.840%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 18.230 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 f  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.987    15.466    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[13]
    SLICE_X53Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.590 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=4, routed)           1.384    16.974    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ramloop[5].ram.ram_ena
    RAMB36_X2Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.768    18.230    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.728    
                         clock uncertainty           -0.087    17.641    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.198    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                  0.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.069    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.069    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.069    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.069    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.069    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.069    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMS32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMS32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD/CLK
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X46Y39         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.069    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMS32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMS32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD_D1/CLK
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X46Y39         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.069    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.353ns (79.362%)  route 0.092ns (20.638%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.635    -0.477    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/aclk
    SLICE_X39Y49         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=2, routed)           0.091    -0.245    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/opt_has_pipe.first_q[13]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.048    -0.197 r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/i_simple_model.i_gt_1.carrychaingen[13].carrymux_i_2/O
                         net (fo=1, routed)           0.000    -0.197    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/DI25_out
    SLICE_X38Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111    -0.086 r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.085    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.032 r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.032    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X38Y50         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.841    -0.311    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X38Y50         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.035    -0.276    
                         clock uncertainty            0.087    -0.189    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134    -0.055    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.648%)  route 0.224ns (61.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.642    -0.470    cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X11Y49         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=2, routed)           0.224    -0.105    cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/D[16]
    SLICE_X14Y50         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.847    -0.305    cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X14Y50         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.035    -0.270    
                         clock uncertainty            0.087    -0.183    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.052    -0.131    cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll_1
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 2.118ns (57.217%)  route 1.584ns (42.783%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.976 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.976    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.299 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.299    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 2.110ns (57.125%)  route 1.584ns (42.875%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.976 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.976    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.291 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.291    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 2.034ns (56.224%)  route 1.584ns (43.776%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.976 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.976    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.215 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.215    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 2.014ns (55.981%)  route 1.584ns (44.019%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.976 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.976    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.195 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.195    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 2.001ns (55.821%)  route 1.584ns (44.179%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.182 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.182    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 1.993ns (55.722%)  route 1.584ns (44.278%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.174 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.174    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.507ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 1.917ns (54.761%)  route 1.584ns (45.239%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.098 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.098    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  6.507    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.897ns (54.501%)  route 1.584ns (45.499%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.078 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.078    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.542ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 1.884ns (54.330%)  route 1.584ns (45.670%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 7.984 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.065 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.065    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522     7.984    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.409     7.575    
                         clock uncertainty           -0.077     7.498    
    SLICE_X12Y90         FDRE (Setup_fdre_C_D)        0.109     7.607    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.607    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  6.542    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 1.876ns (54.225%)  route 1.584ns (45.775%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 7.984 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.057 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.057    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522     7.984    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.409     7.575    
                         clock uncertainty           -0.077     7.498    
    SLICE_X12Y90         FDRE (Setup_fdre_C_D)        0.109     7.607    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.607    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                  6.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.539    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/conf_wdata_r1_reg[13]/Q
                         net (fo=1, routed)           0.056    -0.342    u_confreg/conf_wdata_r1[13]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[13]/C
                         clock pessimism             -0.231    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.078    -0.384    u_confreg/conf_wdata_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.539    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/conf_wdata_r1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.342    u_confreg/conf_wdata_r1[12]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/C
                         clock pessimism             -0.231    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.076    -0.386    u_confreg/conf_wdata_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[31]
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.076    -0.385    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.539    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/conf_wdata_r1_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.342    u_confreg/conf_wdata_r1[10]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[10]/C
                         clock pessimism             -0.231    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.075    -0.387    u_confreg/conf_wdata_r2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[29]
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.075    -0.386    u_confreg/conf_wdata_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.539    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.342    u_confreg/conf_wdata_r1[11]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.231    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.071    -0.391    u_confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[30]
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.071    -0.390    u_confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  u_confreg/conf_wdata_r1_reg[20]/Q
                         net (fo=1, routed)           0.056    -0.318    u_confreg/conf_wdata_r1[20]
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[20]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.060    -0.401    u_confreg/conf_wdata_r2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X13Y91         FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[22]/Q
                         net (fo=1, routed)           0.110    -0.287    u_confreg/conf_wdata_r1[22]
    SLICE_X13Y90         FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/C
                         clock pessimism             -0.215    -0.522    
                         clock uncertainty            0.077    -0.445    
    SLICE_X13Y90         FDRE (Hold_fdre_C_D)         0.070    -0.375    u_confreg/conf_wdata_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  u_confreg/conf_wdata_r1_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.318    u_confreg/conf_wdata_r1[26]
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.053    -0.408    u_confreg/conf_wdata_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.542ns  (logic 9.137ns (46.757%)  route 10.405ns (53.243%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 18.221 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 r  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          1.171    15.650    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[13]
    SLICE_X51Y25         LUT6 (Prop_lut6_I2_O)        0.124    15.774 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           1.367    17.141    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ramloop[7].ram.ram_ena
    RAMB18_X2Y6          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.759    18.221    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.502    17.719    
                         clock uncertainty           -0.087    17.632    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.189    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.189    
                         arrival time                         -17.141    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.432ns  (logic 9.137ns (47.020%)  route 10.295ns (52.979%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 r  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          1.171    15.650    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[13]
    SLICE_X51Y25         LUT6 (Prop_lut6_I2_O)        0.124    15.774 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           1.257    17.031    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ramloop[7].ram.ram_ena
    RAMB18_X1Y4          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.713    18.175    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.502    17.673    
                         clock uncertainty           -0.087    17.586    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.143    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -17.031    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.426ns  (logic 9.137ns (47.036%)  route 10.289ns (52.964%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 f  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.987    15.466    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[13]
    SLICE_X53Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.590 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=4, routed)           1.435    17.025    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ramloop[5].ram.ram_ena
    RAMB36_X1Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.718    18.180    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.678    
                         clock uncertainty           -0.087    17.591    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.148    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.231ns  (logic 9.137ns (47.513%)  route 10.094ns (52.487%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 18.015 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.738    14.188    cpu/ID_state_inst/br_taken
    SLICE_X44Y28         LUT3 (Prop_lut3_I2_O)        0.124    14.312 r  cpu/ID_state_inst/IF_pc[16]_i_1/O
                         net (fo=11, routed)          0.828    15.140    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/addra[14]
    SLICE_X41Y30         LUT4 (Prop_lut4_I1_O)        0.124    15.264 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=4, routed)           1.566    16.830    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/ramloop[4].ram.ram_ena
    RAMB36_X1Y10         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.554    18.015    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.514    
                         clock uncertainty           -0.087    17.427    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.984    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.984    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.435ns  (logic 9.137ns (47.012%)  route 10.298ns (52.988%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 18.231 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 r  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.740    15.219    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/addra[13]
    SLICE_X43Y26         LUT4 (Prop_lut4_I1_O)        0.124    15.343 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=4, routed)           1.692    17.035    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/ramloop[6].ram.ram_ena
    RAMB36_X2Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.769    18.231    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.729    
                         clock uncertainty           -0.087    17.642    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.199    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.199    
                         arrival time                         -17.035    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.356ns  (logic 9.261ns (47.845%)  route 10.095ns (52.155%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.575    14.025    cpu/ID_state_inst/br_taken
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.124    14.149 r  cpu/ID_state_inst/IF_pc[14]_i_1/O
                         net (fo=11, routed)          1.012    15.161    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[12]
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    15.285 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           0.720    16.005    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_2_n_0
    SLICE_X57Y19         LUT3 (Prop_lut3_I1_O)        0.124    16.129 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           0.827    16.956    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[58]
    RAMB18_X1Y5          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.713    18.175    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB18_X1Y5          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.502    17.673    
                         clock uncertainty           -0.087    17.586    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.143    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.356ns  (logic 9.261ns (47.845%)  route 10.095ns (52.155%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.575    14.025    cpu/ID_state_inst/br_taken
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.124    14.149 r  cpu/ID_state_inst/IF_pc[14]_i_1/O
                         net (fo=11, routed)          1.012    15.161    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[12]
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    15.285 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           0.720    16.005    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_2_n_0
    SLICE_X57Y19         LUT3 (Prop_lut3_I1_O)        0.124    16.129 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           0.827    16.956    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[58]
    RAMB18_X1Y5          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.715    18.177    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB18_X1Y5          RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502    17.675    
                         clock uncertainty           -0.087    17.588    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    17.145    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.390ns  (logic 9.137ns (47.122%)  route 10.253ns (52.878%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 18.228 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 f  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.987    15.466    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[13]
    SLICE_X53Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.590 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=4, routed)           1.400    16.989    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/ramloop[5].ram.ram_ena
    RAMB36_X2Y7          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.766    18.228    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.726    
                         clock uncertainty           -0.087    17.639    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.196    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.196    
                         arrival time                         -16.989    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.357ns  (logic 9.137ns (47.203%)  route 10.220ns (52.797%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 f  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.706    15.185    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[13]
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.124    15.309 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=4, routed)           1.647    16.956    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ramloop[1].ram.ram_ena
    RAMB36_X0Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.733    18.195    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.693    
                         clock uncertainty           -0.087    17.606    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.163    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.163    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll_1 rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.374ns  (logic 9.137ns (47.160%)  route 10.237ns (52.840%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 18.230 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.646    -2.401    cpu/EXE_state_inst/cpu_clk
    SLICE_X8Y54          FDRE                                         r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478    -1.923 r  cpu/EXE_state_inst/EXE_alu_src1_reg[31]/Q
                         net (fo=60, routed)          0.444    -1.479    cpu/EXE_state_inst/u_alu/signed_mul_result_0[31]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.295    -1.184 r  cpu/EXE_state_inst/u_alu/signed_mul_result_i_1/O
                         net (fo=18, routed)          0.566    -0.618    cpu/EXE_state_inst/u_alu/mul_src1[32]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     3.233 r  cpu/EXE_state_inst/u_alu/signed_mul_result/PCOUT[47]
                         net (fo=1, routed)           0.002     3.235    cpu/EXE_state_inst/u_alu/signed_mul_result_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.753 r  cpu/EXE_state_inst/u_alu/signed_mul_result__0/P[4]
                         net (fo=1, routed)           0.941     5.694    cpu/EXE_state_inst/u_alu/signed_mul_result__0_n_101
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2/O
                         net (fo=1, routed)           0.000     5.818    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.198 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.199    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.316 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__5_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.433    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.550 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.550    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__7_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.667    cpu/EXE_state_inst/u_alu/signed_mul_result_carry__8_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.990 r  cpu/EXE_state_inst/u_alu/signed_mul_result_carry__9/O[1]
                         net (fo=1, routed)           0.907     7.897    cpu/EXE_state_inst/u_alu/signed_mul_result__3[57]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.306     8.203 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2/O
                         net (fo=1, routed)           0.446     8.649    cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_2_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  cpu/EXE_state_inst/u_alu/mem_alu_result[25]_i_1/O
                         net (fo=5, routed)           0.696     9.469    cpu/MEM_state_inst/cpu_data_addr[9]
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.593 r  cpu/MEM_state_inst/exe_rkd_value[25]_i_1/O
                         net (fo=4, routed)           0.802    10.395    cpu/MEM_state_inst/ID_mem[22]
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.519 r  cpu/MEM_state_inst/IF_pc[31]_i_37/O
                         net (fo=2, routed)           0.633    11.152    cpu/EXE_state_inst/u_alu/IF_pc[31]_i_16[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.678 r  cpu/EXE_state_inst/u_alu/IF_pc_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           1.082    12.759    cpu/ID_state_inst/IF_pc[31]_i_7_0[0]
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.883 f  cpu/ID_state_inst/IF_pc[31]_i_16/O
                         net (fo=1, routed)           0.442    13.326    cpu/ID_state_inst/IF_pc[31]_i_16_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.124    13.450 r  cpu/ID_state_inst/IF_pc[31]_i_7/O
                         net (fo=34, routed)          0.905    14.355    cpu/ID_state_inst/br_taken
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.479 f  cpu/ID_state_inst/IF_pc[15]_i_1/O
                         net (fo=11, routed)          0.987    15.466    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[13]
    SLICE_X53Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.590 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=4, routed)           1.384    16.974    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ramloop[5].ram.ram_ena
    RAMB36_X2Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.768    18.230    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502    17.728    
                         clock uncertainty           -0.087    17.641    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.198    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                  0.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.069    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.069    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.069    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.069    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.069    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMD32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.069    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMS32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMS32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD/CLK
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X46Y39         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.069    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpu/WB_state_inst/wb_rf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.495%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.631    -0.481    cpu/WB_state_inst/cpu_clk
    SLICE_X49Y40         FDRE                                         r  cpu/WB_state_inst/wb_rf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  cpu/WB_state_inst/wb_rf_reg[33]/Q
                         net (fo=95, routed)          0.280    -0.060    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/ADDRD1
    SLICE_X46Y39         RAMS32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.905    -0.247    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y39         RAMS32                                       r  cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD_D1/CLK
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.087    -0.378    
    SLICE_X46Y39         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.069    cpu/ID_state_inst/u_regfile/rf_reg_r1_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.353ns (79.362%)  route 0.092ns (20.638%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.635    -0.477    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/aclk
    SLICE_X39Y49         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=2, routed)           0.091    -0.245    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/opt_has_pipe.first_q[13]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.048    -0.197 r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.divisor_sel/i_simple_model.i_gt_1.carrychaingen[13].carrymux_i_2/O
                         net (fo=1, routed)           0.000    -0.197    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/DI25_out
    SLICE_X38Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111    -0.086 r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.085    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.032 r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.032    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X38Y50         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.841    -0.311    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X38Y50         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.035    -0.276    
                         clock uncertainty            0.087    -0.189    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134    -0.055    cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/remd_output.adsu_sel3/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.648%)  route 0.224ns (61.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.642    -0.470    cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X11Y49         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=2, routed)           0.224    -0.105    cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/D[16]
    SLICE_X14Y50         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.847    -0.305    cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X14Y50         FDRE                                         r  cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.035    -0.270    
                         clock uncertainty            0.087    -0.183    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.052    -0.131    cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        6.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 2.118ns (57.217%)  route 1.584ns (42.783%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.976 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.976    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.299 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.299    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 2.110ns (57.125%)  route 1.584ns (42.875%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.976 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.976    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.291 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.291    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 2.034ns (56.224%)  route 1.584ns (43.776%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.976 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.976    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.215 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.215    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 2.014ns (55.981%)  route 1.584ns (44.019%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.976 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.976    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.195 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.195    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 2.001ns (55.821%)  route 1.584ns (44.179%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.182 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.182    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 1.993ns (55.722%)  route 1.584ns (44.278%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.174 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.174    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.507ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 1.917ns (54.761%)  route 1.584ns (45.239%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.098 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.098    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  6.507    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.897ns (54.501%)  route 1.584ns (45.499%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 7.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.859 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.859    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.078 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.078    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523     7.985    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.412     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X12Y91         FDRE (Setup_fdre_C_D)        0.109     7.605    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.542ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 1.884ns (54.330%)  route 1.584ns (45.670%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 7.984 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.065 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.065    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522     7.984    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.409     7.575    
                         clock uncertainty           -0.077     7.498    
    SLICE_X12Y90         FDRE (Setup_fdre_C_D)        0.109     7.607    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.607    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  6.542    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll_1 rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 1.876ns (54.225%)  route 1.584ns (45.775%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 7.984 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.584    -0.363    u_confreg/write_timer_begin_r3
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    -0.239 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.239    u_confreg/timer[0]_i_6_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.274 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.274    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.391 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.391    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.508 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.508    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.625 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.625    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.742 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.742    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.057 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.057    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522     7.984    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.409     7.575    
                         clock uncertainty           -0.077     7.498    
    SLICE_X12Y90         FDRE (Setup_fdre_C_D)        0.109     7.607    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.607    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                  6.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.539    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/conf_wdata_r1_reg[13]/Q
                         net (fo=1, routed)           0.056    -0.342    u_confreg/conf_wdata_r1[13]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[13]/C
                         clock pessimism             -0.231    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.078    -0.384    u_confreg/conf_wdata_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.539    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/conf_wdata_r1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.342    u_confreg/conf_wdata_r1[12]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/C
                         clock pessimism             -0.231    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.076    -0.386    u_confreg/conf_wdata_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[31]
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.076    -0.385    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.539    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/conf_wdata_r1_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.342    u_confreg/conf_wdata_r1[10]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[10]/C
                         clock pessimism             -0.231    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.075    -0.387    u_confreg/conf_wdata_r2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[29]
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.075    -0.386    u_confreg/conf_wdata_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.573    -0.539    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.342    u_confreg/conf_wdata_r1[11]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.231    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.071    -0.391    u_confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[30]
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.071    -0.390    u_confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  u_confreg/conf_wdata_r1_reg[20]/Q
                         net (fo=1, routed)           0.056    -0.318    u_confreg/conf_wdata_r1[20]
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[20]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.060    -0.401    u_confreg/conf_wdata_r2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X13Y91         FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[22]/Q
                         net (fo=1, routed)           0.110    -0.287    u_confreg/conf_wdata_r1[22]
    SLICE_X13Y90         FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X13Y90         FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/C
                         clock pessimism             -0.215    -0.522    
                         clock uncertainty            0.077    -0.445    
    SLICE_X13Y90         FDRE (Hold_fdre_C_D)         0.070    -0.375    u_confreg/conf_wdata_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.574    -0.538    u_confreg/timer_clk
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  u_confreg/conf_wdata_r1_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.318    u_confreg/conf_wdata_r1[26]
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X10Y92         FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.053    -0.408    u_confreg/conf_wdata_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.090    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.204ns (38.030%)  route 0.332ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.204    -0.107 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.332     0.225    u_confreg/timer_reg[7]
    SLICE_X13Y80         FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.567    -0.545    u_confreg/cpu_clk
    SLICE_X13Y80         FDRE                                         r  u_confreg/timer_r1_reg[7]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.204ns (42.025%)  route 0.281ns (57.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.204    -0.103 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.281     0.178    u_confreg/timer_reg[20]
    SLICE_X14Y91         FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.574    -0.538    u_confreg/cpu_clk
    SLICE_X14Y91         FDRE                                         r  u_confreg/timer_r1_reg[20]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.495%)  route 0.276ns (57.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X12Y89         FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.204    -0.104 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.276     0.172    u_confreg/timer_reg[19]
    SLICE_X13Y89         FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.573    -0.539    u_confreg/cpu_clk
    SLICE_X13Y89         FDRE                                         r  u_confreg/timer_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.204ns (43.394%)  route 0.266ns (56.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.204    -0.103 r  u_confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.266     0.163    u_confreg/timer_reg[30]
    SLICE_X14Y90         FDRE                                         r  u_confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.574    -0.538    u_confreg/cpu_clk
    SLICE_X14Y90         FDRE                                         r  u_confreg/timer_r1_reg[30]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.204ns (43.486%)  route 0.265ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.204    -0.103 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.265     0.162    u_confreg/timer_reg[29]
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.573    -0.539    u_confreg/cpu_clk
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.204ns (43.486%)  route 0.265ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.204    -0.103 r  u_confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.265     0.162    u_confreg/timer_reg[28]
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.573    -0.539    u_confreg/cpu_clk
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[28]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.204ns (45.347%)  route 0.246ns (54.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.204    -0.107 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           0.246     0.139    u_confreg/timer_reg[3]
    SLICE_X13Y84         FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.571    -0.541    u_confreg/cpu_clk
    SLICE_X13Y84         FDRE                                         r  u_confreg/timer_r1_reg[3]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.204ns (45.347%)  route 0.246ns (54.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.204    -0.107 r  u_confreg/timer_reg[4]/Q
                         net (fo=2, routed)           0.246     0.139    u_confreg/timer_reg[4]
    SLICE_X13Y84         FDRE                                         r  u_confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.571    -0.541    u_confreg/cpu_clk
    SLICE_X13Y84         FDRE                                         r  u_confreg/timer_r1_reg[4]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.204ns (48.394%)  route 0.218ns (51.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X12Y87         FDRE                                         r  u_confreg/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.204    -0.106 r  u_confreg/timer_reg[11]/Q
                         net (fo=2, routed)           0.218     0.111    u_confreg/timer_reg[11]
    SLICE_X13Y87         FDRE                                         r  u_confreg/timer_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.572    -0.540    u_confreg/cpu_clk
    SLICE_X13Y87         FDRE                                         r  u_confreg/timer_r1_reg[11]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.204ns (48.385%)  route 0.218ns (51.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.204    -0.107 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.218     0.110    u_confreg/timer_reg[5]
    SLICE_X12Y84         FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.571    -0.541    u_confreg/cpu_clk
    SLICE_X12Y84         FDRE                                         r  u_confreg/timer_r1_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.670ns  (logic 0.418ns (62.362%)  route 0.252ns (37.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.418    -1.597 r  u_confreg/timer_reg[27]/Q
                         net (fo=2, routed)           0.252    -1.345    u_confreg/timer_reg[27]
    SLICE_X15Y91         FDRE                                         r  u_confreg/timer_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.645    -2.402    u_confreg/cpu_clk
    SLICE_X15Y91         FDRE                                         r  u_confreg/timer_r1_reg[27]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.707ns  (logic 0.418ns (59.114%)  route 0.289ns (40.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522    -2.016    u_confreg/timer_clk
    SLICE_X12Y89         FDRE                                         r  u_confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.418    -1.598 r  u_confreg/timer_reg[16]/Q
                         net (fo=2, routed)           0.289    -1.309    u_confreg/timer_reg[16]
    SLICE_X13Y88         FDRE                                         r  u_confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.643    -2.404    u_confreg/cpu_clk
    SLICE_X13Y88         FDRE                                         r  u_confreg/timer_r1_reg[16]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.714ns  (logic 0.418ns (58.535%)  route 0.296ns (41.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X12Y87         FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.600 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.296    -1.304    u_confreg/timer_reg[10]
    SLICE_X13Y87         FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.642    -2.405    u_confreg/cpu_clk
    SLICE_X13Y87         FDRE                                         r  u_confreg/timer_r1_reg[10]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.712ns  (logic 0.418ns (58.679%)  route 0.294ns (41.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.418    -1.597 r  u_confreg/timer_reg[31]/Q
                         net (fo=2, routed)           0.294    -1.303    u_confreg/timer_reg[31]
    SLICE_X14Y91         FDRE                                         r  u_confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.645    -2.402    u_confreg/cpu_clk
    SLICE_X14Y91         FDRE                                         r  u_confreg/timer_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.418ns (56.012%)  route 0.328ns (43.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X12Y88         FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.418    -1.599 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.328    -1.271    u_confreg/timer_reg[13]
    SLICE_X13Y88         FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.643    -2.404    u_confreg/cpu_clk
    SLICE_X13Y88         FDRE                                         r  u_confreg/timer_r1_reg[13]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.795ns  (logic 0.418ns (52.569%)  route 0.377ns (47.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X12Y88         FDRE                                         r  u_confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.418    -1.599 r  u_confreg/timer_reg[12]/Q
                         net (fo=2, routed)           0.377    -1.222    u_confreg/timer_reg[12]
    SLICE_X13Y89         FDRE                                         r  u_confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.644    -2.403    u_confreg/cpu_clk
    SLICE_X13Y89         FDRE                                         r  u_confreg/timer_r1_reg[12]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.418ns (52.045%)  route 0.385ns (47.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X12Y87         FDRE                                         r  u_confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.600 r  u_confreg/timer_reg[8]/Q
                         net (fo=2, routed)           0.385    -1.215    u_confreg/timer_reg[8]
    SLICE_X13Y85         FDRE                                         r  u_confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.641    -2.406    u_confreg/cpu_clk
    SLICE_X13Y85         FDRE                                         r  u_confreg/timer_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.819ns  (logic 0.418ns (51.039%)  route 0.401ns (48.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522    -2.016    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.418    -1.598 r  u_confreg/timer_reg[21]/Q
                         net (fo=2, routed)           0.401    -1.197    u_confreg/timer_reg[21]
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.644    -2.403    u_confreg/cpu_clk
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.819ns  (logic 0.418ns (51.039%)  route 0.401ns (48.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522    -2.016    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.418    -1.598 r  u_confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.401    -1.197    u_confreg/timer_reg[23]
    SLICE_X15Y90         FDRE                                         r  u_confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.644    -2.403    u_confreg/cpu_clk
    SLICE_X15Y90         FDRE                                         r  u_confreg/timer_r1_reg[23]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.819ns  (logic 0.418ns (51.039%)  route 0.401ns (48.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.418    -1.597 r  u_confreg/timer_reg[24]/Q
                         net (fo=2, routed)           0.401    -1.196    u_confreg/timer_reg[24]
    SLICE_X15Y90         FDRE                                         r  u_confreg/timer_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.644    -2.403    u_confreg/cpu_clk
    SLICE_X15Y90         FDRE                                         r  u_confreg/timer_r1_reg[24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.204ns (38.030%)  route 0.332ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.204    -0.107 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.332     0.225    u_confreg/timer_reg[7]
    SLICE_X13Y80         FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.567    -0.545    u_confreg/cpu_clk
    SLICE_X13Y80         FDRE                                         r  u_confreg/timer_r1_reg[7]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.204ns (42.025%)  route 0.281ns (57.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.204    -0.103 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.281     0.178    u_confreg/timer_reg[20]
    SLICE_X14Y91         FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.574    -0.538    u_confreg/cpu_clk
    SLICE_X14Y91         FDRE                                         r  u_confreg/timer_r1_reg[20]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.495%)  route 0.276ns (57.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X12Y89         FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.204    -0.104 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.276     0.172    u_confreg/timer_reg[19]
    SLICE_X13Y89         FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.573    -0.539    u_confreg/cpu_clk
    SLICE_X13Y89         FDRE                                         r  u_confreg/timer_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.204ns (43.394%)  route 0.266ns (56.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.204    -0.103 r  u_confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.266     0.163    u_confreg/timer_reg[30]
    SLICE_X14Y90         FDRE                                         r  u_confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.574    -0.538    u_confreg/cpu_clk
    SLICE_X14Y90         FDRE                                         r  u_confreg/timer_r1_reg[30]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.204ns (43.486%)  route 0.265ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.204    -0.103 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.265     0.162    u_confreg/timer_reg[29]
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.573    -0.539    u_confreg/cpu_clk
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.204ns (43.486%)  route 0.265ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.204    -0.103 r  u_confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.265     0.162    u_confreg/timer_reg[28]
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.573    -0.539    u_confreg/cpu_clk
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[28]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.204ns (45.347%)  route 0.246ns (54.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.204    -0.107 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           0.246     0.139    u_confreg/timer_reg[3]
    SLICE_X13Y84         FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.571    -0.541    u_confreg/cpu_clk
    SLICE_X13Y84         FDRE                                         r  u_confreg/timer_r1_reg[3]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.204ns (45.347%)  route 0.246ns (54.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.204    -0.107 r  u_confreg/timer_reg[4]/Q
                         net (fo=2, routed)           0.246     0.139    u_confreg/timer_reg[4]
    SLICE_X13Y84         FDRE                                         r  u_confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.571    -0.541    u_confreg/cpu_clk
    SLICE_X13Y84         FDRE                                         r  u_confreg/timer_r1_reg[4]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.204ns (48.394%)  route 0.218ns (51.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X12Y87         FDRE                                         r  u_confreg/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.204    -0.106 r  u_confreg/timer_reg[11]/Q
                         net (fo=2, routed)           0.218     0.111    u_confreg/timer_reg[11]
    SLICE_X13Y87         FDRE                                         r  u_confreg/timer_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.572    -0.540    u_confreg/cpu_clk
    SLICE_X13Y87         FDRE                                         r  u_confreg/timer_r1_reg[11]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.204ns (48.385%)  route 0.218ns (51.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.204    -0.107 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.218     0.110    u_confreg/timer_reg[5]
    SLICE_X12Y84         FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.571    -0.541    u_confreg/cpu_clk
    SLICE_X12Y84         FDRE                                         r  u_confreg/timer_r1_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.670ns  (logic 0.418ns (62.362%)  route 0.252ns (37.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.418    -1.597 r  u_confreg/timer_reg[27]/Q
                         net (fo=2, routed)           0.252    -1.345    u_confreg/timer_reg[27]
    SLICE_X15Y91         FDRE                                         r  u_confreg/timer_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.645    -2.402    u_confreg/cpu_clk
    SLICE_X15Y91         FDRE                                         r  u_confreg/timer_r1_reg[27]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.707ns  (logic 0.418ns (59.114%)  route 0.289ns (40.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522    -2.016    u_confreg/timer_clk
    SLICE_X12Y89         FDRE                                         r  u_confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.418    -1.598 r  u_confreg/timer_reg[16]/Q
                         net (fo=2, routed)           0.289    -1.309    u_confreg/timer_reg[16]
    SLICE_X13Y88         FDRE                                         r  u_confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.643    -2.404    u_confreg/cpu_clk
    SLICE_X13Y88         FDRE                                         r  u_confreg/timer_r1_reg[16]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.714ns  (logic 0.418ns (58.535%)  route 0.296ns (41.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X12Y87         FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.600 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.296    -1.304    u_confreg/timer_reg[10]
    SLICE_X13Y87         FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.642    -2.405    u_confreg/cpu_clk
    SLICE_X13Y87         FDRE                                         r  u_confreg/timer_r1_reg[10]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.712ns  (logic 0.418ns (58.679%)  route 0.294ns (41.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.418    -1.597 r  u_confreg/timer_reg[31]/Q
                         net (fo=2, routed)           0.294    -1.303    u_confreg/timer_reg[31]
    SLICE_X14Y91         FDRE                                         r  u_confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.645    -2.402    u_confreg/cpu_clk
    SLICE_X14Y91         FDRE                                         r  u_confreg/timer_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.418ns (56.012%)  route 0.328ns (43.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X12Y88         FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.418    -1.599 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.328    -1.271    u_confreg/timer_reg[13]
    SLICE_X13Y88         FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.643    -2.404    u_confreg/cpu_clk
    SLICE_X13Y88         FDRE                                         r  u_confreg/timer_r1_reg[13]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.795ns  (logic 0.418ns (52.569%)  route 0.377ns (47.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X12Y88         FDRE                                         r  u_confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.418    -1.599 r  u_confreg/timer_reg[12]/Q
                         net (fo=2, routed)           0.377    -1.222    u_confreg/timer_reg[12]
    SLICE_X13Y89         FDRE                                         r  u_confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.644    -2.403    u_confreg/cpu_clk
    SLICE_X13Y89         FDRE                                         r  u_confreg/timer_r1_reg[12]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.418ns (52.045%)  route 0.385ns (47.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X12Y87         FDRE                                         r  u_confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.600 r  u_confreg/timer_reg[8]/Q
                         net (fo=2, routed)           0.385    -1.215    u_confreg/timer_reg[8]
    SLICE_X13Y85         FDRE                                         r  u_confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.641    -2.406    u_confreg/cpu_clk
    SLICE_X13Y85         FDRE                                         r  u_confreg/timer_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.819ns  (logic 0.418ns (51.039%)  route 0.401ns (48.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522    -2.016    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.418    -1.598 r  u_confreg/timer_reg[21]/Q
                         net (fo=2, routed)           0.401    -1.197    u_confreg/timer_reg[21]
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.644    -2.403    u_confreg/cpu_clk
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.819ns  (logic 0.418ns (51.039%)  route 0.401ns (48.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522    -2.016    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.418    -1.598 r  u_confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.401    -1.197    u_confreg/timer_reg[23]
    SLICE_X15Y90         FDRE                                         r  u_confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.644    -2.403    u_confreg/cpu_clk
    SLICE_X15Y90         FDRE                                         r  u_confreg/timer_r1_reg[23]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.819ns  (logic 0.418ns (51.039%)  route 0.401ns (48.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.418    -1.597 r  u_confreg/timer_reg[24]/Q
                         net (fo=2, routed)           0.401    -1.196    u_confreg/timer_reg[24]
    SLICE_X15Y90         FDRE                                         r  u_confreg/timer_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.644    -2.403    u_confreg/cpu_clk
    SLICE_X15Y90         FDRE                                         r  u_confreg/timer_r1_reg[24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll_1

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.204ns (38.030%)  route 0.332ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.204    -0.107 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.332     0.225    u_confreg/timer_reg[7]
    SLICE_X13Y80         FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.567    -0.545    u_confreg/cpu_clk
    SLICE_X13Y80         FDRE                                         r  u_confreg/timer_r1_reg[7]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.204ns (42.025%)  route 0.281ns (57.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.204    -0.103 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.281     0.178    u_confreg/timer_reg[20]
    SLICE_X14Y91         FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.574    -0.538    u_confreg/cpu_clk
    SLICE_X14Y91         FDRE                                         r  u_confreg/timer_r1_reg[20]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.495%)  route 0.276ns (57.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X12Y89         FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.204    -0.104 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.276     0.172    u_confreg/timer_reg[19]
    SLICE_X13Y89         FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.573    -0.539    u_confreg/cpu_clk
    SLICE_X13Y89         FDRE                                         r  u_confreg/timer_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.204ns (43.394%)  route 0.266ns (56.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.204    -0.103 r  u_confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.266     0.163    u_confreg/timer_reg[30]
    SLICE_X14Y90         FDRE                                         r  u_confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.574    -0.538    u_confreg/cpu_clk
    SLICE_X14Y90         FDRE                                         r  u_confreg/timer_r1_reg[30]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.204ns (43.486%)  route 0.265ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.204    -0.103 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.265     0.162    u_confreg/timer_reg[29]
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.573    -0.539    u_confreg/cpu_clk
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.204ns (43.486%)  route 0.265ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.204    -0.103 r  u_confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.265     0.162    u_confreg/timer_reg[28]
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.573    -0.539    u_confreg/cpu_clk
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[28]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.204ns (45.347%)  route 0.246ns (54.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.204    -0.107 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           0.246     0.139    u_confreg/timer_reg[3]
    SLICE_X13Y84         FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.571    -0.541    u_confreg/cpu_clk
    SLICE_X13Y84         FDRE                                         r  u_confreg/timer_r1_reg[3]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.204ns (45.347%)  route 0.246ns (54.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.204    -0.107 r  u_confreg/timer_reg[4]/Q
                         net (fo=2, routed)           0.246     0.139    u_confreg/timer_reg[4]
    SLICE_X13Y84         FDRE                                         r  u_confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.571    -0.541    u_confreg/cpu_clk
    SLICE_X13Y84         FDRE                                         r  u_confreg/timer_r1_reg[4]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.204ns (48.394%)  route 0.218ns (51.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X12Y87         FDRE                                         r  u_confreg/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.204    -0.106 r  u_confreg/timer_reg[11]/Q
                         net (fo=2, routed)           0.218     0.111    u_confreg/timer_reg[11]
    SLICE_X13Y87         FDRE                                         r  u_confreg/timer_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.572    -0.540    u_confreg/cpu_clk
    SLICE_X13Y87         FDRE                                         r  u_confreg/timer_r1_reg[11]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.204ns (48.385%)  route 0.218ns (51.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.204    -0.107 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.218     0.110    u_confreg/timer_reg[5]
    SLICE_X12Y84         FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.571    -0.541    u_confreg/cpu_clk
    SLICE_X12Y84         FDRE                                         r  u_confreg/timer_r1_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.670ns  (logic 0.418ns (62.362%)  route 0.252ns (37.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.418    -1.597 r  u_confreg/timer_reg[27]/Q
                         net (fo=2, routed)           0.252    -1.345    u_confreg/timer_reg[27]
    SLICE_X15Y91         FDRE                                         r  u_confreg/timer_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.645    -2.402    u_confreg/cpu_clk
    SLICE_X15Y91         FDRE                                         r  u_confreg/timer_r1_reg[27]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.707ns  (logic 0.418ns (59.114%)  route 0.289ns (40.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522    -2.016    u_confreg/timer_clk
    SLICE_X12Y89         FDRE                                         r  u_confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.418    -1.598 r  u_confreg/timer_reg[16]/Q
                         net (fo=2, routed)           0.289    -1.309    u_confreg/timer_reg[16]
    SLICE_X13Y88         FDRE                                         r  u_confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.643    -2.404    u_confreg/cpu_clk
    SLICE_X13Y88         FDRE                                         r  u_confreg/timer_r1_reg[16]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.714ns  (logic 0.418ns (58.535%)  route 0.296ns (41.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X12Y87         FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.600 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.296    -1.304    u_confreg/timer_reg[10]
    SLICE_X13Y87         FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.642    -2.405    u_confreg/cpu_clk
    SLICE_X13Y87         FDRE                                         r  u_confreg/timer_r1_reg[10]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.712ns  (logic 0.418ns (58.679%)  route 0.294ns (41.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.418    -1.597 r  u_confreg/timer_reg[31]/Q
                         net (fo=2, routed)           0.294    -1.303    u_confreg/timer_reg[31]
    SLICE_X14Y91         FDRE                                         r  u_confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.645    -2.402    u_confreg/cpu_clk
    SLICE_X14Y91         FDRE                                         r  u_confreg/timer_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.418ns (56.012%)  route 0.328ns (43.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X12Y88         FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.418    -1.599 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.328    -1.271    u_confreg/timer_reg[13]
    SLICE_X13Y88         FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.643    -2.404    u_confreg/cpu_clk
    SLICE_X13Y88         FDRE                                         r  u_confreg/timer_r1_reg[13]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.795ns  (logic 0.418ns (52.569%)  route 0.377ns (47.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X12Y88         FDRE                                         r  u_confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.418    -1.599 r  u_confreg/timer_reg[12]/Q
                         net (fo=2, routed)           0.377    -1.222    u_confreg/timer_reg[12]
    SLICE_X13Y89         FDRE                                         r  u_confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.644    -2.403    u_confreg/cpu_clk
    SLICE_X13Y89         FDRE                                         r  u_confreg/timer_r1_reg[12]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.418ns (52.045%)  route 0.385ns (47.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X12Y87         FDRE                                         r  u_confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.600 r  u_confreg/timer_reg[8]/Q
                         net (fo=2, routed)           0.385    -1.215    u_confreg/timer_reg[8]
    SLICE_X13Y85         FDRE                                         r  u_confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.641    -2.406    u_confreg/cpu_clk
    SLICE_X13Y85         FDRE                                         r  u_confreg/timer_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.819ns  (logic 0.418ns (51.039%)  route 0.401ns (48.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522    -2.016    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.418    -1.598 r  u_confreg/timer_reg[21]/Q
                         net (fo=2, routed)           0.401    -1.197    u_confreg/timer_reg[21]
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.644    -2.403    u_confreg/cpu_clk
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.819ns  (logic 0.418ns (51.039%)  route 0.401ns (48.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522    -2.016    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.418    -1.598 r  u_confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.401    -1.197    u_confreg/timer_reg[23]
    SLICE_X15Y90         FDRE                                         r  u_confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.644    -2.403    u_confreg/cpu_clk
    SLICE_X15Y90         FDRE                                         r  u_confreg/timer_r1_reg[23]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.819ns  (logic 0.418ns (51.039%)  route 0.401ns (48.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.418    -1.597 r  u_confreg/timer_reg[24]/Q
                         net (fo=2, routed)           0.401    -1.196    u_confreg/timer_reg[24]
    SLICE_X15Y90         FDRE                                         r  u_confreg/timer_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.644    -2.403    u_confreg/cpu_clk
    SLICE_X15Y90         FDRE                                         r  u_confreg/timer_r1_reg[24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll_1

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.204ns (38.030%)  route 0.332ns (61.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.204    -0.107 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.332     0.225    u_confreg/timer_reg[7]
    SLICE_X13Y80         FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.567    -0.545    u_confreg/cpu_clk
    SLICE_X13Y80         FDRE                                         r  u_confreg/timer_r1_reg[7]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.204ns (42.025%)  route 0.281ns (57.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.204    -0.103 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.281     0.178    u_confreg/timer_reg[20]
    SLICE_X14Y91         FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.574    -0.538    u_confreg/cpu_clk
    SLICE_X14Y91         FDRE                                         r  u_confreg/timer_r1_reg[20]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.495%)  route 0.276ns (57.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.308    u_confreg/timer_clk
    SLICE_X12Y89         FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.204    -0.104 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.276     0.172    u_confreg/timer_reg[19]
    SLICE_X13Y89         FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.573    -0.539    u_confreg/cpu_clk
    SLICE_X13Y89         FDRE                                         r  u_confreg/timer_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.204ns (43.394%)  route 0.266ns (56.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.204    -0.103 r  u_confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.266     0.163    u_confreg/timer_reg[30]
    SLICE_X14Y90         FDRE                                         r  u_confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.574    -0.538    u_confreg/cpu_clk
    SLICE_X14Y90         FDRE                                         r  u_confreg/timer_r1_reg[30]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.204ns (43.486%)  route 0.265ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.204    -0.103 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.265     0.162    u_confreg/timer_reg[29]
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.573    -0.539    u_confreg/cpu_clk
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.204ns (43.486%)  route 0.265ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.307    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.204    -0.103 r  u_confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.265     0.162    u_confreg/timer_reg[28]
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.573    -0.539    u_confreg/cpu_clk
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[28]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.204ns (45.347%)  route 0.246ns (54.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.204    -0.107 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           0.246     0.139    u_confreg/timer_reg[3]
    SLICE_X13Y84         FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.571    -0.541    u_confreg/cpu_clk
    SLICE_X13Y84         FDRE                                         r  u_confreg/timer_r1_reg[3]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.204ns (45.347%)  route 0.246ns (54.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.204    -0.107 r  u_confreg/timer_reg[4]/Q
                         net (fo=2, routed)           0.246     0.139    u_confreg/timer_reg[4]
    SLICE_X13Y84         FDRE                                         r  u_confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.571    -0.541    u_confreg/cpu_clk
    SLICE_X13Y84         FDRE                                         r  u_confreg/timer_r1_reg[4]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.204ns (48.394%)  route 0.218ns (51.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.842    -0.310    u_confreg/timer_clk
    SLICE_X12Y87         FDRE                                         r  u_confreg/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.204    -0.106 r  u_confreg/timer_reg[11]/Q
                         net (fo=2, routed)           0.218     0.111    u_confreg/timer_reg[11]
    SLICE_X13Y87         FDRE                                         r  u_confreg/timer_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.572    -0.540    u_confreg/cpu_clk
    SLICE_X13Y87         FDRE                                         r  u_confreg/timer_r1_reg[11]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.204ns (48.385%)  route 0.218ns (51.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.311    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.204    -0.107 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.218     0.110    u_confreg/timer_reg[5]
    SLICE_X12Y84         FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.571    -0.541    u_confreg/cpu_clk
    SLICE_X12Y84         FDRE                                         r  u_confreg/timer_r1_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.670ns  (logic 0.418ns (62.362%)  route 0.252ns (37.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.418    -1.597 r  u_confreg/timer_reg[27]/Q
                         net (fo=2, routed)           0.252    -1.345    u_confreg/timer_reg[27]
    SLICE_X15Y91         FDRE                                         r  u_confreg/timer_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.645    -2.402    u_confreg/cpu_clk
    SLICE_X15Y91         FDRE                                         r  u_confreg/timer_r1_reg[27]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.707ns  (logic 0.418ns (59.114%)  route 0.289ns (40.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522    -2.016    u_confreg/timer_clk
    SLICE_X12Y89         FDRE                                         r  u_confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.418    -1.598 r  u_confreg/timer_reg[16]/Q
                         net (fo=2, routed)           0.289    -1.309    u_confreg/timer_reg[16]
    SLICE_X13Y88         FDRE                                         r  u_confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.643    -2.404    u_confreg/cpu_clk
    SLICE_X13Y88         FDRE                                         r  u_confreg/timer_r1_reg[16]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.714ns  (logic 0.418ns (58.535%)  route 0.296ns (41.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X12Y87         FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.600 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.296    -1.304    u_confreg/timer_reg[10]
    SLICE_X13Y87         FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.642    -2.405    u_confreg/cpu_clk
    SLICE_X13Y87         FDRE                                         r  u_confreg/timer_r1_reg[10]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.712ns  (logic 0.418ns (58.679%)  route 0.294ns (41.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.418    -1.597 r  u_confreg/timer_reg[31]/Q
                         net (fo=2, routed)           0.294    -1.303    u_confreg/timer_reg[31]
    SLICE_X14Y91         FDRE                                         r  u_confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.645    -2.402    u_confreg/cpu_clk
    SLICE_X14Y91         FDRE                                         r  u_confreg/timer_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.418ns (56.012%)  route 0.328ns (43.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X12Y88         FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.418    -1.599 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.328    -1.271    u_confreg/timer_reg[13]
    SLICE_X13Y88         FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.643    -2.404    u_confreg/cpu_clk
    SLICE_X13Y88         FDRE                                         r  u_confreg/timer_r1_reg[13]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.795ns  (logic 0.418ns (52.569%)  route 0.377ns (47.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.521    -2.017    u_confreg/timer_clk
    SLICE_X12Y88         FDRE                                         r  u_confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.418    -1.599 r  u_confreg/timer_reg[12]/Q
                         net (fo=2, routed)           0.377    -1.222    u_confreg/timer_reg[12]
    SLICE_X13Y89         FDRE                                         r  u_confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.644    -2.403    u_confreg/cpu_clk
    SLICE_X13Y89         FDRE                                         r  u_confreg/timer_r1_reg[12]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.418ns (52.045%)  route 0.385ns (47.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.520    -2.018    u_confreg/timer_clk
    SLICE_X12Y87         FDRE                                         r  u_confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.600 r  u_confreg/timer_reg[8]/Q
                         net (fo=2, routed)           0.385    -1.215    u_confreg/timer_reg[8]
    SLICE_X13Y85         FDRE                                         r  u_confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.641    -2.406    u_confreg/cpu_clk
    SLICE_X13Y85         FDRE                                         r  u_confreg/timer_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.819ns  (logic 0.418ns (51.039%)  route 0.401ns (48.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522    -2.016    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.418    -1.598 r  u_confreg/timer_reg[21]/Q
                         net (fo=2, routed)           0.401    -1.197    u_confreg/timer_reg[21]
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.644    -2.403    u_confreg/cpu_clk
    SLICE_X15Y89         FDRE                                         r  u_confreg/timer_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.819ns  (logic 0.418ns (51.039%)  route 0.401ns (48.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.522    -2.016    u_confreg/timer_clk
    SLICE_X12Y90         FDRE                                         r  u_confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.418    -1.598 r  u_confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.401    -1.197    u_confreg/timer_reg[23]
    SLICE_X15Y90         FDRE                                         r  u_confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.644    -2.403    u_confreg/cpu_clk
    SLICE_X15Y90         FDRE                                         r  u_confreg/timer_r1_reg[23]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.819ns  (logic 0.418ns (51.039%)  route 0.401ns (48.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y91         FDRE                                         r  u_confreg/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.418    -1.597 r  u_confreg/timer_reg[24]/Q
                         net (fo=2, routed)           0.401    -1.196    u_confreg/timer_reg[24]
    SLICE_X15Y90         FDRE                                         r  u_confreg/timer_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.644    -2.403    u_confreg/cpu_clk
    SLICE_X15Y90         FDRE                                         r  u_confreg/timer_r1_reg[24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.670ns (7.863%)  route 7.851ns (92.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.355     6.193    u_confreg/p_0_in
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[0]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.670ns (7.863%)  route 7.851ns (92.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.355     6.193    u_confreg/p_0_in
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[1]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.670ns (7.863%)  route 7.851ns (92.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.355     6.193    u_confreg/p_0_in
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[2]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.670ns (7.863%)  route 7.851ns (92.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.355     6.193    u_confreg/p_0_in
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[3]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.477ns  (logic 0.670ns (7.904%)  route 7.807ns (92.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.312     6.150    u_confreg/p_0_in
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.477ns  (logic 0.670ns (7.904%)  route 7.807ns (92.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.312     6.150    u_confreg/p_0_in
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.477ns  (logic 0.670ns (7.904%)  route 7.807ns (92.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.312     6.150    u_confreg/p_0_in
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.477ns  (logic 0.670ns (7.904%)  route 7.807ns (92.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.312     6.150    u_confreg/p_0_in
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.472ns  (logic 0.670ns (7.908%)  route 7.802ns (92.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.306     6.144    u_confreg/p_0_in
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[4]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.472ns  (logic 0.670ns (7.908%)  route 7.802ns (92.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.306     6.144    u_confreg/p_0_in
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.588ns  (logic 0.337ns (57.334%)  route 0.251ns (42.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.401ns
    Source Clock Delay      (SCD):    -2.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.526    -2.012    u_confreg/cpu_clk
    SLICE_X11Y91         FDRE                                         r  u_confreg/conf_wdata_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.337    -1.675 r  u_confreg/conf_wdata_r_reg[29]/Q
                         net (fo=1, routed)           0.251    -1.424    u_confreg/conf_wdata_r[29]
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.646    -2.401    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.609ns  (logic 0.367ns (60.246%)  route 0.242ns (39.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.520    -2.018    u_confreg/cpu_clk
    SLICE_X9Y87          FDRE                                         r  u_confreg/conf_wdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/conf_wdata_r_reg[12]/Q
                         net (fo=1, routed)           0.242    -1.409    u_confreg/conf_wdata_r[12]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.643    -2.404    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.519    -2.019    u_confreg/cpu_clk
    SLICE_X9Y85          FDRE                                         r  u_confreg/conf_wdata_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/conf_wdata_r_reg[6]/Q
                         net (fo=1, routed)           0.278    -1.374    u_confreg/conf_wdata_r[6]
    SLICE_X9Y86          FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.641    -2.406    u_confreg/timer_clk
    SLICE_X9Y86          FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.520    -2.018    u_confreg/cpu_clk
    SLICE_X11Y83         FDRE                                         r  u_confreg/conf_wdata_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/conf_wdata_r_reg[0]/Q
                         net (fo=1, routed)           0.278    -1.373    u_confreg/conf_wdata_r[0]
    SLICE_X11Y84         FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X11Y84         FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.520    -2.018    u_confreg/cpu_clk
    SLICE_X11Y83         FDRE                                         r  u_confreg/conf_wdata_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/conf_wdata_r_reg[1]/Q
                         net (fo=1, routed)           0.278    -1.373    u_confreg/conf_wdata_r[1]
    SLICE_X11Y84         FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X11Y84         FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.643ns  (logic 0.367ns (57.076%)  route 0.276ns (42.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.522    -2.016    u_confreg/cpu_clk
    SLICE_X11Y85         FDRE                                         r  u_confreg/conf_wdata_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.367    -1.649 r  u_confreg/conf_wdata_r_reg[5]/Q
                         net (fo=1, routed)           0.276    -1.373    u_confreg/conf_wdata_r[5]
    SLICE_X10Y86         FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X10Y86         FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.522    -2.016    u_confreg/cpu_clk
    SLICE_X9Y89          FDRE                                         r  u_confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.367    -1.649 r  u_confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.277    -1.372    u_confreg/conf_wdata_r[21]
    SLICE_X9Y90          FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X9Y90          FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.523    -2.015    u_confreg/cpu_clk
    SLICE_X11Y87         FDRE                                         r  u_confreg/conf_wdata_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.367    -1.648 r  u_confreg/conf_wdata_r_reg[14]/Q
                         net (fo=1, routed)           0.278    -1.370    u_confreg/conf_wdata_r[14]
    SLICE_X10Y88         FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X10Y88         FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.523    -2.015    u_confreg/cpu_clk
    SLICE_X9Y91          FDRE                                         r  u_confreg/conf_wdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.367    -1.648 r  u_confreg/conf_wdata_r_reg[16]/Q
                         net (fo=1, routed)           0.278    -1.370    u_confreg/conf_wdata_r[16]
    SLICE_X9Y92          FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.645    -2.402    u_confreg/timer_clk
    SLICE_X9Y92          FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.523    -2.015    u_confreg/cpu_clk
    SLICE_X9Y91          FDRE                                         r  u_confreg/conf_wdata_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.367    -1.648 r  u_confreg/conf_wdata_r_reg[19]/Q
                         net (fo=1, routed)           0.278    -1.370    u_confreg/conf_wdata_r[19]
    SLICE_X9Y92          FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.645    -2.402    u_confreg/timer_clk
    SLICE_X9Y92          FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll_1
  To Clock:  timer_clk_clk_pll

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.670ns (7.863%)  route 7.851ns (92.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.355     6.193    u_confreg/p_0_in
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[0]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.670ns (7.863%)  route 7.851ns (92.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.355     6.193    u_confreg/p_0_in
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[1]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.670ns (7.863%)  route 7.851ns (92.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.355     6.193    u_confreg/p_0_in
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[2]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.670ns (7.863%)  route 7.851ns (92.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.355     6.193    u_confreg/p_0_in
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[3]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.477ns  (logic 0.670ns (7.904%)  route 7.807ns (92.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.312     6.150    u_confreg/p_0_in
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.477ns  (logic 0.670ns (7.904%)  route 7.807ns (92.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.312     6.150    u_confreg/p_0_in
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.477ns  (logic 0.670ns (7.904%)  route 7.807ns (92.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.312     6.150    u_confreg/p_0_in
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.477ns  (logic 0.670ns (7.904%)  route 7.807ns (92.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.312     6.150    u_confreg/p_0_in
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.472ns  (logic 0.670ns (7.908%)  route 7.802ns (92.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.306     6.144    u_confreg/p_0_in
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[4]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.472ns  (logic 0.670ns (7.908%)  route 7.802ns (92.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.306     6.144    u_confreg/p_0_in
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.588ns  (logic 0.337ns (57.334%)  route 0.251ns (42.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.401ns
    Source Clock Delay      (SCD):    -2.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.526    -2.012    u_confreg/cpu_clk
    SLICE_X11Y91         FDRE                                         r  u_confreg/conf_wdata_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.337    -1.675 r  u_confreg/conf_wdata_r_reg[29]/Q
                         net (fo=1, routed)           0.251    -1.424    u_confreg/conf_wdata_r[29]
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.646    -2.401    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.609ns  (logic 0.367ns (60.246%)  route 0.242ns (39.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.520    -2.018    u_confreg/cpu_clk
    SLICE_X9Y87          FDRE                                         r  u_confreg/conf_wdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/conf_wdata_r_reg[12]/Q
                         net (fo=1, routed)           0.242    -1.409    u_confreg/conf_wdata_r[12]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.643    -2.404    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.519    -2.019    u_confreg/cpu_clk
    SLICE_X9Y85          FDRE                                         r  u_confreg/conf_wdata_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/conf_wdata_r_reg[6]/Q
                         net (fo=1, routed)           0.278    -1.374    u_confreg/conf_wdata_r[6]
    SLICE_X9Y86          FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.641    -2.406    u_confreg/timer_clk
    SLICE_X9Y86          FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.520    -2.018    u_confreg/cpu_clk
    SLICE_X11Y83         FDRE                                         r  u_confreg/conf_wdata_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/conf_wdata_r_reg[0]/Q
                         net (fo=1, routed)           0.278    -1.373    u_confreg/conf_wdata_r[0]
    SLICE_X11Y84         FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X11Y84         FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.520    -2.018    u_confreg/cpu_clk
    SLICE_X11Y83         FDRE                                         r  u_confreg/conf_wdata_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/conf_wdata_r_reg[1]/Q
                         net (fo=1, routed)           0.278    -1.373    u_confreg/conf_wdata_r[1]
    SLICE_X11Y84         FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X11Y84         FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.643ns  (logic 0.367ns (57.076%)  route 0.276ns (42.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.522    -2.016    u_confreg/cpu_clk
    SLICE_X11Y85         FDRE                                         r  u_confreg/conf_wdata_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.367    -1.649 r  u_confreg/conf_wdata_r_reg[5]/Q
                         net (fo=1, routed)           0.276    -1.373    u_confreg/conf_wdata_r[5]
    SLICE_X10Y86         FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X10Y86         FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.522    -2.016    u_confreg/cpu_clk
    SLICE_X9Y89          FDRE                                         r  u_confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.367    -1.649 r  u_confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.277    -1.372    u_confreg/conf_wdata_r[21]
    SLICE_X9Y90          FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X9Y90          FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.523    -2.015    u_confreg/cpu_clk
    SLICE_X11Y87         FDRE                                         r  u_confreg/conf_wdata_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.367    -1.648 r  u_confreg/conf_wdata_r_reg[14]/Q
                         net (fo=1, routed)           0.278    -1.370    u_confreg/conf_wdata_r[14]
    SLICE_X10Y88         FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X10Y88         FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.523    -2.015    u_confreg/cpu_clk
    SLICE_X9Y91          FDRE                                         r  u_confreg/conf_wdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.367    -1.648 r  u_confreg/conf_wdata_r_reg[16]/Q
                         net (fo=1, routed)           0.278    -1.370    u_confreg/conf_wdata_r[16]
    SLICE_X9Y92          FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.645    -2.402    u_confreg/timer_clk
    SLICE_X9Y92          FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.523    -2.015    u_confreg/cpu_clk
    SLICE_X9Y91          FDRE                                         r  u_confreg/conf_wdata_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.367    -1.648 r  u_confreg/conf_wdata_r_reg[19]/Q
                         net (fo=1, routed)           0.278    -1.370    u_confreg/conf_wdata_r[19]
    SLICE_X9Y92          FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.645    -2.402    u_confreg/timer_clk
    SLICE_X9Y92          FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll_1

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.670ns (7.863%)  route 7.851ns (92.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.355     6.193    u_confreg/p_0_in
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[0]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.670ns (7.863%)  route 7.851ns (92.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.355     6.193    u_confreg/p_0_in
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[1]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.670ns (7.863%)  route 7.851ns (92.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.355     6.193    u_confreg/p_0_in
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[2]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.670ns (7.863%)  route 7.851ns (92.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.355     6.193    u_confreg/p_0_in
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[3]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.477ns  (logic 0.670ns (7.904%)  route 7.807ns (92.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.312     6.150    u_confreg/p_0_in
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.477ns  (logic 0.670ns (7.904%)  route 7.807ns (92.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.312     6.150    u_confreg/p_0_in
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.477ns  (logic 0.670ns (7.904%)  route 7.807ns (92.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.312     6.150    u_confreg/p_0_in
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.477ns  (logic 0.670ns (7.904%)  route 7.807ns (92.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.312     6.150    u_confreg/p_0_in
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.472ns  (logic 0.670ns (7.908%)  route 7.802ns (92.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.306     6.144    u_confreg/p_0_in
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[4]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.472ns  (logic 0.670ns (7.908%)  route 7.802ns (92.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.306     6.144    u_confreg/p_0_in
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.588ns  (logic 0.337ns (57.334%)  route 0.251ns (42.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.401ns
    Source Clock Delay      (SCD):    -2.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.526    -2.012    u_confreg/cpu_clk
    SLICE_X11Y91         FDRE                                         r  u_confreg/conf_wdata_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.337    -1.675 r  u_confreg/conf_wdata_r_reg[29]/Q
                         net (fo=1, routed)           0.251    -1.424    u_confreg/conf_wdata_r[29]
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.646    -2.401    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.609ns  (logic 0.367ns (60.246%)  route 0.242ns (39.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.520    -2.018    u_confreg/cpu_clk
    SLICE_X9Y87          FDRE                                         r  u_confreg/conf_wdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/conf_wdata_r_reg[12]/Q
                         net (fo=1, routed)           0.242    -1.409    u_confreg/conf_wdata_r[12]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.643    -2.404    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.519    -2.019    u_confreg/cpu_clk
    SLICE_X9Y85          FDRE                                         r  u_confreg/conf_wdata_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/conf_wdata_r_reg[6]/Q
                         net (fo=1, routed)           0.278    -1.374    u_confreg/conf_wdata_r[6]
    SLICE_X9Y86          FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.641    -2.406    u_confreg/timer_clk
    SLICE_X9Y86          FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.520    -2.018    u_confreg/cpu_clk
    SLICE_X11Y83         FDRE                                         r  u_confreg/conf_wdata_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/conf_wdata_r_reg[0]/Q
                         net (fo=1, routed)           0.278    -1.373    u_confreg/conf_wdata_r[0]
    SLICE_X11Y84         FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X11Y84         FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.520    -2.018    u_confreg/cpu_clk
    SLICE_X11Y83         FDRE                                         r  u_confreg/conf_wdata_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/conf_wdata_r_reg[1]/Q
                         net (fo=1, routed)           0.278    -1.373    u_confreg/conf_wdata_r[1]
    SLICE_X11Y84         FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X11Y84         FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.643ns  (logic 0.367ns (57.076%)  route 0.276ns (42.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.522    -2.016    u_confreg/cpu_clk
    SLICE_X11Y85         FDRE                                         r  u_confreg/conf_wdata_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.367    -1.649 r  u_confreg/conf_wdata_r_reg[5]/Q
                         net (fo=1, routed)           0.276    -1.373    u_confreg/conf_wdata_r[5]
    SLICE_X10Y86         FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X10Y86         FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.522    -2.016    u_confreg/cpu_clk
    SLICE_X9Y89          FDRE                                         r  u_confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.367    -1.649 r  u_confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.277    -1.372    u_confreg/conf_wdata_r[21]
    SLICE_X9Y90          FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X9Y90          FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.523    -2.015    u_confreg/cpu_clk
    SLICE_X11Y87         FDRE                                         r  u_confreg/conf_wdata_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.367    -1.648 r  u_confreg/conf_wdata_r_reg[14]/Q
                         net (fo=1, routed)           0.278    -1.370    u_confreg/conf_wdata_r[14]
    SLICE_X10Y88         FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X10Y88         FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.523    -2.015    u_confreg/cpu_clk
    SLICE_X9Y91          FDRE                                         r  u_confreg/conf_wdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.367    -1.648 r  u_confreg/conf_wdata_r_reg[16]/Q
                         net (fo=1, routed)           0.278    -1.370    u_confreg/conf_wdata_r[16]
    SLICE_X9Y92          FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.645    -2.402    u_confreg/timer_clk
    SLICE_X9Y92          FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.523    -2.015    u_confreg/cpu_clk
    SLICE_X9Y91          FDRE                                         r  u_confreg/conf_wdata_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.367    -1.648 r  u_confreg/conf_wdata_r_reg[19]/Q
                         net (fo=1, routed)           0.278    -1.370    u_confreg/conf_wdata_r[19]
    SLICE_X9Y92          FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.645    -2.402    u_confreg/timer_clk
    SLICE_X9Y92          FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll_1
  To Clock:  timer_clk_clk_pll_1

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.670ns (7.863%)  route 7.851ns (92.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.355     6.193    u_confreg/p_0_in
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[0]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.670ns (7.863%)  route 7.851ns (92.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.355     6.193    u_confreg/p_0_in
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[1]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.670ns (7.863%)  route 7.851ns (92.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.355     6.193    u_confreg/p_0_in
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[2]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.670ns (7.863%)  route 7.851ns (92.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.355     6.193    u_confreg/p_0_in
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y85         FDRE                                         r  u_confreg/timer_reg[3]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.477ns  (logic 0.670ns (7.904%)  route 7.807ns (92.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.312     6.150    u_confreg/p_0_in
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[28]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.477ns  (logic 0.670ns (7.904%)  route 7.807ns (92.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.312     6.150    u_confreg/p_0_in
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[29]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.477ns  (logic 0.670ns (7.904%)  route 7.807ns (92.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.312     6.150    u_confreg/p_0_in
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[30]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.477ns  (logic 0.670ns (7.904%)  route 7.807ns (92.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.312     6.150    u_confreg/p_0_in
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.523    -2.015    u_confreg/timer_clk
    SLICE_X12Y92         FDRE                                         r  u_confreg/timer_reg[31]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.472ns  (logic 0.670ns (7.908%)  route 7.802ns (92.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.306     6.144    u_confreg/p_0_in
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[4]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.472ns  (logic 0.670ns (7.908%)  route 7.802ns (92.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.719    -2.328    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.810 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           2.496     0.686    u_confreg/cpu_resetn
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.152     0.838 r  u_confreg/reset_i_1/O
                         net (fo=555, routed)         5.306     6.144    u_confreg/p_0_in
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.519    -2.019    u_confreg/timer_clk
    SLICE_X12Y86         FDRE                                         r  u_confreg/timer_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.588ns  (logic 0.337ns (57.334%)  route 0.251ns (42.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.401ns
    Source Clock Delay      (SCD):    -2.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.526    -2.012    u_confreg/cpu_clk
    SLICE_X11Y91         FDRE                                         r  u_confreg/conf_wdata_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.337    -1.675 r  u_confreg/conf_wdata_r_reg[29]/Q
                         net (fo=1, routed)           0.251    -1.424    u_confreg/conf_wdata_r[29]
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.646    -2.401    u_confreg/timer_clk
    SLICE_X11Y92         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.609ns  (logic 0.367ns (60.246%)  route 0.242ns (39.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.520    -2.018    u_confreg/cpu_clk
    SLICE_X9Y87          FDRE                                         r  u_confreg/conf_wdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/conf_wdata_r_reg[12]/Q
                         net (fo=1, routed)           0.242    -1.409    u_confreg/conf_wdata_r[12]
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.643    -2.404    u_confreg/timer_clk
    SLICE_X9Y88          FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.519    -2.019    u_confreg/cpu_clk
    SLICE_X9Y85          FDRE                                         r  u_confreg/conf_wdata_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.367    -1.652 r  u_confreg/conf_wdata_r_reg[6]/Q
                         net (fo=1, routed)           0.278    -1.374    u_confreg/conf_wdata_r[6]
    SLICE_X9Y86          FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.641    -2.406    u_confreg/timer_clk
    SLICE_X9Y86          FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.520    -2.018    u_confreg/cpu_clk
    SLICE_X11Y83         FDRE                                         r  u_confreg/conf_wdata_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/conf_wdata_r_reg[0]/Q
                         net (fo=1, routed)           0.278    -1.373    u_confreg/conf_wdata_r[0]
    SLICE_X11Y84         FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X11Y84         FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.520    -2.018    u_confreg/cpu_clk
    SLICE_X11Y83         FDRE                                         r  u_confreg/conf_wdata_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.367    -1.651 r  u_confreg/conf_wdata_r_reg[1]/Q
                         net (fo=1, routed)           0.278    -1.373    u_confreg/conf_wdata_r[1]
    SLICE_X11Y84         FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.640    -2.407    u_confreg/timer_clk
    SLICE_X11Y84         FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.643ns  (logic 0.367ns (57.076%)  route 0.276ns (42.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.522    -2.016    u_confreg/cpu_clk
    SLICE_X11Y85         FDRE                                         r  u_confreg/conf_wdata_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.367    -1.649 r  u_confreg/conf_wdata_r_reg[5]/Q
                         net (fo=1, routed)           0.276    -1.373    u_confreg/conf_wdata_r[5]
    SLICE_X10Y86         FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.642    -2.405    u_confreg/timer_clk
    SLICE_X10Y86         FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.522    -2.016    u_confreg/cpu_clk
    SLICE_X9Y89          FDRE                                         r  u_confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.367    -1.649 r  u_confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.277    -1.372    u_confreg/conf_wdata_r[21]
    SLICE_X9Y90          FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X9Y90          FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.523    -2.015    u_confreg/cpu_clk
    SLICE_X11Y87         FDRE                                         r  u_confreg/conf_wdata_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.367    -1.648 r  u_confreg/conf_wdata_r_reg[14]/Q
                         net (fo=1, routed)           0.278    -1.370    u_confreg/conf_wdata_r[14]
    SLICE_X10Y88         FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.644    -2.403    u_confreg/timer_clk
    SLICE_X10Y88         FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.523    -2.015    u_confreg/cpu_clk
    SLICE_X9Y91          FDRE                                         r  u_confreg/conf_wdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.367    -1.648 r  u_confreg/conf_wdata_r_reg[16]/Q
                         net (fo=1, routed)           0.278    -1.370    u_confreg/conf_wdata_r[16]
    SLICE_X9Y92          FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.645    -2.402    u_confreg/timer_clk
    SLICE_X9Y92          FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.523    -2.015    u_confreg/cpu_clk
    SLICE_X9Y91          FDRE                                         r  u_confreg/conf_wdata_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.367    -1.648 r  u_confreg/conf_wdata_r_reg[19]/Q
                         net (fo=1, routed)           0.278    -1.370    u_confreg/conf_wdata_r[19]
    SLICE_X9Y92          FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.645    -2.402    u_confreg/timer_clk
    SLICE_X9Y92          FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.954%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.919    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659     3.260 f  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560     3.819    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.848 f  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.829     4.677    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.954%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.919    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659     3.260 f  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560     3.819    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.848 f  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.829     4.677    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/num_csn_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.941ns  (logic 4.147ns (52.229%)  route 3.793ns (47.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.613    -2.434    u_confreg/cpu_clk
    SLICE_X53Y80         FDSE                                         r  u_confreg/num_csn_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDSE (Prop_fdse_C_Q)         0.419    -2.015 r  u_confreg/num_csn_reg[7]/Q
                         net (fo=1, routed)           3.793     1.779    num_csn_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.728     5.507 r  num_csn_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.507    num_csn[7]
    U13                                                               r  num_csn[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.746ns  (logic 4.141ns (53.460%)  route 3.605ns (46.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.632    -2.415    u_confreg/cpu_clk
    SLICE_X39Y84         FDRE                                         r  u_confreg/num_a_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.419    -1.996 r  u_confreg/num_a_g_reg[3]/Q
                         net (fo=1, routed)           3.605     1.609    num_a_g_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.722     5.332 r  num_a_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.332    num_a_g[3]
    K13                                                               r  num_a_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.742ns  (logic 4.144ns (53.525%)  route 3.598ns (46.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.627    -2.420    u_confreg/cpu_clk
    SLICE_X37Y79         FDSE                                         r  u_confreg/num_csn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDSE (Prop_fdse_C_Q)         0.419    -2.001 r  u_confreg/num_csn_reg[3]/Q
                         net (fo=1, routed)           3.598     1.598    num_csn_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.725     5.323 r  num_csn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.323    num_csn[3]
    J14                                                               r  num_csn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.618ns  (logic 4.149ns (54.472%)  route 3.468ns (45.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.627    -2.420    u_confreg/cpu_clk
    SLICE_X37Y79         FDRE                                         r  u_confreg/num_a_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  u_confreg/num_a_g_reg[1]/Q
                         net (fo=1, routed)           3.468     1.467    num_a_g_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.730     5.198 r  num_a_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.198    num_a_g[1]
    R10                                                               r  num_a_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.529ns  (logic 4.033ns (53.565%)  route 3.496ns (46.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.627    -2.420    u_confreg/cpu_clk
    SLICE_X37Y79         FDRE                                         r  u_confreg/num_a_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.964 r  u_confreg/num_a_g_reg[0]/Q
                         net (fo=1, routed)           3.496     1.532    num_a_g_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     5.110 r  num_a_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.110    num_a_g[0]
    T10                                                               r  num_a_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.488ns  (logic 3.974ns (53.062%)  route 3.515ns (46.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.613    -2.434    u_confreg/cpu_clk
    SLICE_X53Y80         FDSE                                         r  u_confreg/num_csn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDSE (Prop_fdse_C_Q)         0.456    -1.978 r  u_confreg/num_csn_reg[6]/Q
                         net (fo=1, routed)           3.515     1.537    num_csn_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     5.055 r  num_csn_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.055    num_csn[6]
    K2                                                                r  num_csn[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.467ns  (logic 4.030ns (53.978%)  route 3.436ns (46.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.627    -2.420    u_confreg/cpu_clk
    SLICE_X37Y79         FDSE                                         r  u_confreg/num_csn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDSE (Prop_fdse_C_Q)         0.456    -1.964 r  u_confreg/num_csn_reg[2]/Q
                         net (fo=1, routed)           3.436     1.473    num_csn_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     5.047 r  num_csn_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.047    num_csn[2]
    T9                                                                r  num_csn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.962ns  (logic 3.949ns (56.725%)  route 3.013ns (43.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.632    -2.415    u_confreg/cpu_clk
    SLICE_X39Y84         FDRE                                         r  u_confreg/num_a_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u_confreg/num_a_g_reg[2]/Q
                         net (fo=1, routed)           3.013     1.054    num_a_g_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     4.547 r  num_a_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.547    num_a_g[2]
    K16                                                               r  num_a_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.958ns  (logic 4.146ns (59.584%)  route 2.812ns (40.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.627    -2.420    u_confreg/cpu_clk
    SLICE_X37Y79         FDSE                                         r  u_confreg/num_csn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDSE (Prop_fdse_C_Q)         0.419    -2.001 r  u_confreg/num_csn_reg[5]/Q
                         net (fo=1, routed)           2.812     0.811    num_csn_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.727     4.538 r  num_csn_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.538    num_csn[5]
    T14                                                               r  num_csn[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.912ns  (logic 3.993ns (57.776%)  route 2.918ns (42.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.632    -2.415    u_confreg/cpu_clk
    SLICE_X39Y84         FDRE                                         r  u_confreg/num_a_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u_confreg/num_a_g_reg[6]/Q
                         net (fo=1, routed)           2.918     0.960    num_a_g_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     4.497 r  num_a_g_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.497    num_a_g[6]
    L18                                                               r  num_a_g[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/led_data_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.412ns (79.049%)  route 0.374ns (20.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.596    -0.516    u_confreg/cpu_clk
    SLICE_X6Y68          FDRE                                         r  u_confreg/led_data_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.352 r  u_confreg/led_data_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.374     0.022    lopt_14
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.270 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.270    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.420ns (78.853%)  route 0.381ns (21.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.596    -0.516    u_confreg/cpu_clk
    SLICE_X6Y68          FDRE                                         r  u_confreg/led_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.352 r  u_confreg/led_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.381     0.028    lopt_12
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.284 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.284    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg1_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.366ns (74.070%)  route 0.478ns (25.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.565    -0.547    u_confreg/cpu_clk
    SLICE_X9Y77          FDRE                                         r  u_confreg/led_rg1_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  u_confreg/led_rg1_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.478     0.072    lopt_19
    N16                  OBUF (Prop_obuf_I_O)         1.225     1.297 r  led_rg1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.297    led_rg1[1]
    N16                                                               r  led_rg1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg0_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.382ns (74.630%)  route 0.470ns (25.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.565    -0.547    u_confreg/cpu_clk
    SLICE_X8Y77          FDRE                                         r  u_confreg/led_rg0_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  u_confreg/led_rg0_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.470     0.087    lopt_17
    N15                  OBUF (Prop_obuf_I_O)         1.218     1.305 r  led_rg0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.305    led_rg0[1]
    N15                                                               r  led_rg0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg0_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.386ns (74.678%)  route 0.470ns (25.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.566    -0.546    u_confreg/cpu_clk
    SLICE_X8Y79          FDRE                                         r  u_confreg/led_rg0_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  u_confreg/led_rg0_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.470     0.088    lopt_16
    M16                  OBUF (Prop_obuf_I_O)         1.222     1.310 r  led_rg0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.310    led_rg0[0]
    M16                                                               r  led_rg0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.420ns (77.702%)  route 0.407ns (22.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.596    -0.516    u_confreg/cpu_clk
    SLICE_X6Y68          FDRE                                         r  u_confreg/led_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.352 r  u_confreg/led_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.407     0.055    lopt_13
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.311 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.311    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.396ns (74.492%)  route 0.478ns (25.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.567    -0.545    u_confreg/cpu_clk
    SLICE_X8Y69          FDRE                                         r  u_confreg/led_data_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  u_confreg/led_data_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.478     0.097    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.329 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.329    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.415ns (75.071%)  route 0.470ns (24.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.570    -0.542    u_confreg/cpu_clk
    SLICE_X8Y83          FDRE                                         r  u_confreg/led_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  u_confreg/led_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.470     0.092    lopt_9
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.343 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.343    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.416ns (75.087%)  route 0.470ns (24.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.571    -0.541    u_confreg/cpu_clk
    SLICE_X8Y85          FDRE                                         r  u_confreg/led_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  u_confreg/led_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.470     0.093    lopt_10
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.345 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.345    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.419ns (74.798%)  route 0.478ns (25.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.565    -0.547    u_confreg/cpu_clk
    SLICE_X8Y71          FDRE                                         r  u_confreg/led_data_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  u_confreg/led_data_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.478     0.095    lopt_15
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.350 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.350    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll_1
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/num_csn_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.941ns  (logic 4.147ns (52.229%)  route 3.793ns (47.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.613    -2.434    u_confreg/cpu_clk
    SLICE_X53Y80         FDSE                                         r  u_confreg/num_csn_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDSE (Prop_fdse_C_Q)         0.419    -2.015 r  u_confreg/num_csn_reg[7]/Q
                         net (fo=1, routed)           3.793     1.779    num_csn_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.728     5.507 r  num_csn_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.507    num_csn[7]
    U13                                                               r  num_csn[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.746ns  (logic 4.141ns (53.460%)  route 3.605ns (46.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.632    -2.415    u_confreg/cpu_clk
    SLICE_X39Y84         FDRE                                         r  u_confreg/num_a_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.419    -1.996 r  u_confreg/num_a_g_reg[3]/Q
                         net (fo=1, routed)           3.605     1.609    num_a_g_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.722     5.332 r  num_a_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.332    num_a_g[3]
    K13                                                               r  num_a_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.742ns  (logic 4.144ns (53.525%)  route 3.598ns (46.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.627    -2.420    u_confreg/cpu_clk
    SLICE_X37Y79         FDSE                                         r  u_confreg/num_csn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDSE (Prop_fdse_C_Q)         0.419    -2.001 r  u_confreg/num_csn_reg[3]/Q
                         net (fo=1, routed)           3.598     1.598    num_csn_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.725     5.323 r  num_csn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.323    num_csn[3]
    J14                                                               r  num_csn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.618ns  (logic 4.149ns (54.472%)  route 3.468ns (45.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.627    -2.420    u_confreg/cpu_clk
    SLICE_X37Y79         FDRE                                         r  u_confreg/num_a_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.419    -2.001 r  u_confreg/num_a_g_reg[1]/Q
                         net (fo=1, routed)           3.468     1.467    num_a_g_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.730     5.198 r  num_a_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.198    num_a_g[1]
    R10                                                               r  num_a_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.529ns  (logic 4.033ns (53.565%)  route 3.496ns (46.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.627    -2.420    u_confreg/cpu_clk
    SLICE_X37Y79         FDRE                                         r  u_confreg/num_a_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.964 r  u_confreg/num_a_g_reg[0]/Q
                         net (fo=1, routed)           3.496     1.532    num_a_g_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     5.110 r  num_a_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.110    num_a_g[0]
    T10                                                               r  num_a_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.488ns  (logic 3.974ns (53.062%)  route 3.515ns (46.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.613    -2.434    u_confreg/cpu_clk
    SLICE_X53Y80         FDSE                                         r  u_confreg/num_csn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDSE (Prop_fdse_C_Q)         0.456    -1.978 r  u_confreg/num_csn_reg[6]/Q
                         net (fo=1, routed)           3.515     1.537    num_csn_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     5.055 r  num_csn_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.055    num_csn[6]
    K2                                                                r  num_csn[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.467ns  (logic 4.030ns (53.978%)  route 3.436ns (46.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.627    -2.420    u_confreg/cpu_clk
    SLICE_X37Y79         FDSE                                         r  u_confreg/num_csn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDSE (Prop_fdse_C_Q)         0.456    -1.964 r  u_confreg/num_csn_reg[2]/Q
                         net (fo=1, routed)           3.436     1.473    num_csn_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     5.047 r  num_csn_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.047    num_csn[2]
    T9                                                                r  num_csn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.962ns  (logic 3.949ns (56.725%)  route 3.013ns (43.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.632    -2.415    u_confreg/cpu_clk
    SLICE_X39Y84         FDRE                                         r  u_confreg/num_a_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u_confreg/num_a_g_reg[2]/Q
                         net (fo=1, routed)           3.013     1.054    num_a_g_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     4.547 r  num_a_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.547    num_a_g[2]
    K16                                                               r  num_a_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.958ns  (logic 4.146ns (59.584%)  route 2.812ns (40.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.627    -2.420    u_confreg/cpu_clk
    SLICE_X37Y79         FDSE                                         r  u_confreg/num_csn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDSE (Prop_fdse_C_Q)         0.419    -2.001 r  u_confreg/num_csn_reg[5]/Q
                         net (fo=1, routed)           2.812     0.811    num_csn_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.727     4.538 r  num_csn_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.538    num_csn[5]
    T14                                                               r  num_csn[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.912ns  (logic 3.993ns (57.776%)  route 2.918ns (42.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.632    -2.415    u_confreg/cpu_clk
    SLICE_X39Y84         FDRE                                         r  u_confreg/num_a_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u_confreg/num_a_g_reg[6]/Q
                         net (fo=1, routed)           2.918     0.960    num_a_g_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     4.497 r  num_a_g_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.497    num_a_g[6]
    L18                                                               r  num_a_g[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/led_data_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.412ns (79.049%)  route 0.374ns (20.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.596    -0.516    u_confreg/cpu_clk
    SLICE_X6Y68          FDRE                                         r  u_confreg/led_data_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.352 r  u_confreg/led_data_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.374     0.022    lopt_14
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.270 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.270    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.420ns (78.853%)  route 0.381ns (21.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.596    -0.516    u_confreg/cpu_clk
    SLICE_X6Y68          FDRE                                         r  u_confreg/led_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.352 r  u_confreg/led_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.381     0.028    lopt_12
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.284 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.284    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg1_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.366ns (74.070%)  route 0.478ns (25.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.565    -0.547    u_confreg/cpu_clk
    SLICE_X9Y77          FDRE                                         r  u_confreg/led_rg1_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  u_confreg/led_rg1_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.478     0.072    lopt_19
    N16                  OBUF (Prop_obuf_I_O)         1.225     1.297 r  led_rg1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.297    led_rg1[1]
    N16                                                               r  led_rg1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg0_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.382ns (74.630%)  route 0.470ns (25.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.565    -0.547    u_confreg/cpu_clk
    SLICE_X8Y77          FDRE                                         r  u_confreg/led_rg0_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  u_confreg/led_rg0_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.470     0.087    lopt_17
    N15                  OBUF (Prop_obuf_I_O)         1.218     1.305 r  led_rg0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.305    led_rg0[1]
    N15                                                               r  led_rg0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg0_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.386ns (74.678%)  route 0.470ns (25.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.566    -0.546    u_confreg/cpu_clk
    SLICE_X8Y79          FDRE                                         r  u_confreg/led_rg0_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  u_confreg/led_rg0_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.470     0.088    lopt_16
    M16                  OBUF (Prop_obuf_I_O)         1.222     1.310 r  led_rg0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.310    led_rg0[0]
    M16                                                               r  led_rg0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.420ns (77.702%)  route 0.407ns (22.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.596    -0.516    u_confreg/cpu_clk
    SLICE_X6Y68          FDRE                                         r  u_confreg/led_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.352 r  u_confreg/led_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.407     0.055    lopt_13
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.311 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.311    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.396ns (74.492%)  route 0.478ns (25.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.567    -0.545    u_confreg/cpu_clk
    SLICE_X8Y69          FDRE                                         r  u_confreg/led_data_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  u_confreg/led_data_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.478     0.097    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.329 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.329    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.415ns (75.071%)  route 0.470ns (24.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.570    -0.542    u_confreg/cpu_clk
    SLICE_X8Y83          FDRE                                         r  u_confreg/led_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  u_confreg/led_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.470     0.092    lopt_9
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.343 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.343    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.416ns (75.087%)  route 0.470ns (24.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.571    -0.541    u_confreg/cpu_clk
    SLICE_X8Y85          FDRE                                         r  u_confreg/led_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  u_confreg/led_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.470     0.093    lopt_10
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.345 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.345    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.419ns (74.798%)  route 0.478ns (25.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.565    -0.547    u_confreg/cpu_clk
    SLICE_X8Y71          FDRE                                         r  u_confreg/led_data_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  u_confreg/led_data_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.478     0.095    lopt_15
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.350 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.350    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.355ns  (logic 1.725ns (32.216%)  route 3.630ns (67.784%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -2.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_IBUF[3]_inst/O
                         net (fo=2, routed)           2.801     4.278    cpu/EXE_state_inst/u_alu/switch_IBUF[3]
    SLICE_X36Y79         LUT6 (Prop_lut6_I3_O)        0.124     4.402 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[3]_i_2/O
                         net (fo=1, routed)           0.829     5.231    cpu/EXE_state_inst/u_alu/conf_rdata_reg[3]_i_2_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.355 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.355    u_confreg/conf_rdata_reg_reg[31]_2[3]
    SLICE_X36Y79         FDRE                                         r  u_confreg/conf_rdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.508    -2.030    u_confreg/cpu_clk
    SLICE_X36Y79         FDRE                                         r  u_confreg/conf_rdata_reg_reg[3]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.329ns  (logic 1.733ns (32.525%)  route 3.595ns (67.475%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch_IBUF[2]_inst/O
                         net (fo=2, routed)           2.758     4.243    cpu/EXE_state_inst/u_alu/switch_IBUF[2]
    SLICE_X34Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.367 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[2]_i_7/O
                         net (fo=1, routed)           0.837     5.205    cpu/EXE_state_inst/u_alu/conf_rdata_reg[2]_i_7_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.329 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.329    u_confreg/conf_rdata_reg_reg[31]_2[2]
    SLICE_X32Y79         FDRE                                         r  u_confreg/conf_rdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.509    -2.029    u_confreg/cpu_clk
    SLICE_X32Y79         FDRE                                         r  u_confreg/conf_rdata_reg_reg[2]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.278ns  (logic 1.726ns (32.692%)  route 3.553ns (67.308%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -2.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           2.759     4.236    cpu/EXE_state_inst/u_alu/switch_IBUF[0]
    SLICE_X34Y79         LUT6 (Prop_lut6_I1_O)        0.124     4.360 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[0]_i_2/O
                         net (fo=1, routed)           0.794     5.154    cpu/EXE_state_inst/u_alu/conf_rdata_reg[0]_i_2_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I0_O)        0.124     5.278 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.278    u_confreg/conf_rdata_reg_reg[31]_2[0]
    SLICE_X34Y78         FDRE                                         r  u_confreg/conf_rdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.507    -2.031    u_confreg/cpu_clk
    SLICE_X34Y78         FDRE                                         r  u_confreg/conf_rdata_reg_reg[0]/C

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.264ns  (logic 1.742ns (33.096%)  route 3.522ns (66.904%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_IBUF[6]_inst/O
                         net (fo=2, routed)           2.535     4.030    cpu/EXE_state_inst/u_alu/switch_IBUF[6]
    SLICE_X34Y82         LUT6 (Prop_lut6_I3_O)        0.124     4.154 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[13]_i_2/O
                         net (fo=1, routed)           0.986     5.140    cpu/EXE_state_inst/u_alu/conf_rdata_reg[13]_i_2_n_0
    SLICE_X32Y86         LUT5 (Prop_lut5_I0_O)        0.124     5.264 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     5.264    u_confreg/conf_rdata_reg_reg[31]_2[13]
    SLICE_X32Y86         FDRE                                         r  u_confreg/conf_rdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.515    -2.023    u_confreg/cpu_clk
    SLICE_X32Y86         FDRE                                         r  u_confreg/conf_rdata_reg_reg[13]/C

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.163ns  (logic 1.745ns (33.808%)  route 3.417ns (66.192%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switch_IBUF[5]_inst/O
                         net (fo=2, routed)           2.466     3.963    cpu/EXE_state_inst/u_alu/switch_IBUF[5]
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.124     4.087 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[5]_i_2/O
                         net (fo=1, routed)           0.951     5.039    cpu/EXE_state_inst/u_alu/conf_rdata_reg[5]_i_2_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.163 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.163    u_confreg/conf_rdata_reg_reg[31]_2[5]
    SLICE_X32Y79         FDRE                                         r  u_confreg/conf_rdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.509    -2.029    u_confreg/cpu_clk
    SLICE_X32Y79         FDRE                                         r  u_confreg/conf_rdata_reg_reg[5]/C

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.137ns  (logic 1.725ns (33.583%)  route 3.412ns (66.417%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_IBUF[3]_inst/O
                         net (fo=2, routed)           2.333     3.810    cpu/EXE_state_inst/u_alu/switch_IBUF[3]
    SLICE_X39Y79         LUT6 (Prop_lut6_I4_O)        0.124     3.934 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[7]_i_2/O
                         net (fo=1, routed)           1.079     5.013    cpu/EXE_state_inst/u_alu/conf_rdata_reg[7]_i_2_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.137 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.137    u_confreg/conf_rdata_reg_reg[31]_2[7]
    SLICE_X41Y76         FDRE                                         r  u_confreg/conf_rdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.503    -2.035    u_confreg/cpu_clk
    SLICE_X41Y76         FDRE                                         r  u_confreg/conf_rdata_reg_reg[7]/C

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.745ns (35.897%)  route 3.117ns (64.103%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switch_IBUF[5]_inst/O
                         net (fo=2, routed)           2.157     3.655    cpu/EXE_state_inst/u_alu/switch_IBUF[5]
    SLICE_X34Y82         LUT6 (Prop_lut6_I3_O)        0.124     3.779 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[11]_i_2/O
                         net (fo=1, routed)           0.960     4.738    cpu/EXE_state_inst/u_alu/conf_rdata_reg[11]_i_2_n_0
    SLICE_X30Y84         LUT5 (Prop_lut5_I0_O)        0.124     4.862 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     4.862    u_confreg/conf_rdata_reg_reg[31]_2[11]
    SLICE_X30Y84         FDRE                                         r  u_confreg/conf_rdata_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.514    -2.024    u_confreg/cpu_clk
    SLICE_X30Y84         FDRE                                         r  u_confreg/conf_rdata_reg_reg[11]/C

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.741ns (35.902%)  route 3.108ns (64.098%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  switch_IBUF[4]_inst/O
                         net (fo=2, routed)           2.132     3.625    cpu/EXE_state_inst/u_alu/switch_IBUF[4]
    SLICE_X36Y80         LUT6 (Prop_lut6_I3_O)        0.124     3.749 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[9]_i_2/O
                         net (fo=1, routed)           0.975     4.724    cpu/EXE_state_inst/u_alu/conf_rdata_reg[9]_i_2_n_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I0_O)        0.124     4.848 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     4.848    u_confreg/conf_rdata_reg_reg[31]_2[9]
    SLICE_X36Y84         FDRE                                         r  u_confreg/conf_rdata_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.513    -2.025    u_confreg/cpu_clk
    SLICE_X36Y84         FDRE                                         r  u_confreg/conf_rdata_reg_reg[9]/C

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.829ns  (logic 1.756ns (36.363%)  route 3.073ns (63.637%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  switch_IBUF[7]_inst/O
                         net (fo=2, routed)           2.117     3.624    cpu/EXE_state_inst/u_alu/switch_IBUF[7]
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.748 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[15]_i_2/O
                         net (fo=1, routed)           0.956     4.705    cpu/EXE_state_inst/u_alu/conf_rdata_reg[15]_i_2_n_0
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124     4.829 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     4.829    u_confreg/conf_rdata_reg_reg[31]_2[15]
    SLICE_X34Y78         FDRE                                         r  u_confreg/conf_rdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.507    -2.031    u_confreg/cpu_clk
    SLICE_X34Y78         FDRE                                         r  u_confreg/conf_rdata_reg_reg[15]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.758ns  (logic 1.726ns (36.271%)  route 3.032ns (63.729%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -2.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           2.867     4.345    cpu/EXE_state_inst/u_alu/switch_IBUF[0]
    SLICE_X34Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.469 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[1]_i_3/O
                         net (fo=1, routed)           0.165     4.634    cpu/EXE_state_inst/u_alu/conf_rdata_reg[1]_i_3_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.758 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.758    u_confreg/conf_rdata_reg_reg[31]_2[1]
    SLICE_X34Y80         FDRE                                         r  u_confreg/conf_rdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.508    -2.030    u_confreg/cpu_clk
    SLICE_X34Y80         FDRE                                         r  u_confreg/conf_rdata_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_step[0]
                            (input port)
  Destination:            u_confreg/btn_step0_r_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.244ns (22.356%)  route 0.849ns (77.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_step[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_step_IBUF[0]_inst/O
                         net (fo=2, routed)           0.849     1.093    u_confreg/btn_step_IBUF[0]
    SLICE_X34Y76         FDSE                                         r  u_confreg/btn_step0_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.826    -0.326    u_confreg/cpu_clk
    SLICE_X34Y76         FDSE                                         r  u_confreg/btn_step0_r_reg/C

Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/step1_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.280ns (24.760%)  route 0.852ns (75.240%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           0.852     1.087    u_confreg/btn_step_IBUF[1]
    SLICE_X37Y76         LUT5 (Prop_lut5_I2_O)        0.045     1.132 r  u_confreg/step1_flag_i_1/O
                         net (fo=1, routed)           0.000     1.132    u_confreg/step1_flag_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  u_confreg/step1_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.826    -0.326    u_confreg/cpu_clk
    SLICE_X37Y76         FDRE                                         r  u_confreg/step1_flag_reg/C

Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/btn_step1_r_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.235ns (20.041%)  route 0.939ns (79.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           0.939     1.175    u_confreg/btn_step_IBUF[1]
    SLICE_X38Y76         FDSE                                         r  u_confreg/btn_step1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.825    -0.327    u_confreg/cpu_clk
    SLICE_X38Y76         FDSE                                         r  u_confreg/btn_step1_r_reg/C

Slack:                    inf
  Source:                 btn_step[0]
                            (input port)
  Destination:            u_confreg/step0_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.289ns (23.372%)  route 0.949ns (76.628%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_step[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_step_IBUF[0]_inst/O
                         net (fo=2, routed)           0.949     1.193    u_confreg/btn_step_IBUF[0]
    SLICE_X35Y76         LUT5 (Prop_lut5_I2_O)        0.045     1.238 r  u_confreg/step0_flag_i_1/O
                         net (fo=1, routed)           0.000     1.238    u_confreg/step0_flag_i_1_n_0
    SLICE_X35Y76         FDRE                                         r  u_confreg/step0_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.826    -0.326    u_confreg/cpu_clk
    SLICE_X35Y76         FDRE                                         r  u_confreg/step0_flag_reg/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu_resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.275ns (18.420%)  route 1.216ns (81.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.216     1.491    resetn_IBUF
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.869    -0.283    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.337ns (22.182%)  route 1.184ns (77.818%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_IBUF[1]_inst/O
                         net (fo=2, routed)           1.128     1.375    cpu/EXE_state_inst/u_alu/switch_IBUF[1]
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.420 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[1]_i_3/O
                         net (fo=1, routed)           0.056     1.476    cpu/EXE_state_inst/u_alu/conf_rdata_reg[1]_i_3_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.521 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.521    u_confreg/conf_rdata_reg_reg[31]_2[1]
    SLICE_X34Y80         FDRE                                         r  u_confreg/conf_rdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.831    -0.321    u_confreg/cpu_clk
    SLICE_X34Y80         FDRE                                         r  u_confreg/conf_rdata_reg_reg[1]/C

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.350ns (22.366%)  route 1.216ns (77.634%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switch_IBUF[4]_inst/O
                         net (fo=2, routed)           1.043     1.303    cpu/EXE_state_inst/u_alu/switch_IBUF[4]
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.348 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[4]_i_7/O
                         net (fo=1, routed)           0.173     1.521    cpu/EXE_state_inst/u_alu/conf_rdata_reg[4]_i_7_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.566 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.566    u_confreg/conf_rdata_reg_reg[31]_2[4]
    SLICE_X34Y80         FDRE                                         r  u_confreg/conf_rdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.831    -0.321    u_confreg/cpu_clk
    SLICE_X34Y80         FDRE                                         r  u_confreg/conf_rdata_reg_reg[4]/C

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.619ns  (logic 0.350ns (21.638%)  route 1.269ns (78.362%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switch_IBUF[4]_inst/O
                         net (fo=2, routed)           0.927     1.187    cpu/EXE_state_inst/u_alu/switch_IBUF[4]
    SLICE_X36Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.232 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[9]_i_2/O
                         net (fo=1, routed)           0.341     1.574    cpu/EXE_state_inst/u_alu/conf_rdata_reg[9]_i_2_n_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.619 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.619    u_confreg/conf_rdata_reg_reg[31]_2[9]
    SLICE_X36Y84         FDRE                                         r  u_confreg/conf_rdata_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.835    -0.317    u_confreg/cpu_clk
    SLICE_X36Y84         FDRE                                         r  u_confreg/conf_rdata_reg_reg[9]/C

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.355ns (21.798%)  route 1.274ns (78.202%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_IBUF[5]_inst/O
                         net (fo=2, routed)           0.951     1.216    cpu/EXE_state_inst/u_alu/switch_IBUF[5]
    SLICE_X34Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.261 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[11]_i_2/O
                         net (fo=1, routed)           0.323     1.584    cpu/EXE_state_inst/u_alu/conf_rdata_reg[11]_i_2_n_0
    SLICE_X30Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.629 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.629    u_confreg/conf_rdata_reg_reg[31]_2[11]
    SLICE_X30Y84         FDRE                                         r  u_confreg/conf_rdata_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.836    -0.316    u_confreg/cpu_clk
    SLICE_X30Y84         FDRE                                         r  u_confreg/conf_rdata_reg_reg[11]/C

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.352ns (21.516%)  route 1.283ns (78.484%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  switch_IBUF[6]_inst/O
                         net (fo=2, routed)           1.171     1.433    cpu/EXE_state_inst/u_alu/switch_IBUF[6]
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.478 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[6]_i_7/O
                         net (fo=1, routed)           0.112     1.590    cpu/EXE_state_inst/u_alu/conf_rdata_reg[6]_i_7_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.635 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.635    u_confreg/conf_rdata_reg_reg[31]_2[6]
    SLICE_X34Y82         FDRE                                         r  u_confreg/conf_rdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.833    -0.319    u_confreg/cpu_clk
    SLICE_X34Y82         FDRE                                         r  u_confreg/conf_rdata_reg_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll_1

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.355ns  (logic 1.725ns (32.216%)  route 3.630ns (67.784%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -2.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_IBUF[3]_inst/O
                         net (fo=2, routed)           2.801     4.278    cpu/EXE_state_inst/u_alu/switch_IBUF[3]
    SLICE_X36Y79         LUT6 (Prop_lut6_I3_O)        0.124     4.402 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[3]_i_2/O
                         net (fo=1, routed)           0.829     5.231    cpu/EXE_state_inst/u_alu/conf_rdata_reg[3]_i_2_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.355 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.355    u_confreg/conf_rdata_reg_reg[31]_2[3]
    SLICE_X36Y79         FDRE                                         r  u_confreg/conf_rdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.508    -2.030    u_confreg/cpu_clk
    SLICE_X36Y79         FDRE                                         r  u_confreg/conf_rdata_reg_reg[3]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.329ns  (logic 1.733ns (32.525%)  route 3.595ns (67.475%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch_IBUF[2]_inst/O
                         net (fo=2, routed)           2.758     4.243    cpu/EXE_state_inst/u_alu/switch_IBUF[2]
    SLICE_X34Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.367 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[2]_i_7/O
                         net (fo=1, routed)           0.837     5.205    cpu/EXE_state_inst/u_alu/conf_rdata_reg[2]_i_7_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.329 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.329    u_confreg/conf_rdata_reg_reg[31]_2[2]
    SLICE_X32Y79         FDRE                                         r  u_confreg/conf_rdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.509    -2.029    u_confreg/cpu_clk
    SLICE_X32Y79         FDRE                                         r  u_confreg/conf_rdata_reg_reg[2]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.278ns  (logic 1.726ns (32.692%)  route 3.553ns (67.308%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -2.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           2.759     4.236    cpu/EXE_state_inst/u_alu/switch_IBUF[0]
    SLICE_X34Y79         LUT6 (Prop_lut6_I1_O)        0.124     4.360 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[0]_i_2/O
                         net (fo=1, routed)           0.794     5.154    cpu/EXE_state_inst/u_alu/conf_rdata_reg[0]_i_2_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I0_O)        0.124     5.278 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.278    u_confreg/conf_rdata_reg_reg[31]_2[0]
    SLICE_X34Y78         FDRE                                         r  u_confreg/conf_rdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.507    -2.031    u_confreg/cpu_clk
    SLICE_X34Y78         FDRE                                         r  u_confreg/conf_rdata_reg_reg[0]/C

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.264ns  (logic 1.742ns (33.096%)  route 3.522ns (66.904%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_IBUF[6]_inst/O
                         net (fo=2, routed)           2.535     4.030    cpu/EXE_state_inst/u_alu/switch_IBUF[6]
    SLICE_X34Y82         LUT6 (Prop_lut6_I3_O)        0.124     4.154 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[13]_i_2/O
                         net (fo=1, routed)           0.986     5.140    cpu/EXE_state_inst/u_alu/conf_rdata_reg[13]_i_2_n_0
    SLICE_X32Y86         LUT5 (Prop_lut5_I0_O)        0.124     5.264 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     5.264    u_confreg/conf_rdata_reg_reg[31]_2[13]
    SLICE_X32Y86         FDRE                                         r  u_confreg/conf_rdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.515    -2.023    u_confreg/cpu_clk
    SLICE_X32Y86         FDRE                                         r  u_confreg/conf_rdata_reg_reg[13]/C

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.163ns  (logic 1.745ns (33.808%)  route 3.417ns (66.192%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switch_IBUF[5]_inst/O
                         net (fo=2, routed)           2.466     3.963    cpu/EXE_state_inst/u_alu/switch_IBUF[5]
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.124     4.087 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[5]_i_2/O
                         net (fo=1, routed)           0.951     5.039    cpu/EXE_state_inst/u_alu/conf_rdata_reg[5]_i_2_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.163 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.163    u_confreg/conf_rdata_reg_reg[31]_2[5]
    SLICE_X32Y79         FDRE                                         r  u_confreg/conf_rdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.509    -2.029    u_confreg/cpu_clk
    SLICE_X32Y79         FDRE                                         r  u_confreg/conf_rdata_reg_reg[5]/C

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.137ns  (logic 1.725ns (33.583%)  route 3.412ns (66.417%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_IBUF[3]_inst/O
                         net (fo=2, routed)           2.333     3.810    cpu/EXE_state_inst/u_alu/switch_IBUF[3]
    SLICE_X39Y79         LUT6 (Prop_lut6_I4_O)        0.124     3.934 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[7]_i_2/O
                         net (fo=1, routed)           1.079     5.013    cpu/EXE_state_inst/u_alu/conf_rdata_reg[7]_i_2_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.137 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.137    u_confreg/conf_rdata_reg_reg[31]_2[7]
    SLICE_X41Y76         FDRE                                         r  u_confreg/conf_rdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.503    -2.035    u_confreg/cpu_clk
    SLICE_X41Y76         FDRE                                         r  u_confreg/conf_rdata_reg_reg[7]/C

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.745ns (35.897%)  route 3.117ns (64.103%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switch_IBUF[5]_inst/O
                         net (fo=2, routed)           2.157     3.655    cpu/EXE_state_inst/u_alu/switch_IBUF[5]
    SLICE_X34Y82         LUT6 (Prop_lut6_I3_O)        0.124     3.779 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[11]_i_2/O
                         net (fo=1, routed)           0.960     4.738    cpu/EXE_state_inst/u_alu/conf_rdata_reg[11]_i_2_n_0
    SLICE_X30Y84         LUT5 (Prop_lut5_I0_O)        0.124     4.862 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     4.862    u_confreg/conf_rdata_reg_reg[31]_2[11]
    SLICE_X30Y84         FDRE                                         r  u_confreg/conf_rdata_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.514    -2.024    u_confreg/cpu_clk
    SLICE_X30Y84         FDRE                                         r  u_confreg/conf_rdata_reg_reg[11]/C

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.741ns (35.902%)  route 3.108ns (64.098%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  switch_IBUF[4]_inst/O
                         net (fo=2, routed)           2.132     3.625    cpu/EXE_state_inst/u_alu/switch_IBUF[4]
    SLICE_X36Y80         LUT6 (Prop_lut6_I3_O)        0.124     3.749 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[9]_i_2/O
                         net (fo=1, routed)           0.975     4.724    cpu/EXE_state_inst/u_alu/conf_rdata_reg[9]_i_2_n_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I0_O)        0.124     4.848 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     4.848    u_confreg/conf_rdata_reg_reg[31]_2[9]
    SLICE_X36Y84         FDRE                                         r  u_confreg/conf_rdata_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.513    -2.025    u_confreg/cpu_clk
    SLICE_X36Y84         FDRE                                         r  u_confreg/conf_rdata_reg_reg[9]/C

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.829ns  (logic 1.756ns (36.363%)  route 3.073ns (63.637%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  switch_IBUF[7]_inst/O
                         net (fo=2, routed)           2.117     3.624    cpu/EXE_state_inst/u_alu/switch_IBUF[7]
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.748 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[15]_i_2/O
                         net (fo=1, routed)           0.956     4.705    cpu/EXE_state_inst/u_alu/conf_rdata_reg[15]_i_2_n_0
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124     4.829 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     4.829    u_confreg/conf_rdata_reg_reg[31]_2[15]
    SLICE_X34Y78         FDRE                                         r  u_confreg/conf_rdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.507    -2.031    u_confreg/cpu_clk
    SLICE_X34Y78         FDRE                                         r  u_confreg/conf_rdata_reg_reg[15]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.758ns  (logic 1.726ns (36.271%)  route 3.032ns (63.729%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -2.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           2.867     4.345    cpu/EXE_state_inst/u_alu/switch_IBUF[0]
    SLICE_X34Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.469 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[1]_i_3/O
                         net (fo=1, routed)           0.165     4.634    cpu/EXE_state_inst/u_alu/conf_rdata_reg[1]_i_3_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.758 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.758    u_confreg/conf_rdata_reg_reg[31]_2[1]
    SLICE_X34Y80         FDRE                                         r  u_confreg/conf_rdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        1.508    -2.030    u_confreg/cpu_clk
    SLICE_X34Y80         FDRE                                         r  u_confreg/conf_rdata_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_step[0]
                            (input port)
  Destination:            u_confreg/btn_step0_r_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.244ns (22.356%)  route 0.849ns (77.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_step[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_step_IBUF[0]_inst/O
                         net (fo=2, routed)           0.849     1.093    u_confreg/btn_step_IBUF[0]
    SLICE_X34Y76         FDSE                                         r  u_confreg/btn_step0_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.826    -0.326    u_confreg/cpu_clk
    SLICE_X34Y76         FDSE                                         r  u_confreg/btn_step0_r_reg/C

Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/step1_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.280ns (24.760%)  route 0.852ns (75.240%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           0.852     1.087    u_confreg/btn_step_IBUF[1]
    SLICE_X37Y76         LUT5 (Prop_lut5_I2_O)        0.045     1.132 r  u_confreg/step1_flag_i_1/O
                         net (fo=1, routed)           0.000     1.132    u_confreg/step1_flag_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  u_confreg/step1_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.826    -0.326    u_confreg/cpu_clk
    SLICE_X37Y76         FDRE                                         r  u_confreg/step1_flag_reg/C

Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/btn_step1_r_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.235ns (20.041%)  route 0.939ns (79.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           0.939     1.175    u_confreg/btn_step_IBUF[1]
    SLICE_X38Y76         FDSE                                         r  u_confreg/btn_step1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.825    -0.327    u_confreg/cpu_clk
    SLICE_X38Y76         FDSE                                         r  u_confreg/btn_step1_r_reg/C

Slack:                    inf
  Source:                 btn_step[0]
                            (input port)
  Destination:            u_confreg/step0_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.289ns (23.372%)  route 0.949ns (76.628%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_step[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_step_IBUF[0]_inst/O
                         net (fo=2, routed)           0.949     1.193    u_confreg/btn_step_IBUF[0]
    SLICE_X35Y76         LUT5 (Prop_lut5_I2_O)        0.045     1.238 r  u_confreg/step0_flag_i_1/O
                         net (fo=1, routed)           0.000     1.238    u_confreg/step0_flag_i_1_n_0
    SLICE_X35Y76         FDRE                                         r  u_confreg/step0_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.826    -0.326    u_confreg/cpu_clk
    SLICE_X35Y76         FDRE                                         r  u_confreg/step0_flag_reg/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu_resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.275ns (18.420%)  route 1.216ns (81.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.216     1.491    resetn_IBUF
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.869    -0.283    cpu_clk
    SLICE_X6Y85          FDRE                                         r  cpu_resetn_reg/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.337ns (22.182%)  route 1.184ns (77.818%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_IBUF[1]_inst/O
                         net (fo=2, routed)           1.128     1.375    cpu/EXE_state_inst/u_alu/switch_IBUF[1]
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.420 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[1]_i_3/O
                         net (fo=1, routed)           0.056     1.476    cpu/EXE_state_inst/u_alu/conf_rdata_reg[1]_i_3_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.521 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.521    u_confreg/conf_rdata_reg_reg[31]_2[1]
    SLICE_X34Y80         FDRE                                         r  u_confreg/conf_rdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.831    -0.321    u_confreg/cpu_clk
    SLICE_X34Y80         FDRE                                         r  u_confreg/conf_rdata_reg_reg[1]/C

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.350ns (22.366%)  route 1.216ns (77.634%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switch_IBUF[4]_inst/O
                         net (fo=2, routed)           1.043     1.303    cpu/EXE_state_inst/u_alu/switch_IBUF[4]
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.348 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[4]_i_7/O
                         net (fo=1, routed)           0.173     1.521    cpu/EXE_state_inst/u_alu/conf_rdata_reg[4]_i_7_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.566 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.566    u_confreg/conf_rdata_reg_reg[31]_2[4]
    SLICE_X34Y80         FDRE                                         r  u_confreg/conf_rdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.831    -0.321    u_confreg/cpu_clk
    SLICE_X34Y80         FDRE                                         r  u_confreg/conf_rdata_reg_reg[4]/C

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.619ns  (logic 0.350ns (21.638%)  route 1.269ns (78.362%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switch_IBUF[4]_inst/O
                         net (fo=2, routed)           0.927     1.187    cpu/EXE_state_inst/u_alu/switch_IBUF[4]
    SLICE_X36Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.232 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[9]_i_2/O
                         net (fo=1, routed)           0.341     1.574    cpu/EXE_state_inst/u_alu/conf_rdata_reg[9]_i_2_n_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.619 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.619    u_confreg/conf_rdata_reg_reg[31]_2[9]
    SLICE_X36Y84         FDRE                                         r  u_confreg/conf_rdata_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.835    -0.317    u_confreg/cpu_clk
    SLICE_X36Y84         FDRE                                         r  u_confreg/conf_rdata_reg_reg[9]/C

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.355ns (21.798%)  route 1.274ns (78.202%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_IBUF[5]_inst/O
                         net (fo=2, routed)           0.951     1.216    cpu/EXE_state_inst/u_alu/switch_IBUF[5]
    SLICE_X34Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.261 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[11]_i_2/O
                         net (fo=1, routed)           0.323     1.584    cpu/EXE_state_inst/u_alu/conf_rdata_reg[11]_i_2_n_0
    SLICE_X30Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.629 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.629    u_confreg/conf_rdata_reg_reg[31]_2[11]
    SLICE_X30Y84         FDRE                                         r  u_confreg/conf_rdata_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.836    -0.316    u_confreg/cpu_clk
    SLICE_X30Y84         FDRE                                         r  u_confreg/conf_rdata_reg_reg[11]/C

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.352ns (21.516%)  route 1.283ns (78.484%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  switch_IBUF[6]_inst/O
                         net (fo=2, routed)           1.171     1.433    cpu/EXE_state_inst/u_alu/switch_IBUF[6]
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.478 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[6]_i_7/O
                         net (fo=1, routed)           0.112     1.590    cpu/EXE_state_inst/u_alu/conf_rdata_reg[6]_i_7_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.635 r  cpu/EXE_state_inst/u_alu/conf_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.635    u_confreg/conf_rdata_reg_reg[31]_2[6]
    SLICE_X34Y82         FDRE                                         r  u_confreg/conf_rdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2667, routed)        0.833    -0.319    u_confreg/cpu_clk
    SLICE_X34Y82         FDRE                                         r  u_confreg/conf_rdata_reg_reg[6]/C





