Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,16
design__inferred_latch__count,0
design__instance__count,1818
design__instance__area,40699
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,66
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,10
design__max_cap_violation__count__corner:nom_tt_025C_3v30,6
power__internal__total,0.002842219779267907
power__switching__total,0.0025739860720932484
power__leakage__total,1.5136076569888246E-7
power__total,0.005416357424110174
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.3194455623773828
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.31582312659018635
timing__hold__ws__corner:nom_tt_025C_3v30,1.251396133248527
timing__setup__ws__corner:nom_tt_025C_3v30,3.9894098043131945
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.251396
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,3.989410
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,475
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,10
design__max_cap_violation__count__corner:nom_ss_125C_3v00,6
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.3757407547007677
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.36994738874982114
timing__hold__ws__corner:nom_ss_125C_3v00,2.7733813808266032
timing__setup__ws__corner:nom_ss_125C_3v00,-20.08309664302965
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-305.1791936649784
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-20.08309664302965
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.773381
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,40
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-20.083097
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,32
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,13
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,10
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,5
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.2938373239005822
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.29136202608602296
timing__hold__ws__corner:nom_ff_n40C_3v60,0.5984153342232141
timing__setup__ws__corner:nom_ff_n40C_3v60,14.355638861759354
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.598415
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,14.474118
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,591
design__max_fanout_violation__count,10
design__max_cap_violation__count,7
clock__skew__worst_hold,-0.28888556253725495
clock__skew__worst_setup,0.28628653036310175
timing__hold__ws,0.5887432930037406
timing__setup__ws,-25.14882240305782
timing__hold__tns,0.0
timing__setup__tns,-416.276447317307
timing__hold__wns,0
timing__setup__wns,-25.14882240305782
timing__hold_vio__count,0
timing__hold_r2r__ws,0.588743
timing__hold_r2r_vio__count,0
timing__setup_vio__count,119
timing__setup_r2r__ws,-25.148823
timing__setup_r2r_vio__count,94
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1818
design__instance__area__stdcell,40699
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.783171
design__instance__utilization__stdcell,0.783171
design__instance__count__class:tie_cell,11
design__instance__count__class:buffer,5
design__instance__count__class:inverter,109
design__instance__count__class:sequential_cell,173
design__instance__count__class:multi_input_combinational_cell,909
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,95261
design__violations,0
design__instance__count__class:timing_repair_buffer,153
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,13
design__instance__count__setup_buffer,78
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
route__net,1396
route__net__special,2
route__drc_errors__iter:1,2698
route__wirelength__iter:1,128468
route__drc_errors__iter:2,1304
route__wirelength__iter:2,124666
route__drc_errors__iter:3,1120
route__wirelength__iter:3,122608
route__drc_errors__iter:4,725
route__wirelength__iter:4,122556
route__drc_errors__iter:5,550
route__wirelength__iter:5,122545
route__drc_errors__iter:6,422
route__wirelength__iter:6,122383
route__drc_errors__iter:7,387
route__wirelength__iter:7,122332
route__drc_errors__iter:8,298
route__wirelength__iter:8,122333
route__drc_errors__iter:9,289
route__wirelength__iter:9,122367
route__drc_errors__iter:10,253
route__wirelength__iter:10,122349
route__drc_errors__iter:11,176
route__wirelength__iter:11,122501
route__drc_errors__iter:12,127
route__wirelength__iter:12,122552
route__drc_errors__iter:13,92
route__wirelength__iter:13,122574
route__drc_errors__iter:14,82
route__wirelength__iter:14,122563
route__drc_errors__iter:15,27
route__wirelength__iter:15,122653
route__drc_errors__iter:16,21
route__wirelength__iter:16,122646
route__drc_errors__iter:17,2
route__wirelength__iter:17,122640
route__drc_errors__iter:18,2
route__wirelength__iter:18,122640
route__drc_errors__iter:19,0
route__wirelength__iter:19,122638
route__drc_errors,0
route__wirelength,122638
route__vias,13998
route__vias__singlecut,13998
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,838.87
design__instance__count__class:fill_cell,572
timing__unannotated_net__count__corner:nom_tt_025C_3v30,20
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,20
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,20
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,49
design__max_fanout_violation__count__corner:min_tt_025C_3v30,10
design__max_cap_violation__count__corner:min_tt_025C_3v30,2
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.311894602306444
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.30799927369207675
timing__hold__ws__corner:min_tt_025C_3v30,1.234632209191781
timing__setup__ws__corner:min_tt_025C_3v30,6.1154834038861585
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.234632
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,6.115483
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,20
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,364
design__max_fanout_violation__count__corner:min_ss_125C_3v00,10
design__max_cap_violation__count__corner:min_ss_125C_3v00,3
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.36249423933011804
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.3561337714421542
timing__hold__ws__corner:min_ss_125C_3v00,2.723135349846273
timing__setup__ws__corner:min_ss_125C_3v00,-16.063080209507973
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-221.76050778938048
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-16.063080209507973
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.723135
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,35
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-16.063080
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,27
timing__unannotated_net__count__corner:min_ss_125C_3v00,20
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,5
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,10
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.28888556253725495
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.28628653036310175
timing__hold__ws__corner:min_ff_n40C_3v60,0.5887432930037406
timing__setup__ws__corner:min_ff_n40C_3v60,14.82391229504311
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.588743
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,15.766500
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,20
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,86
design__max_fanout_violation__count__corner:max_tt_025C_3v30,10
design__max_cap_violation__count__corner:max_tt_025C_3v30,7
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.3286289944298999
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.3252641303917011
timing__hold__ws__corner:max_tt_025C_3v30,1.2720277413655454
timing__setup__ws__corner:max_tt_025C_3v30,1.4109975809349833
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.272028
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,1.410998
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,20
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,591
design__max_fanout_violation__count__corner:max_ss_125C_3v00,10
design__max_cap_violation__count__corner:max_ss_125C_3v00,7
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.39180568232144086
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.38659695983179676
timing__hold__ws__corner:max_ss_125C_3v00,2.8351619632251936
timing__setup__ws__corner:max_ss_125C_3v00,-25.14882240305782
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-416.276447317307
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-25.14882240305782
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.835162
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,44
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-25.148823
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,35
timing__unannotated_net__count__corner:max_ss_125C_3v00,20
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,23
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,10
design__max_cap_violation__count__corner:max_ff_n40C_3v60,7
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.2998645028271275
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.2974991170951147
timing__hold__ws__corner:max_ff_n40C_3v60,0.610319367874519
timing__setup__ws__corner:max_ff_n40C_3v60,12.913817936075354
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.610319
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,12.913818
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,20
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,20
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.2999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000978434
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000105091
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000365749
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000105091
design_powergrid__voltage__worst,0.000105091
design_powergrid__voltage__worst__net:VPWR,3.2999
design_powergrid__drop__worst,0.000105091
design_powergrid__drop__worst__net:VPWR,0.0000978434
design_powergrid__voltage__worst__net:VGND,0.000105091
design_powergrid__drop__worst__net:VGND,0.000105091
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00003690000000000000245949094423991709845722652971744537353515625
ir__drop__worst,0.000097800000000000005527002466809705083505832590162754058837890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
