{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 12:10:45 2019 " "Info: Processing started: Fri Oct 18 12:10:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoCPU -c ProjetoCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoCPU -c ProjetoCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2de26pra28.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2de26pra28.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2de26pra28 " "Info: Found entity 1: ShiftLeft2de26pra28" {  } { { "ShiftLeft2de26pra28.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ShiftLeft2de26pra28.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2de32pra32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2de32pra32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2de32pra32 " "Info: Found entity 1: ShiftLeft2de32pra32" {  } { { "ShiftLeft2de32pra32.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ShiftLeft2de32pra32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend1to32bits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend1to32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend1to32bits " "Info: Found entity 1: SignExtend1to32bits" {  } { { "SignExtend1to32bits.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SignExtend1to32bits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend16to32bits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend16to32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend16to32bits " "Info: Found entity 1: SignExtend16to32bits" {  } { { "SignExtend16to32bits.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SignExtend16to32bits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hardware.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Hardware " "Info: Found entity 1: Hardware" {  } { { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alusrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSrcB " "Info: Found entity 1: ALUSrcB" {  } { { "ALUSrcB.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ALUSrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alusrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSrcA " "Info: Found entity 1: ALUSrcA" {  } { { "ALUSrcA.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ALUSrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datasrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datasrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataSrc " "Info: Found entity 1: DataSrc" {  } { { "DataSrc.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/DataSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDst " "Info: Found entity 1: RegDst" {  } { { "RegDst.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/RegDst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iord.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file iord.v" { { "Info" "ISGN_ENTITY_NAME" "1 IorD " "Info: Found entity 1: IorD" {  } { { "IorD.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/IorD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsource.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pcsource.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCSource " "Info: Found entity 1: PCSource" {  } { { "PCSource.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/PCSource.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "overflow OVERFLOW Controle.sv(1) " "Info (10281): Verilog HDL Declaration information at Controle.sv(1): object \"overflow\" differs only in case from object \"OVERFLOW\" in the same scope" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftsource.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftsource.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftSource " "Info: Found entity 1: ShiftSource" {  } { { "ShiftSource.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ShiftSource.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftamount.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftamount.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftAmount " "Info: Found entity 1: ShiftAmount" {  } { { "ShiftAmount.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ShiftAmount.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatinst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file concatinst.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConcatInst " "Info: Found entity 1: ConcatInst" {  } { { "ConcatInst.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ConcatInst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatjump.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file concatjump.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConcatJump " "Info: Found entity 1: ConcatJump" {  } { { "ConcatJump.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ConcatJump.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ls.v" { { "Info" "ISGN_ENTITY_NAME" "1 LS " "Info: Found entity 1: LS" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ss.v" { { "Info" "ISGN_ENTITY_NAME" "1 SS " "Info: Found entity 1: SS" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Hardware " "Info: Elaborating entity \"Hardware\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "Clk Registrador inst11 " "Warning: Port \"Clk\" of type Registrador and instance \"inst11\" is missing source signal" {  } { { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 432 792 976 560 "inst11" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "Clk Registrador inst8 " "Warning: Port \"Clk\" of type Registrador and instance \"inst8\" is missing source signal" {  } { { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 192 784 968 320 "inst8" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:inst4 " "Info: Elaborating entity \"Controle\" for hierarchy \"Controle:inst4\"" {  } { { "Hardware.bdf" "inst4" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -1128 960 1440 -920 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ALUControl " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ALUControl\"" {  } { { "Hardware.bdf" "ALUControl" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -480 3400 3560 -320 "ALUControl" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUSrcA ALUSrcA:inst5 " "Info: Elaborating entity \"ALUSrcA\" for hierarchy \"ALUSrcA:inst5\"" {  } { { "Hardware.bdf" "inst5" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -560 3008 3224 -432 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PCWrite " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PCWrite\"" {  } { { "Hardware.bdf" "PCWrite" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -512 88 272 -384 "PCWrite" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCSource PCSource:PCSource " "Info: Elaborating entity \"PCSource\" for hierarchy \"PCSource:PCSource\"" {  } { { "Hardware.bdf" "PCSource" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -880 4064 4280 -688 "PCSource" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConcatJump ConcatJump:inst10 " "Info: Elaborating entity \"ConcatJump\" for hierarchy \"ConcatJump:inst10\"" {  } { { "Hardware.bdf" "inst10" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -824 3032 3192 -728 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2de26pra28 ShiftLeft2de26pra28:Ins_PC " "Info: Elaborating entity \"ShiftLeft2de26pra28\" for hierarchy \"ShiftLeft2de26pra28:Ins_PC\"" {  } { { "Hardware.bdf" "Ins_PC" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -824 2456 2656 -728 "Ins_PC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConcatInst ConcatInst:inst9 " "Info: Elaborating entity \"ConcatInst\" for hierarchy \"ConcatInst:inst9\"" {  } { { "Hardware.bdf" "inst9" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -824 2120 2336 -728 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:IRWrite " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:IRWrite\"" {  } { { "Hardware.bdf" "IRWrite" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -408 1112 1312 -280 "IRWrite" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:MemCtrl " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:MemCtrl\"" {  } { { "Hardware.bdf" "MemCtrl" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -360 824 1016 -232 "MemCtrl" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:MemCtrl\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:MemCtrl\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:MemCtrl\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Memoria.vhd" 144 0 0 } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -360 824 1016 -232 "MemCtrl" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram Memoria:MemCtrl\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:MemCtrl\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:MemCtrl\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 24 instrucoes.mif " "Critical Warning: Memory depth (256) in the design file differs from memory depth (24) in the Memory Initialization File \"instrucoes.mif\" -- setting initial value for remaining addresses to 0" {  } { { "Memoria.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Memoria.vhd" 144 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IorD IorD:inst1 " "Info: Elaborating entity \"IorD\" for hierarchy \"IorD:inst1\"" {  } { { "Hardware.bdf" "inst1" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -360 520 736 -232 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SS SS:inst15 " "Info: Elaborating entity \"SS\" for hierarchy \"SS:inst15\"" {  } { { "Hardware.bdf" "inst15" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -216 576 800 -120 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "toWriteData SS.v(9) " "Warning (10240): Verilog HDL Always Construct warning at SS.v(9): inferring latch(es) for variable \"toWriteData\", which holds its previous value in one or more paths through the always construct" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[0\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[0\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[1\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[1\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[2\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[2\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[3\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[3\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[4\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[4\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[5\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[5\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[6\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[6\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[7\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[7\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[8\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[8\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[9\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[9\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[10\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[10\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[11\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[11\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[12\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[12\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[13\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[13\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[14\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[14\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[15\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[15\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[16\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[16\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[17\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[17\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[18\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[18\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[19\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[19\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[20\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[20\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[21\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[21\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[22\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[22\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[23\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[23\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[24\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[24\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[25\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[25\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[26\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[26\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[27\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[27\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[28\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[28\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[29\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[29\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[30\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[30\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toWriteData\[31\] SS.v(9) " "Info (10041): Inferred latch for \"toWriteData\[31\]\" at SS.v(9)" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:Reg_Control " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:Reg_Control\"" {  } { { "Hardware.bdf" "Reg_Control" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -440 2104 2328 -280 "Reg_Control" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataSrc DataSrc:inst3 " "Info: Elaborating entity \"DataSrc\" for hierarchy \"DataSrc:inst3\"" {  } { { "Hardware.bdf" "inst3" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 112 1856 2072 432 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LS LS:inst14 " "Info: Elaborating entity \"LS\" for hierarchy \"LS:inst14\"" {  } { { "Hardware.bdf" "inst14" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 112 1472 1680 208 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LSOut LS.v(8) " "Warning (10240): Verilog HDL Always Construct warning at LS.v(8): inferring latch(es) for variable \"LSOut\", which holds its previous value in one or more paths through the always construct" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[0\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[0\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[1\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[1\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[2\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[2\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[3\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[3\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[4\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[4\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[5\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[5\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[6\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[6\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[7\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[7\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[8\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[8\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[9\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[9\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[10\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[10\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[11\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[11\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[12\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[12\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[13\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[13\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[14\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[14\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[15\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[15\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[16\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[16\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[17\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[17\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[18\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[18\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[19\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[19\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[20\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[20\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[21\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[21\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[22\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[22\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[23\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[23\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[24\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[24\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[25\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[25\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[26\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[26\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[27\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[27\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[28\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[28\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[29\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[29\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[30\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[30\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSOut\[31\] LS.v(8) " "Info (10041): Inferred latch for \"LSOut\[31\]\" at LS.v(8)" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend1to32bits SignExtend1to32bits:inst7 " "Info: Elaborating entity \"SignExtend1to32bits\" for hierarchy \"SignExtend1to32bits:inst7\"" {  } { { "Hardware.bdf" "inst7" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 464 3280 3448 560 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:ShiftControl " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:ShiftControl\"" {  } { { "Hardware.bdf" "ShiftControl" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 776 1560 1744 904 "ShiftControl" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftSource ShiftSource:ShiftSrc " "Info: Elaborating entity \"ShiftSource\" for hierarchy \"ShiftSource:ShiftSrc\"" {  } { { "Hardware.bdf" "ShiftSrc" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 912 1248 1464 1040 "ShiftSrc" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend16to32bits SignExtend16to32bits:SEControl " "Info: Elaborating entity \"SignExtend16to32bits\" for hierarchy \"SignExtend16to32bits:SEControl\"" {  } { { "Hardware.bdf" "SEControl" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 504 1424 1624 600 "SEControl" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftAmount ShiftAmount:ShiftAmt " "Info: Elaborating entity \"ShiftAmount\" for hierarchy \"ShiftAmount:ShiftAmt\"" {  } { { "Hardware.bdf" "ShiftAmt" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 776 1248 1456 904 "ShiftAmt" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDst RegDst:inst2 " "Info: Elaborating entity \"RegDst\" for hierarchy \"RegDst:inst2\"" {  } { { "Hardware.bdf" "inst2" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -240 1816 2024 -80 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUSrcB ALUSrcB:inst6 " "Info: Elaborating entity \"ALUSrcB\" for hierarchy \"ALUSrcB:inst6\"" {  } { { "Hardware.bdf" "inst6" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -240 3008 3224 -112 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2de32pra32 ShiftLeft2de32pra32:inst " "Info: Elaborating entity \"ShiftLeft2de32pra32\" for hierarchy \"ShiftLeft2de32pra32:inst\"" {  } { { "Hardware.bdf" "inst" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 64 2784 2984 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[31\] " "Warning: Latch LS:inst14\|LSOut\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[30\] " "Warning: Latch LS:inst14\|LSOut\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[29\] " "Warning: Latch LS:inst14\|LSOut\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[28\] " "Warning: Latch LS:inst14\|LSOut\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[27\] " "Warning: Latch LS:inst14\|LSOut\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[26\] " "Warning: Latch LS:inst14\|LSOut\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[25\] " "Warning: Latch LS:inst14\|LSOut\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[24\] " "Warning: Latch LS:inst14\|LSOut\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[23\] " "Warning: Latch LS:inst14\|LSOut\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[22\] " "Warning: Latch LS:inst14\|LSOut\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[21\] " "Warning: Latch LS:inst14\|LSOut\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[20\] " "Warning: Latch LS:inst14\|LSOut\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[19\] " "Warning: Latch LS:inst14\|LSOut\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[18\] " "Warning: Latch LS:inst14\|LSOut\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[17\] " "Warning: Latch LS:inst14\|LSOut\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[16\] " "Warning: Latch LS:inst14\|LSOut\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[15\] " "Warning: Latch LS:inst14\|LSOut\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[14\] " "Warning: Latch LS:inst14\|LSOut\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[13\] " "Warning: Latch LS:inst14\|LSOut\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[12\] " "Warning: Latch LS:inst14\|LSOut\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[11\] " "Warning: Latch LS:inst14\|LSOut\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[10\] " "Warning: Latch LS:inst14\|LSOut\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[9\] " "Warning: Latch LS:inst14\|LSOut\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LS:inst14\|LSOut\[8\] " "Warning: Latch LS:inst14\|LSOut\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|LSControl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|LSControl\[1\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[8\] " "Warning: Latch SS:inst15\|toWriteData\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[9\] " "Warning: Latch SS:inst15\|toWriteData\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[10\] " "Warning: Latch SS:inst15\|toWriteData\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[11\] " "Warning: Latch SS:inst15\|toWriteData\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[12\] " "Warning: Latch SS:inst15\|toWriteData\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[13\] " "Warning: Latch SS:inst15\|toWriteData\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[14\] " "Warning: Latch SS:inst15\|toWriteData\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[15\] " "Warning: Latch SS:inst15\|toWriteData\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[16\] " "Warning: Latch SS:inst15\|toWriteData\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[17\] " "Warning: Latch SS:inst15\|toWriteData\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[18\] " "Warning: Latch SS:inst15\|toWriteData\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[19\] " "Warning: Latch SS:inst15\|toWriteData\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[20\] " "Warning: Latch SS:inst15\|toWriteData\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[21\] " "Warning: Latch SS:inst15\|toWriteData\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[22\] " "Warning: Latch SS:inst15\|toWriteData\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[23\] " "Warning: Latch SS:inst15\|toWriteData\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[24\] " "Warning: Latch SS:inst15\|toWriteData\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[25\] " "Warning: Latch SS:inst15\|toWriteData\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[26\] " "Warning: Latch SS:inst15\|toWriteData\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[27\] " "Warning: Latch SS:inst15\|toWriteData\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[28\] " "Warning: Latch SS:inst15\|toWriteData\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[29\] " "Warning: Latch SS:inst15\|toWriteData\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[30\] " "Warning: Latch SS:inst15\|toWriteData\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SS:inst15\|toWriteData\[31\] " "Warning: Latch SS:inst15\|toWriteData\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst4\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst4\|SSControl\[0\]" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 172 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ProjetoCPU.map.smsg " "Info: Generated suppressed messages file E:/Users/alpvj/Desktop/pasta/ProjetoHw/ProjetoCPU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3376 " "Info: Implemented 3376 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "340 " "Info: Implemented 340 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3003 " "Info: Implemented 3003 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4538 " "Info: Peak virtual memory: 4538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 12:11:01 2019 " "Info: Processing ended: Fri Oct 18 12:11:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
