Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Dec 08 19:05:19 2016
| Host         : Daimen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file project_timing_summary_routed.rpt -rpx project_timing_summary_routed.rpx
| Design       : project
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: quad_seven_seg_inst/divclkdiv_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.977        0.000                      0                 1351        0.079        0.000                      0                 1351        3.000        0.000                       0                   399  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
external_clock  {0.000 5.000}      10.000          100.000         
  clk_out       {0.000 12.500}     25.000          40.000          
  clkfb         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out            11.977        0.000                      0                 1351        0.079        0.000                      0                 1351       11.250        0.000                       0                   396  
  clkfb                                                                                                                                                           8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack       11.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.977ns  (required time - arrival time)
  Source:                 vga_example_inst/endx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        12.665ns  (logic 4.710ns (37.188%)  route 7.955ns (62.812%))
  Logic Levels:           17  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 30.753 - 25.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.565     6.102    vga_example_inst/pclk
    SLICE_X12Y12         FDRE                                         r  vga_example_inst/endx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     6.620 r  vga_example_inst/endx_reg[2]/Q
                         net (fo=4, routed)           1.009     7.629    vga_example_inst/my_linedraw/endx_reg[7][2]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.753 r  vga_example_inst/my_linedraw/deltax_carry_i_2/O
                         net (fo=1, routed)           0.000     7.753    vga_example_inst/my_linedraw/deltax_carry_i_2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.133 r  vga_example_inst/my_linedraw/deltax_carry/CO[3]
                         net (fo=1, routed)           0.000     8.133    vga_example_inst/my_linedraw/deltax_carry_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.352 f  vga_example_inst/my_linedraw/deltax_carry__0/O[0]
                         net (fo=5, routed)           0.805     9.158    vga_example_inst/my_linedraw/deltax[4]
    SLICE_X8Y7           LUT1 (Prop_lut1_I0_O)        0.295     9.453 r  vga_example_inst/my_linedraw/err_next0_carry_i_13/O
                         net (fo=1, routed)           0.000     9.453    vga_example_inst/my_linedraw/err_next0_carry_i_13_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.829 r  vga_example_inst/my_linedraw/err_next0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.829    vga_example_inst/my_linedraw/err_next0_carry_i_9_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.068 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_9/O[2]
                         net (fo=4, routed)           0.658    10.726    vga_example_inst/my_linedraw/dx0[7]
    SLICE_X15Y7          LUT3 (Prop_lut3_I2_O)        0.301    11.027 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_1/O
                         net (fo=3, routed)           0.766    11.793    vga_example_inst/my_linedraw/dx[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.124    11.917 r  vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1/O
                         net (fo=1, routed)           0.760    12.677    vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.062 r  vga_example_inst/my_linedraw/e2_lt_dx_carry/CO[3]
                         net (fo=1, routed)           0.000    13.062    vga_example_inst/my_linedraw/e2_lt_dx_carry_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  vga_example_inst/my_linedraw/e2_lt_dx_carry__0/CO[3]
                         net (fo=30, routed)          1.504    14.680    vga_example_inst/my_linedraw/e2_lt_dx
    SLICE_X15Y9          LUT4 (Prop_lut4_I3_O)        0.152    14.832 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_10/O
                         net (fo=1, routed)           0.575    15.407    vga_example_inst/my_linedraw/err20__0_carry__0_i_10_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.326    15.733 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_2/O
                         net (fo=2, routed)           0.674    16.407    vga_example_inst/my_linedraw/err20__0_carry__0_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.531 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    16.531    vga_example_inst/my_linedraw/err20__0_carry__0_i_6_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.911 r  vga_example_inst/my_linedraw/err20__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.911    vga_example_inst/my_linedraw/err20__0_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.028 r  vga_example_inst/my_linedraw/err20__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.028    vga_example_inst/my_linedraw/err20__0_carry__1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.267 r  vga_example_inst/my_linedraw/err20__0_carry__2/O[2]
                         net (fo=1, routed)           0.551    17.818    vga_example_inst/my_linedraw/err2[14]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.297    18.115 r  vga_example_inst/my_linedraw/err[14]_i_1/O
                         net (fo=1, routed)           0.653    18.768    vga_example_inst/my_linedraw/err_next[14]
    SLICE_X13Y10         FDRE                                         r  vga_example_inst/my_linedraw/err_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.448    30.753    vga_example_inst/my_linedraw/clkb
    SLICE_X13Y10         FDRE                                         r  vga_example_inst/my_linedraw/err_reg[14]/C
                         clock pessimism              0.326    31.079    
                         clock uncertainty           -0.085    30.995    
    SLICE_X13Y10         FDRE (Setup_fdre_C_D)       -0.250    30.745    vga_example_inst/my_linedraw/err_reg[14]
  -------------------------------------------------------------------
                         required time                         30.745    
                         arrival time                         -18.768    
  -------------------------------------------------------------------
                         slack                                 11.977    

Slack (MET) :             12.618ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/zero_flag_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        12.085ns  (logic 4.160ns (34.423%)  route 7.925ns (65.577%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 30.822 - 25.000 ) 
    Source Clock Delay      (SCD):    6.149ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.612     6.149    software_inst/pclk
    RAMB36_X0Y0          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.603 r  software_inst/rom_2048x18/DOADO[4]
                         net (fo=14, routed)          2.253    10.855    kcpsm6_inst/upper_reg_banks/ADDRC0
    SLICE_X6Y5           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    11.008 r  kcpsm6_inst/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.126    12.134    kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y4           LUT5 (Prop_lut5_I0_O)        0.359    12.493 r  kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=57, routed)          1.010    13.504    kcpsm6_inst/p_0_in[3]
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.326    13.830 r  kcpsm6_inst/data_path_loop[0].alu_mux_lut_i_2/O
                         net (fo=13, routed)          1.729    15.559    kcpsm6_inst/data_path_loop[0].alu_mux_lut_i_2_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.683 f  kcpsm6_inst/data_path_loop[4].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.813    16.496    kcpsm6_inst/data_path_loop[4].alu_mux_lut_i_1_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I2_O)        0.124    16.620 f  kcpsm6_inst/data_path_loop[4].alu_mux_lut/O
                         net (fo=3, routed)           0.994    17.614    kcpsm6_inst/alu_result_4
    SLICE_X4Y5           LUT5 (Prop_lut5_I4_O)        0.150    17.764 r  kcpsm6_inst/lower_zero_lut/O
                         net (fo=1, routed)           0.000    17.764    kcpsm6_inst/lower_zero
    SLICE_X4Y5           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    18.234 r  kcpsm6_inst/init_zero_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.234    kcpsm6_inst/zero_flag_value
    SLICE_X4Y5           FDRE                                         r  kcpsm6_inst/zero_flag_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.517    30.822    kcpsm6_inst/pclk
    SLICE_X4Y5           FDRE                                         r  kcpsm6_inst/zero_flag_flop/C
                         clock pessimism              0.312    31.134    
                         clock uncertainty           -0.085    31.050    
    SLICE_X4Y5           FDRE (Setup_fdre_C_D)       -0.198    30.852    kcpsm6_inst/zero_flag_flop
  -------------------------------------------------------------------
                         required time                         30.852    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                 12.618    

Slack (MET) :             12.857ns  (required time - arrival time)
  Source:                 vga_example_inst/endx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        12.066ns  (logic 4.686ns (38.836%)  route 7.380ns (61.164%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 30.753 - 25.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.565     6.102    vga_example_inst/pclk
    SLICE_X12Y12         FDRE                                         r  vga_example_inst/endx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     6.620 r  vga_example_inst/endx_reg[2]/Q
                         net (fo=4, routed)           1.009     7.629    vga_example_inst/my_linedraw/endx_reg[7][2]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.753 r  vga_example_inst/my_linedraw/deltax_carry_i_2/O
                         net (fo=1, routed)           0.000     7.753    vga_example_inst/my_linedraw/deltax_carry_i_2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.133 r  vga_example_inst/my_linedraw/deltax_carry/CO[3]
                         net (fo=1, routed)           0.000     8.133    vga_example_inst/my_linedraw/deltax_carry_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.352 f  vga_example_inst/my_linedraw/deltax_carry__0/O[0]
                         net (fo=5, routed)           0.805     9.158    vga_example_inst/my_linedraw/deltax[4]
    SLICE_X8Y7           LUT1 (Prop_lut1_I0_O)        0.295     9.453 r  vga_example_inst/my_linedraw/err_next0_carry_i_13/O
                         net (fo=1, routed)           0.000     9.453    vga_example_inst/my_linedraw/err_next0_carry_i_13_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.829 r  vga_example_inst/my_linedraw/err_next0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.829    vga_example_inst/my_linedraw/err_next0_carry_i_9_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.068 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_9/O[2]
                         net (fo=4, routed)           0.658    10.726    vga_example_inst/my_linedraw/dx0[7]
    SLICE_X15Y7          LUT3 (Prop_lut3_I2_O)        0.301    11.027 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_1/O
                         net (fo=3, routed)           0.766    11.793    vga_example_inst/my_linedraw/dx[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.124    11.917 r  vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1/O
                         net (fo=1, routed)           0.760    12.677    vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.062 r  vga_example_inst/my_linedraw/e2_lt_dx_carry/CO[3]
                         net (fo=1, routed)           0.000    13.062    vga_example_inst/my_linedraw/e2_lt_dx_carry_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  vga_example_inst/my_linedraw/e2_lt_dx_carry__0/CO[3]
                         net (fo=30, routed)          1.504    14.680    vga_example_inst/my_linedraw/e2_lt_dx
    SLICE_X15Y9          LUT4 (Prop_lut4_I3_O)        0.152    14.832 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_10/O
                         net (fo=1, routed)           0.575    15.407    vga_example_inst/my_linedraw/err20__0_carry__0_i_10_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.326    15.733 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_2/O
                         net (fo=2, routed)           0.674    16.407    vga_example_inst/my_linedraw/err20__0_carry__0_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.531 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    16.531    vga_example_inst/my_linedraw/err20__0_carry__0_i_6_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.911 r  vga_example_inst/my_linedraw/err20__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.911    vga_example_inst/my_linedraw/err20__0_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.234 r  vga_example_inst/my_linedraw/err20__0_carry__1/O[1]
                         net (fo=1, routed)           0.629    17.862    vga_example_inst/my_linedraw/err2[9]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.306    18.168 r  vga_example_inst/my_linedraw/err[9]_i_1/O
                         net (fo=1, routed)           0.000    18.168    vga_example_inst/my_linedraw/err_next[9]
    SLICE_X13Y10         FDRE                                         r  vga_example_inst/my_linedraw/err_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.448    30.753    vga_example_inst/my_linedraw/clkb
    SLICE_X13Y10         FDRE                                         r  vga_example_inst/my_linedraw/err_reg[9]/C
                         clock pessimism              0.326    31.079    
                         clock uncertainty           -0.085    30.995    
    SLICE_X13Y10         FDRE (Setup_fdre_C_D)        0.031    31.026    vga_example_inst/my_linedraw/err_reg[9]
  -------------------------------------------------------------------
                         required time                         31.026    
                         arrival time                         -18.168    
  -------------------------------------------------------------------
                         slack                                 12.857    

Slack (MET) :             13.025ns  (required time - arrival time)
  Source:                 vga_example_inst/endx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.898ns  (logic 4.597ns (38.635%)  route 7.301ns (61.365%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 30.755 - 25.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.565     6.102    vga_example_inst/pclk
    SLICE_X12Y12         FDRE                                         r  vga_example_inst/endx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     6.620 r  vga_example_inst/endx_reg[2]/Q
                         net (fo=4, routed)           1.009     7.629    vga_example_inst/my_linedraw/endx_reg[7][2]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.753 r  vga_example_inst/my_linedraw/deltax_carry_i_2/O
                         net (fo=1, routed)           0.000     7.753    vga_example_inst/my_linedraw/deltax_carry_i_2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.133 r  vga_example_inst/my_linedraw/deltax_carry/CO[3]
                         net (fo=1, routed)           0.000     8.133    vga_example_inst/my_linedraw/deltax_carry_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.352 f  vga_example_inst/my_linedraw/deltax_carry__0/O[0]
                         net (fo=5, routed)           0.805     9.158    vga_example_inst/my_linedraw/deltax[4]
    SLICE_X8Y7           LUT1 (Prop_lut1_I0_O)        0.295     9.453 r  vga_example_inst/my_linedraw/err_next0_carry_i_13/O
                         net (fo=1, routed)           0.000     9.453    vga_example_inst/my_linedraw/err_next0_carry_i_13_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.829 r  vga_example_inst/my_linedraw/err_next0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.829    vga_example_inst/my_linedraw/err_next0_carry_i_9_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.068 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_9/O[2]
                         net (fo=4, routed)           0.658    10.726    vga_example_inst/my_linedraw/dx0[7]
    SLICE_X15Y7          LUT3 (Prop_lut3_I2_O)        0.301    11.027 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_1/O
                         net (fo=3, routed)           0.766    11.793    vga_example_inst/my_linedraw/dx[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.124    11.917 r  vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1/O
                         net (fo=1, routed)           0.760    12.677    vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.062 r  vga_example_inst/my_linedraw/e2_lt_dx_carry/CO[3]
                         net (fo=1, routed)           0.000    13.062    vga_example_inst/my_linedraw/e2_lt_dx_carry_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  vga_example_inst/my_linedraw/e2_lt_dx_carry__0/CO[3]
                         net (fo=30, routed)          1.504    14.680    vga_example_inst/my_linedraw/e2_lt_dx
    SLICE_X15Y9          LUT4 (Prop_lut4_I3_O)        0.152    14.832 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_10/O
                         net (fo=1, routed)           0.575    15.407    vga_example_inst/my_linedraw/err20__0_carry__0_i_10_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.326    15.733 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_2/O
                         net (fo=2, routed)           0.674    16.407    vga_example_inst/my_linedraw/err20__0_carry__0_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.531 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    16.531    vga_example_inst/my_linedraw/err20__0_carry__0_i_6_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.911 r  vga_example_inst/my_linedraw/err20__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.911    vga_example_inst/my_linedraw/err20__0_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.150 r  vga_example_inst/my_linedraw/err20__0_carry__1/O[2]
                         net (fo=1, routed)           0.550    17.700    vga_example_inst/my_linedraw/err2[10]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.301    18.001 r  vga_example_inst/my_linedraw/err[10]_i_1/O
                         net (fo=1, routed)           0.000    18.001    vga_example_inst/my_linedraw/err_next[10]
    SLICE_X13Y4          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.450    30.755    vga_example_inst/my_linedraw/clkb
    SLICE_X13Y4          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[10]/C
                         clock pessimism              0.326    31.081    
                         clock uncertainty           -0.085    30.997    
    SLICE_X13Y4          FDRE (Setup_fdre_C_D)        0.029    31.026    vga_example_inst/my_linedraw/err_reg[10]
  -------------------------------------------------------------------
                         required time                         31.026    
                         arrival time                         -18.001    
  -------------------------------------------------------------------
                         slack                                 13.025    

Slack (MET) :             13.112ns  (required time - arrival time)
  Source:                 vga_example_inst/endx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.862ns  (logic 4.803ns (40.491%)  route 7.059ns (59.509%))
  Logic Levels:           17  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 30.753 - 25.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.565     6.102    vga_example_inst/pclk
    SLICE_X12Y12         FDRE                                         r  vga_example_inst/endx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     6.620 r  vga_example_inst/endx_reg[2]/Q
                         net (fo=4, routed)           1.009     7.629    vga_example_inst/my_linedraw/endx_reg[7][2]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.753 r  vga_example_inst/my_linedraw/deltax_carry_i_2/O
                         net (fo=1, routed)           0.000     7.753    vga_example_inst/my_linedraw/deltax_carry_i_2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.133 r  vga_example_inst/my_linedraw/deltax_carry/CO[3]
                         net (fo=1, routed)           0.000     8.133    vga_example_inst/my_linedraw/deltax_carry_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.352 f  vga_example_inst/my_linedraw/deltax_carry__0/O[0]
                         net (fo=5, routed)           0.805     9.158    vga_example_inst/my_linedraw/deltax[4]
    SLICE_X8Y7           LUT1 (Prop_lut1_I0_O)        0.295     9.453 r  vga_example_inst/my_linedraw/err_next0_carry_i_13/O
                         net (fo=1, routed)           0.000     9.453    vga_example_inst/my_linedraw/err_next0_carry_i_13_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.829 r  vga_example_inst/my_linedraw/err_next0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.829    vga_example_inst/my_linedraw/err_next0_carry_i_9_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.068 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_9/O[2]
                         net (fo=4, routed)           0.658    10.726    vga_example_inst/my_linedraw/dx0[7]
    SLICE_X15Y7          LUT3 (Prop_lut3_I2_O)        0.301    11.027 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_1/O
                         net (fo=3, routed)           0.766    11.793    vga_example_inst/my_linedraw/dx[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.124    11.917 r  vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1/O
                         net (fo=1, routed)           0.760    12.677    vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.062 r  vga_example_inst/my_linedraw/e2_lt_dx_carry/CO[3]
                         net (fo=1, routed)           0.000    13.062    vga_example_inst/my_linedraw/e2_lt_dx_carry_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  vga_example_inst/my_linedraw/e2_lt_dx_carry__0/CO[3]
                         net (fo=30, routed)          1.504    14.680    vga_example_inst/my_linedraw/e2_lt_dx
    SLICE_X15Y9          LUT4 (Prop_lut4_I3_O)        0.152    14.832 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_10/O
                         net (fo=1, routed)           0.575    15.407    vga_example_inst/my_linedraw/err20__0_carry__0_i_10_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.326    15.733 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_2/O
                         net (fo=2, routed)           0.674    16.407    vga_example_inst/my_linedraw/err20__0_carry__0_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.531 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    16.531    vga_example_inst/my_linedraw/err20__0_carry__0_i_6_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.911 r  vga_example_inst/my_linedraw/err20__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.911    vga_example_inst/my_linedraw/err20__0_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.028 r  vga_example_inst/my_linedraw/err20__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.028    vga_example_inst/my_linedraw/err20__0_carry__1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.351 r  vga_example_inst/my_linedraw/err20__0_carry__2/O[1]
                         net (fo=1, routed)           0.307    17.658    vga_example_inst/my_linedraw/err2[13]
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.306    17.964 r  vga_example_inst/my_linedraw/err[13]_i_1/O
                         net (fo=1, routed)           0.000    17.964    vga_example_inst/my_linedraw/err_next[13]
    SLICE_X12Y9          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.448    30.753    vga_example_inst/my_linedraw/clkb
    SLICE_X12Y9          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[13]/C
                         clock pessimism              0.326    31.079    
                         clock uncertainty           -0.085    30.995    
    SLICE_X12Y9          FDRE (Setup_fdre_C_D)        0.081    31.076    vga_example_inst/my_linedraw/err_reg[13]
  -------------------------------------------------------------------
                         required time                         31.076    
                         arrival time                         -17.964    
  -------------------------------------------------------------------
                         slack                                 13.112    

Slack (MET) :             13.127ns  (required time - arrival time)
  Source:                 vga_example_inst/endx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.844ns  (logic 4.679ns (39.507%)  route 7.165ns (60.493%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 30.754 - 25.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.565     6.102    vga_example_inst/pclk
    SLICE_X12Y12         FDRE                                         r  vga_example_inst/endx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     6.620 r  vga_example_inst/endx_reg[2]/Q
                         net (fo=4, routed)           1.009     7.629    vga_example_inst/my_linedraw/endx_reg[7][2]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.753 r  vga_example_inst/my_linedraw/deltax_carry_i_2/O
                         net (fo=1, routed)           0.000     7.753    vga_example_inst/my_linedraw/deltax_carry_i_2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.133 r  vga_example_inst/my_linedraw/deltax_carry/CO[3]
                         net (fo=1, routed)           0.000     8.133    vga_example_inst/my_linedraw/deltax_carry_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.352 f  vga_example_inst/my_linedraw/deltax_carry__0/O[0]
                         net (fo=5, routed)           0.805     9.158    vga_example_inst/my_linedraw/deltax[4]
    SLICE_X8Y7           LUT1 (Prop_lut1_I0_O)        0.295     9.453 r  vga_example_inst/my_linedraw/err_next0_carry_i_13/O
                         net (fo=1, routed)           0.000     9.453    vga_example_inst/my_linedraw/err_next0_carry_i_13_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.829 r  vga_example_inst/my_linedraw/err_next0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.829    vga_example_inst/my_linedraw/err_next0_carry_i_9_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.068 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_9/O[2]
                         net (fo=4, routed)           0.658    10.726    vga_example_inst/my_linedraw/dx0[7]
    SLICE_X15Y7          LUT3 (Prop_lut3_I2_O)        0.301    11.027 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_1/O
                         net (fo=3, routed)           0.766    11.793    vga_example_inst/my_linedraw/dx[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.124    11.917 r  vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1/O
                         net (fo=1, routed)           0.760    12.677    vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.062 r  vga_example_inst/my_linedraw/e2_lt_dx_carry/CO[3]
                         net (fo=1, routed)           0.000    13.062    vga_example_inst/my_linedraw/e2_lt_dx_carry_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  vga_example_inst/my_linedraw/e2_lt_dx_carry__0/CO[3]
                         net (fo=30, routed)          1.504    14.680    vga_example_inst/my_linedraw/e2_lt_dx
    SLICE_X15Y9          LUT4 (Prop_lut4_I3_O)        0.152    14.832 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_10/O
                         net (fo=1, routed)           0.575    15.407    vga_example_inst/my_linedraw/err20__0_carry__0_i_10_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.326    15.733 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_2/O
                         net (fo=2, routed)           0.674    16.407    vga_example_inst/my_linedraw/err20__0_carry__0_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.531 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    16.531    vga_example_inst/my_linedraw/err20__0_carry__0_i_6_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.911 r  vga_example_inst/my_linedraw/err20__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.911    vga_example_inst/my_linedraw/err20__0_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.226 r  vga_example_inst/my_linedraw/err20__0_carry__1/O[3]
                         net (fo=1, routed)           0.413    17.639    vga_example_inst/my_linedraw/err2[11]
    SLICE_X14Y7          LUT4 (Prop_lut4_I0_O)        0.307    17.946 r  vga_example_inst/my_linedraw/err[11]_i_1/O
                         net (fo=1, routed)           0.000    17.946    vga_example_inst/my_linedraw/err_next[11]
    SLICE_X14Y7          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.449    30.754    vga_example_inst/my_linedraw/clkb
    SLICE_X14Y7          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[11]/C
                         clock pessimism              0.326    31.080    
                         clock uncertainty           -0.085    30.996    
    SLICE_X14Y7          FDRE (Setup_fdre_C_D)        0.077    31.073    vga_example_inst/my_linedraw/err_reg[11]
  -------------------------------------------------------------------
                         required time                         31.073    
                         arrival time                         -17.946    
  -------------------------------------------------------------------
                         slack                                 13.127    

Slack (MET) :             13.157ns  (required time - arrival time)
  Source:                 vga_example_inst/endx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.764ns  (logic 4.571ns (38.854%)  route 7.193ns (61.146%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 30.753 - 25.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.565     6.102    vga_example_inst/pclk
    SLICE_X12Y12         FDRE                                         r  vga_example_inst/endx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     6.620 r  vga_example_inst/endx_reg[2]/Q
                         net (fo=4, routed)           1.009     7.629    vga_example_inst/my_linedraw/endx_reg[7][2]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.753 r  vga_example_inst/my_linedraw/deltax_carry_i_2/O
                         net (fo=1, routed)           0.000     7.753    vga_example_inst/my_linedraw/deltax_carry_i_2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.133 r  vga_example_inst/my_linedraw/deltax_carry/CO[3]
                         net (fo=1, routed)           0.000     8.133    vga_example_inst/my_linedraw/deltax_carry_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.352 f  vga_example_inst/my_linedraw/deltax_carry__0/O[0]
                         net (fo=5, routed)           0.805     9.158    vga_example_inst/my_linedraw/deltax[4]
    SLICE_X8Y7           LUT1 (Prop_lut1_I0_O)        0.295     9.453 r  vga_example_inst/my_linedraw/err_next0_carry_i_13/O
                         net (fo=1, routed)           0.000     9.453    vga_example_inst/my_linedraw/err_next0_carry_i_13_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.829 r  vga_example_inst/my_linedraw/err_next0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.829    vga_example_inst/my_linedraw/err_next0_carry_i_9_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.068 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_9/O[2]
                         net (fo=4, routed)           0.658    10.726    vga_example_inst/my_linedraw/dx0[7]
    SLICE_X15Y7          LUT3 (Prop_lut3_I2_O)        0.301    11.027 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_1/O
                         net (fo=3, routed)           0.766    11.793    vga_example_inst/my_linedraw/dx[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.124    11.917 r  vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1/O
                         net (fo=1, routed)           0.760    12.677    vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.062 r  vga_example_inst/my_linedraw/e2_lt_dx_carry/CO[3]
                         net (fo=1, routed)           0.000    13.062    vga_example_inst/my_linedraw/e2_lt_dx_carry_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  vga_example_inst/my_linedraw/e2_lt_dx_carry__0/CO[3]
                         net (fo=30, routed)          1.504    14.680    vga_example_inst/my_linedraw/e2_lt_dx
    SLICE_X15Y9          LUT4 (Prop_lut4_I3_O)        0.152    14.832 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_10/O
                         net (fo=1, routed)           0.575    15.407    vga_example_inst/my_linedraw/err20__0_carry__0_i_10_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.326    15.733 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_2/O
                         net (fo=2, routed)           0.674    16.407    vga_example_inst/my_linedraw/err20__0_carry__0_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.531 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    16.531    vga_example_inst/my_linedraw/err20__0_carry__0_i_6_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.911 r  vga_example_inst/my_linedraw/err20__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.911    vga_example_inst/my_linedraw/err20__0_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.130 r  vga_example_inst/my_linedraw/err20__0_carry__1/O[0]
                         net (fo=1, routed)           0.442    17.572    vga_example_inst/my_linedraw/err2[8]
    SLICE_X13Y10         LUT4 (Prop_lut4_I0_O)        0.295    17.867 r  vga_example_inst/my_linedraw/err[8]_i_1/O
                         net (fo=1, routed)           0.000    17.867    vga_example_inst/my_linedraw/err_next[8]
    SLICE_X13Y10         FDRE                                         r  vga_example_inst/my_linedraw/err_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.448    30.753    vga_example_inst/my_linedraw/clkb
    SLICE_X13Y10         FDRE                                         r  vga_example_inst/my_linedraw/err_reg[8]/C
                         clock pessimism              0.326    31.079    
                         clock uncertainty           -0.085    30.995    
    SLICE_X13Y10         FDRE (Setup_fdre_C_D)        0.029    31.024    vga_example_inst/my_linedraw/err_reg[8]
  -------------------------------------------------------------------
                         required time                         31.024    
                         arrival time                         -17.867    
  -------------------------------------------------------------------
                         slack                                 13.157    

Slack (MET) :             13.220ns  (required time - arrival time)
  Source:                 vga_example_inst/endx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.749ns  (logic 4.688ns (39.900%)  route 7.061ns (60.100%))
  Logic Levels:           17  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 30.753 - 25.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.565     6.102    vga_example_inst/pclk
    SLICE_X12Y12         FDRE                                         r  vga_example_inst/endx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     6.620 r  vga_example_inst/endx_reg[2]/Q
                         net (fo=4, routed)           1.009     7.629    vga_example_inst/my_linedraw/endx_reg[7][2]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.753 r  vga_example_inst/my_linedraw/deltax_carry_i_2/O
                         net (fo=1, routed)           0.000     7.753    vga_example_inst/my_linedraw/deltax_carry_i_2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.133 r  vga_example_inst/my_linedraw/deltax_carry/CO[3]
                         net (fo=1, routed)           0.000     8.133    vga_example_inst/my_linedraw/deltax_carry_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.352 f  vga_example_inst/my_linedraw/deltax_carry__0/O[0]
                         net (fo=5, routed)           0.805     9.158    vga_example_inst/my_linedraw/deltax[4]
    SLICE_X8Y7           LUT1 (Prop_lut1_I0_O)        0.295     9.453 r  vga_example_inst/my_linedraw/err_next0_carry_i_13/O
                         net (fo=1, routed)           0.000     9.453    vga_example_inst/my_linedraw/err_next0_carry_i_13_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.829 r  vga_example_inst/my_linedraw/err_next0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.829    vga_example_inst/my_linedraw/err_next0_carry_i_9_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.068 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_9/O[2]
                         net (fo=4, routed)           0.658    10.726    vga_example_inst/my_linedraw/dx0[7]
    SLICE_X15Y7          LUT3 (Prop_lut3_I2_O)        0.301    11.027 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_1/O
                         net (fo=3, routed)           0.766    11.793    vga_example_inst/my_linedraw/dx[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.124    11.917 r  vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1/O
                         net (fo=1, routed)           0.760    12.677    vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.062 r  vga_example_inst/my_linedraw/e2_lt_dx_carry/CO[3]
                         net (fo=1, routed)           0.000    13.062    vga_example_inst/my_linedraw/e2_lt_dx_carry_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  vga_example_inst/my_linedraw/e2_lt_dx_carry__0/CO[3]
                         net (fo=30, routed)          1.504    14.680    vga_example_inst/my_linedraw/e2_lt_dx
    SLICE_X15Y9          LUT4 (Prop_lut4_I3_O)        0.152    14.832 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_10/O
                         net (fo=1, routed)           0.575    15.407    vga_example_inst/my_linedraw/err20__0_carry__0_i_10_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.326    15.733 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_2/O
                         net (fo=2, routed)           0.674    16.407    vga_example_inst/my_linedraw/err20__0_carry__0_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.531 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    16.531    vga_example_inst/my_linedraw/err20__0_carry__0_i_6_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.911 r  vga_example_inst/my_linedraw/err20__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.911    vga_example_inst/my_linedraw/err20__0_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.028 r  vga_example_inst/my_linedraw/err20__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.028    vga_example_inst/my_linedraw/err20__0_carry__1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.247 r  vga_example_inst/my_linedraw/err20__0_carry__2/O[0]
                         net (fo=1, routed)           0.310    17.557    vga_example_inst/my_linedraw/err2[12]
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.295    17.852 r  vga_example_inst/my_linedraw/err[12]_i_1/O
                         net (fo=1, routed)           0.000    17.852    vga_example_inst/my_linedraw/err_next[12]
    SLICE_X12Y9          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.448    30.753    vga_example_inst/my_linedraw/clkb
    SLICE_X12Y9          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[12]/C
                         clock pessimism              0.326    31.079    
                         clock uncertainty           -0.085    30.995    
    SLICE_X12Y9          FDRE (Setup_fdre_C_D)        0.077    31.072    vga_example_inst/my_linedraw/err_reg[12]
  -------------------------------------------------------------------
                         required time                         31.072    
                         arrival time                         -17.852    
  -------------------------------------------------------------------
                         slack                                 13.220    

Slack (MET) :             13.397ns  (required time - arrival time)
  Source:                 vga_example_inst/endx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 4.228ns (36.674%)  route 7.300ns (63.326%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 30.755 - 25.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.565     6.102    vga_example_inst/pclk
    SLICE_X12Y12         FDRE                                         r  vga_example_inst/endx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     6.620 r  vga_example_inst/endx_reg[2]/Q
                         net (fo=4, routed)           1.009     7.629    vga_example_inst/my_linedraw/endx_reg[7][2]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.753 r  vga_example_inst/my_linedraw/deltax_carry_i_2/O
                         net (fo=1, routed)           0.000     7.753    vga_example_inst/my_linedraw/deltax_carry_i_2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.133 r  vga_example_inst/my_linedraw/deltax_carry/CO[3]
                         net (fo=1, routed)           0.000     8.133    vga_example_inst/my_linedraw/deltax_carry_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.352 f  vga_example_inst/my_linedraw/deltax_carry__0/O[0]
                         net (fo=5, routed)           0.805     9.158    vga_example_inst/my_linedraw/deltax[4]
    SLICE_X8Y7           LUT1 (Prop_lut1_I0_O)        0.295     9.453 r  vga_example_inst/my_linedraw/err_next0_carry_i_13/O
                         net (fo=1, routed)           0.000     9.453    vga_example_inst/my_linedraw/err_next0_carry_i_13_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.829 r  vga_example_inst/my_linedraw/err_next0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.829    vga_example_inst/my_linedraw/err_next0_carry_i_9_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.068 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_9/O[2]
                         net (fo=4, routed)           0.658    10.726    vga_example_inst/my_linedraw/dx0[7]
    SLICE_X15Y7          LUT3 (Prop_lut3_I2_O)        0.301    11.027 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_1/O
                         net (fo=3, routed)           0.766    11.793    vga_example_inst/my_linedraw/dx[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.124    11.917 r  vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1/O
                         net (fo=1, routed)           0.760    12.677    vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.062 r  vga_example_inst/my_linedraw/e2_lt_dx_carry/CO[3]
                         net (fo=1, routed)           0.000    13.062    vga_example_inst/my_linedraw/e2_lt_dx_carry_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.176 r  vga_example_inst/my_linedraw/e2_lt_dx_carry__0/CO[3]
                         net (fo=30, routed)          1.504    14.680    vga_example_inst/my_linedraw/e2_lt_dx
    SLICE_X15Y9          LUT4 (Prop_lut4_I3_O)        0.152    14.832 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_10/O
                         net (fo=1, routed)           0.575    15.407    vga_example_inst/my_linedraw/err20__0_carry__0_i_10_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.326    15.733 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_2/O
                         net (fo=2, routed)           0.674    16.407    vga_example_inst/my_linedraw/err20__0_carry__0_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.531 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    16.531    vga_example_inst/my_linedraw/err20__0_carry__0_i_6_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    16.781 r  vga_example_inst/my_linedraw/err20__0_carry__0/O[2]
                         net (fo=1, routed)           0.549    17.330    vga_example_inst/my_linedraw/err2[6]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.301    17.631 r  vga_example_inst/my_linedraw/err[6]_i_1/O
                         net (fo=1, routed)           0.000    17.631    vga_example_inst/my_linedraw/err_next[6]
    SLICE_X13Y4          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.450    30.755    vga_example_inst/my_linedraw/clkb
    SLICE_X13Y4          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[6]/C
                         clock pessimism              0.326    31.081    
                         clock uncertainty           -0.085    30.997    
    SLICE_X13Y4          FDRE (Setup_fdre_C_D)        0.031    31.028    vga_example_inst/my_linedraw/err_reg[6]
  -------------------------------------------------------------------
                         required time                         31.028    
                         arrival time                         -17.631    
  -------------------------------------------------------------------
                         slack                                 13.397    

Slack (MET) :             13.403ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/upper_reg_banks/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.091ns  (logic 3.540ns (31.917%)  route 7.551ns (68.083%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 30.822 - 25.000 ) 
    Source Clock Delay      (SCD):    6.149ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.612     6.149    software_inst/pclk
    RAMB36_X0Y0          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.603 r  software_inst/rom_2048x18/DOADO[4]
                         net (fo=14, routed)          2.253    10.855    kcpsm6_inst/upper_reg_banks/ADDRC0
    SLICE_X6Y5           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    11.008 f  kcpsm6_inst/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.126    12.134    kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y4           LUT5 (Prop_lut5_I0_O)        0.359    12.493 f  kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=57, routed)          1.010    13.504    kcpsm6_inst/p_0_in[3]
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.326    13.830 f  kcpsm6_inst/data_path_loop[0].alu_mux_lut_i_2/O
                         net (fo=13, routed)          1.729    15.559    kcpsm6_inst/data_path_loop[0].alu_mux_lut_i_2_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.683 r  kcpsm6_inst/data_path_loop[4].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.813    16.496    kcpsm6_inst/data_path_loop[4].alu_mux_lut_i_1_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I2_O)        0.124    16.620 r  kcpsm6_inst/data_path_loop[4].alu_mux_lut/O
                         net (fo=3, routed)           0.620    17.240    kcpsm6_inst/upper_reg_banks/DIA0
    SLICE_X6Y5           RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.517    30.822    kcpsm6_inst/upper_reg_banks/WCLK
    SLICE_X6Y5           RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMA/CLK
                         clock pessimism              0.312    31.134    
                         clock uncertainty           -0.085    31.050    
    SLICE_X6Y5           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    30.643    kcpsm6_inst/upper_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         30.643    
                         arrival time                         -17.240    
  -------------------------------------------------------------------
                         slack                                 13.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 vga_example_inst/my_linedraw/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.547%)  route 0.198ns (58.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.562     1.790    vga_example_inst/my_linedraw/clkb
    SLICE_X11Y13         FDRE                                         r  vga_example_inst/my_linedraw/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  vga_example_inst/my_linedraw/y_reg[6]/Q
                         net (fo=10, routed)          0.198     2.129    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.873     2.379    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.511     1.868    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.051    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga_example_inst/my_linedraw/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.228%)  route 0.193ns (57.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.564     1.792    vga_example_inst/my_linedraw/clkb
    SLICE_X9Y10          FDRE                                         r  vga_example_inst/my_linedraw/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.933 r  vga_example_inst/my_linedraw/x_reg[2]/Q
                         net (fo=10, routed)          0.193     2.126    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.873     2.379    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.531     1.848    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.031    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga_example_inst/my_linedraw/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.227%)  route 0.193ns (57.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.564     1.792    vga_example_inst/my_linedraw/clkb
    SLICE_X9Y10          FDRE                                         r  vga_example_inst/my_linedraw/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.933 r  vga_example_inst/my_linedraw/x_reg[1]/Q
                         net (fo=10, routed)          0.193     2.126    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.873     2.379    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.531     1.848    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.031    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.056%)  route 0.230ns (61.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.594     1.822    kcpsm6_inst/pclk
    SLICE_X5Y2           FDRE                                         r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.963 r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.230     2.193    kcpsm6_inst/stack_ram_low/ADDRD2
    SLICE_X6Y2           RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.865     2.370    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X6Y2           RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.532     1.838    
    SLICE_X6Y2           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.092    kcpsm6_inst/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.056%)  route 0.230ns (61.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.594     1.822    kcpsm6_inst/pclk
    SLICE_X5Y2           FDRE                                         r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.963 r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.230     2.193    kcpsm6_inst/stack_ram_low/ADDRD2
    SLICE_X6Y2           RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.865     2.370    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X6Y2           RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMA_D1/CLK
                         clock pessimism             -0.532     1.838    
    SLICE_X6Y2           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.092    kcpsm6_inst/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.056%)  route 0.230ns (61.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.594     1.822    kcpsm6_inst/pclk
    SLICE_X5Y2           FDRE                                         r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.963 r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.230     2.193    kcpsm6_inst/stack_ram_low/ADDRD2
    SLICE_X6Y2           RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.865     2.370    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X6Y2           RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMB/CLK
                         clock pessimism             -0.532     1.838    
    SLICE_X6Y2           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.092    kcpsm6_inst/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.056%)  route 0.230ns (61.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.594     1.822    kcpsm6_inst/pclk
    SLICE_X5Y2           FDRE                                         r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.963 r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.230     2.193    kcpsm6_inst/stack_ram_low/ADDRD2
    SLICE_X6Y2           RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.865     2.370    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X6Y2           RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMB_D1/CLK
                         clock pessimism             -0.532     1.838    
    SLICE_X6Y2           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.092    kcpsm6_inst/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.056%)  route 0.230ns (61.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.594     1.822    kcpsm6_inst/pclk
    SLICE_X5Y2           FDRE                                         r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.963 r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.230     2.193    kcpsm6_inst/stack_ram_low/ADDRD2
    SLICE_X6Y2           RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.865     2.370    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X6Y2           RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMC/CLK
                         clock pessimism             -0.532     1.838    
    SLICE_X6Y2           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.092    kcpsm6_inst/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.056%)  route 0.230ns (61.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.594     1.822    kcpsm6_inst/pclk
    SLICE_X5Y2           FDRE                                         r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.963 r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.230     2.193    kcpsm6_inst/stack_ram_low/ADDRD2
    SLICE_X6Y2           RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.865     2.370    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X6Y2           RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMC_D1/CLK
                         clock pessimism             -0.532     1.838    
    SLICE_X6Y2           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.092    kcpsm6_inst/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.056%)  route 0.230ns (61.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.594     1.822    kcpsm6_inst/pclk
    SLICE_X5Y2           FDRE                                         r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.963 r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.230     2.193    kcpsm6_inst/stack_ram_low/ADDRD2
    SLICE_X6Y2           RAMS32                                       r  kcpsm6_inst/stack_ram_low/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.865     2.370    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X6Y2           RAMS32                                       r  kcpsm6_inst/stack_ram_low/RAMD/CLK
                         clock pessimism             -0.532     1.838    
    SLICE_X6Y2           RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.092    kcpsm6_inst/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { vga_example_inst/clk_in_mmcme2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y5      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y5      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y4      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y4      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y4      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y4      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y3      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y3      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y2      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y2      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y3       kcpsm6_inst/lower_reg_banks/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y3       kcpsm6_inst/lower_reg_banks/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y3       kcpsm6_inst/lower_reg_banks/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y3       kcpsm6_inst/lower_reg_banks/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y3       kcpsm6_inst/lower_reg_banks/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y3       kcpsm6_inst/lower_reg_banks/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y3       kcpsm6_inst/lower_reg_banks/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y3       kcpsm6_inst/lower_reg_banks/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/data_path_loop[2].large_spm.spm_ram/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/data_path_loop[2].large_spm.spm_ram/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X6Y7       kcpsm6_inst/data_path_loop[7].large_spm.spm_ram/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X6Y7       kcpsm6_inst/data_path_loop[7].large_spm.spm_ram/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X6Y7       kcpsm6_inst/data_path_loop[7].large_spm.spm_ram/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X6Y7       kcpsm6_inst/data_path_loop[7].large_spm.spm_ram/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X6Y8       kcpsm6_inst/data_path_loop[5].large_spm.spm_ram/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X6Y8       kcpsm6_inst/data_path_loop[5].large_spm.spm_ram/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X6Y8       kcpsm6_inst/data_path_loop[5].large_spm.spm_ram/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X6Y8       kcpsm6_inst/data_path_loop[5].large_spm.spm_ram/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y3       kcpsm6_inst/lower_reg_banks/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y3       kcpsm6_inst/lower_reg_banks/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_example_inst/clk_in_mmcme2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKFBOUT



