module TXshift(load, clk, Din, en, txd);
input load, en, clk;
input [7:0] Din;
output txd;

reg [7:0] Data;
wire [7:0] nData;

always @(posedge clk)
if(load)
	Data <= Din;
else
	Data <= nData;
	
assign nData = (en)?{1'b0, Data[7:1]} :Data;

assign txd = Data[0];

endmodule