$date
	Sat Nov 30 19:09:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DRAM_tb $end
$var wire 72 ! dataOUT [71:0] $end
$var reg 1 " Write_ReadCOMP $end
$var reg 2 # address [1:0] $end
$var reg 1 $ clk $end
$var reg 72 % dataIN [71:0] $end
$scope module u_DRAM $end
$var wire 1 " Write_ReadCOMP $end
$var wire 2 & address [1:0] $end
$var wire 1 $ clk $end
$var wire 72 ' dataIN [71:0] $end
$var reg 72 ( dataOUT [71:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b1100 '
b10 &
b1100 %
0$
b10 #
x"
bx !
$end
#5
b10111 %
b10111 '
b11 #
b11 &
0"
1$
#10
1"
0$
#15
1$
#20
0$
0"
#25
b10111 !
b10111 (
1$
#30
0$
#35
1$
#40
0$
#45
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
#105
1$
#110
0$
#115
1$
#120
0$
