-- Generated from Simulink block pfb_fir_1024c_32i_core/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_bus_create is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    in5 : in std_logic_vector( 18-1 downto 0 );
    in6 : in std_logic_vector( 18-1 downto 0 );
    in7 : in std_logic_vector( 18-1 downto 0 );
    in8 : in std_logic_vector( 18-1 downto 0 );
    in9 : in std_logic_vector( 18-1 downto 0 );
    in10 : in std_logic_vector( 18-1 downto 0 );
    in11 : in std_logic_vector( 18-1 downto 0 );
    in12 : in std_logic_vector( 18-1 downto 0 );
    in13 : in std_logic_vector( 18-1 downto 0 );
    in14 : in std_logic_vector( 18-1 downto 0 );
    in15 : in std_logic_vector( 18-1 downto 0 );
    in16 : in std_logic_vector( 18-1 downto 0 );
    in17 : in std_logic_vector( 18-1 downto 0 );
    in18 : in std_logic_vector( 18-1 downto 0 );
    in19 : in std_logic_vector( 18-1 downto 0 );
    in20 : in std_logic_vector( 18-1 downto 0 );
    in21 : in std_logic_vector( 18-1 downto 0 );
    in22 : in std_logic_vector( 18-1 downto 0 );
    in23 : in std_logic_vector( 18-1 downto 0 );
    in24 : in std_logic_vector( 18-1 downto 0 );
    in25 : in std_logic_vector( 18-1 downto 0 );
    in26 : in std_logic_vector( 18-1 downto 0 );
    in27 : in std_logic_vector( 18-1 downto 0 );
    in28 : in std_logic_vector( 18-1 downto 0 );
    in29 : in std_logic_vector( 18-1 downto 0 );
    in30 : in std_logic_vector( 18-1 downto 0 );
    in31 : in std_logic_vector( 18-1 downto 0 );
    in32 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 576-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_bus_create;
architecture structural of pfb_fir_1024c_32i_core_bus_create is 
  signal concatenate_y_net : std_logic_vector( 576-1 downto 0 );
  signal convert_1_2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_3_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_5_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_6_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_7_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_8_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_10_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_11_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_12_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_13_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_14_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_15_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_16_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_17_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_18_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_19_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_20_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_21_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_22_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_23_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_24_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_25_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_26_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_27_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_28_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_29_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_30_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_31_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_32_dout_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret21_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret23_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret24_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret25_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret26_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret27_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret28_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret29_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret30_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret31_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret32_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  convert_1_1_dout_net <= in1;
  convert_1_2_dout_net <= in2;
  convert_1_3_dout_net <= in3;
  convert_1_4_dout_net <= in4;
  convert_1_5_dout_net <= in5;
  convert_1_6_dout_net <= in6;
  convert_1_7_dout_net <= in7;
  convert_1_8_dout_net <= in8;
  convert_1_9_dout_net <= in9;
  convert_1_10_dout_net <= in10;
  convert_1_11_dout_net <= in11;
  convert_1_12_dout_net <= in12;
  convert_1_13_dout_net <= in13;
  convert_1_14_dout_net <= in14;
  convert_1_15_dout_net <= in15;
  convert_1_16_dout_net <= in16;
  convert_1_17_dout_net <= in17;
  convert_1_18_dout_net <= in18;
  convert_1_19_dout_net <= in19;
  convert_1_20_dout_net <= in20;
  convert_1_21_dout_net <= in21;
  convert_1_22_dout_net <= in22;
  convert_1_23_dout_net <= in23;
  convert_1_24_dout_net <= in24;
  convert_1_25_dout_net <= in25;
  convert_1_26_dout_net <= in26;
  convert_1_27_dout_net <= in27;
  convert_1_28_dout_net <= in28;
  convert_1_29_dout_net <= in29;
  convert_1_30_dout_net <= in30;
  convert_1_31_dout_net <= in31;
  convert_1_32_dout_net <= in32;
  concatenate : entity xil_defaultlib.sysgen_concat_7cad42234f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    in8 => reinterpret9_output_port_net,
    in9 => reinterpret10_output_port_net,
    in10 => reinterpret11_output_port_net,
    in11 => reinterpret12_output_port_net,
    in12 => reinterpret13_output_port_net,
    in13 => reinterpret14_output_port_net,
    in14 => reinterpret15_output_port_net,
    in15 => reinterpret16_output_port_net,
    in16 => reinterpret17_output_port_net,
    in17 => reinterpret18_output_port_net,
    in18 => reinterpret19_output_port_net,
    in19 => reinterpret20_output_port_net,
    in20 => reinterpret21_output_port_net,
    in21 => reinterpret22_output_port_net,
    in22 => reinterpret23_output_port_net,
    in23 => reinterpret24_output_port_net,
    in24 => reinterpret25_output_port_net,
    in25 => reinterpret26_output_port_net,
    in26 => reinterpret27_output_port_net,
    in27 => reinterpret28_output_port_net,
    in28 => reinterpret29_output_port_net,
    in29 => reinterpret30_output_port_net,
    in30 => reinterpret31_output_port_net,
    in31 => reinterpret32_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_10_dout_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_11_dout_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_12_dout_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_13_dout_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_14_dout_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret15 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_15_dout_net,
    output_port => reinterpret15_output_port_net
  );
  reinterpret16 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_16_dout_net,
    output_port => reinterpret16_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_4_dout_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_5_dout_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_6_dout_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_7_dout_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_8_dout_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_9_dout_net,
    output_port => reinterpret9_output_port_net
  );
  reinterpret17 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_17_dout_net,
    output_port => reinterpret17_output_port_net
  );
  reinterpret18 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_18_dout_net,
    output_port => reinterpret18_output_port_net
  );
  reinterpret19 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_19_dout_net,
    output_port => reinterpret19_output_port_net
  );
  reinterpret20 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_20_dout_net,
    output_port => reinterpret20_output_port_net
  );
  reinterpret21 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_21_dout_net,
    output_port => reinterpret21_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_22_dout_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret23 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_23_dout_net,
    output_port => reinterpret23_output_port_net
  );
  reinterpret24 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_24_dout_net,
    output_port => reinterpret24_output_port_net
  );
  reinterpret25 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_25_dout_net,
    output_port => reinterpret25_output_port_net
  );
  reinterpret26 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_26_dout_net,
    output_port => reinterpret26_output_port_net
  );
  reinterpret27 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_27_dout_net,
    output_port => reinterpret27_output_port_net
  );
  reinterpret28 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_28_dout_net,
    output_port => reinterpret28_output_port_net
  );
  reinterpret29 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_29_dout_net,
    output_port => reinterpret29_output_port_net
  );
  reinterpret30 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_30_dout_net,
    output_port => reinterpret30_output_port_net
  );
  reinterpret31 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_31_dout_net,
    output_port => reinterpret31_output_port_net
  );
  reinterpret32 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_32_dout_net,
    output_port => reinterpret32_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_bus_expand is
  port (
    bus_in : in std_logic_vector( 256-1 downto 0 );
    msb_out32 : out std_logic_vector( 8-1 downto 0 );
    out31 : out std_logic_vector( 8-1 downto 0 );
    out30 : out std_logic_vector( 8-1 downto 0 );
    out29 : out std_logic_vector( 8-1 downto 0 );
    out28 : out std_logic_vector( 8-1 downto 0 );
    out27 : out std_logic_vector( 8-1 downto 0 );
    out26 : out std_logic_vector( 8-1 downto 0 );
    out25 : out std_logic_vector( 8-1 downto 0 );
    out24 : out std_logic_vector( 8-1 downto 0 );
    out23 : out std_logic_vector( 8-1 downto 0 );
    out22 : out std_logic_vector( 8-1 downto 0 );
    out21 : out std_logic_vector( 8-1 downto 0 );
    out20 : out std_logic_vector( 8-1 downto 0 );
    out19 : out std_logic_vector( 8-1 downto 0 );
    out18 : out std_logic_vector( 8-1 downto 0 );
    out17 : out std_logic_vector( 8-1 downto 0 );
    out16 : out std_logic_vector( 8-1 downto 0 );
    out15 : out std_logic_vector( 8-1 downto 0 );
    out14 : out std_logic_vector( 8-1 downto 0 );
    out13 : out std_logic_vector( 8-1 downto 0 );
    out12 : out std_logic_vector( 8-1 downto 0 );
    out11 : out std_logic_vector( 8-1 downto 0 );
    out10 : out std_logic_vector( 8-1 downto 0 );
    out9 : out std_logic_vector( 8-1 downto 0 );
    out8 : out std_logic_vector( 8-1 downto 0 );
    out7 : out std_logic_vector( 8-1 downto 0 );
    out6 : out std_logic_vector( 8-1 downto 0 );
    out5 : out std_logic_vector( 8-1 downto 0 );
    out4 : out std_logic_vector( 8-1 downto 0 );
    out3 : out std_logic_vector( 8-1 downto 0 );
    out2 : out std_logic_vector( 8-1 downto 0 );
    lsb_out1 : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_bus_expand;
architecture structural of pfb_fir_1024c_32i_core_bus_expand is 
  signal reinterpret15_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret32_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret31_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret30_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret29_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret28_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret27_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret26_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret25_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret24_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret23_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret21_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice20_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice25_y_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal pol_in_net : std_logic_vector( 256-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice16_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice32_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice31_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice30_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice29_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice28_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice27_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice26_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice24_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice23_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice22_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice18_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 8-1 downto 0 );
begin
  msb_out32 <= reinterpret32_output_port_net;
  out31 <= reinterpret31_output_port_net;
  out30 <= reinterpret30_output_port_net;
  out29 <= reinterpret29_output_port_net;
  out28 <= reinterpret28_output_port_net;
  out27 <= reinterpret27_output_port_net;
  out26 <= reinterpret26_output_port_net;
  out25 <= reinterpret25_output_port_net;
  out24 <= reinterpret24_output_port_net;
  out23 <= reinterpret23_output_port_net;
  out22 <= reinterpret22_output_port_net;
  out21 <= reinterpret21_output_port_net;
  out20 <= reinterpret20_output_port_net;
  out19 <= reinterpret19_output_port_net;
  out18 <= reinterpret18_output_port_net;
  out17 <= reinterpret17_output_port_net;
  out16 <= reinterpret16_output_port_net;
  out15 <= reinterpret15_output_port_net;
  out14 <= reinterpret14_output_port_net;
  out13 <= reinterpret13_output_port_net;
  out12 <= reinterpret12_output_port_net;
  out11 <= reinterpret11_output_port_net;
  out10 <= reinterpret10_output_port_net;
  out9 <= reinterpret9_output_port_net;
  out8 <= reinterpret8_output_port_net;
  out7 <= reinterpret7_output_port_net;
  out6 <= reinterpret6_output_port_net;
  out5 <= reinterpret5_output_port_net;
  out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  pol_in_net <= bus_in;
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice10_y_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret15 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice15_y_net,
    output_port => reinterpret15_output_port_net
  );
  reinterpret16 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice16_y_net,
    output_port => reinterpret16_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice9_y_net,
    output_port => reinterpret9_output_port_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice1_y_net
  );
  slice10 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 72,
    new_msb => 79,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice10_y_net
  );
  slice11 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 80,
    new_msb => 87,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 88,
    new_msb => 95,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 96,
    new_msb => 103,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 104,
    new_msb => 111,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice14_y_net
  );
  slice15 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 112,
    new_msb => 119,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice15_y_net
  );
  slice16 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 120,
    new_msb => 127,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice16_y_net
  );
  slice2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 15,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 16,
    new_msb => 23,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 24,
    new_msb => 31,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 32,
    new_msb => 39,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 47,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 48,
    new_msb => 55,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 56,
    new_msb => 63,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 64,
    new_msb => 71,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice9_y_net
  );
  slice32 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 248,
    new_msb => 255,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice32_y_net
  );
  reinterpret32 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice32_y_net,
    output_port => reinterpret32_output_port_net
  );
  slice31 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 240,
    new_msb => 247,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice31_y_net
  );
  reinterpret31 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice31_y_net,
    output_port => reinterpret31_output_port_net
  );
  slice30 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 232,
    new_msb => 239,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice30_y_net
  );
  reinterpret30 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice30_y_net,
    output_port => reinterpret30_output_port_net
  );
  slice29 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 224,
    new_msb => 231,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice29_y_net
  );
  reinterpret29 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice29_y_net,
    output_port => reinterpret29_output_port_net
  );
  slice28 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 216,
    new_msb => 223,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice28_y_net
  );
  reinterpret28 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice28_y_net,
    output_port => reinterpret28_output_port_net
  );
  slice27 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 208,
    new_msb => 215,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice27_y_net
  );
  reinterpret27 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice27_y_net,
    output_port => reinterpret27_output_port_net
  );
  slice26 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 200,
    new_msb => 207,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice26_y_net
  );
  reinterpret26 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice26_y_net,
    output_port => reinterpret26_output_port_net
  );
  slice25 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 192,
    new_msb => 199,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice25_y_net
  );
  reinterpret25 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice25_y_net,
    output_port => reinterpret25_output_port_net
  );
  slice24 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 184,
    new_msb => 191,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice24_y_net
  );
  reinterpret24 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice24_y_net,
    output_port => reinterpret24_output_port_net
  );
  slice23 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 176,
    new_msb => 183,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice23_y_net
  );
  reinterpret23 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice23_y_net,
    output_port => reinterpret23_output_port_net
  );
  slice22 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 168,
    new_msb => 175,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice22_y_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice22_y_net,
    output_port => reinterpret22_output_port_net
  );
  slice21 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 160,
    new_msb => 167,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice21_y_net
  );
  reinterpret21 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice21_y_net,
    output_port => reinterpret21_output_port_net
  );
  slice20 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 152,
    new_msb => 159,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice20_y_net
  );
  reinterpret20 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice20_y_net,
    output_port => reinterpret20_output_port_net
  );
  slice19 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 144,
    new_msb => 151,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice19_y_net
  );
  reinterpret19 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice19_y_net,
    output_port => reinterpret19_output_port_net
  );
  slice18 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 136,
    new_msb => 143,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice18_y_net
  );
  reinterpret18 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice18_y_net,
    output_port => reinterpret18_output_port_net
  );
  slice17 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 128,
    new_msb => 135,
    x_width => 256,
    y_width => 8
  )
  port map (
    x => pol_in_net,
    y => slice17_y_net
  );
  reinterpret17 : entity xil_defaultlib.sysgen_reinterpret_f09344aa8b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice17_y_net,
    output_port => reinterpret17_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_1 is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_1;
architecture structural of pfb_fir_1024c_32i_core_adder_1_1 is 
  signal sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  sync_out <= sync_delay_q_net;
  dout <= addr7_s_net;
  delay_q_net <= sync;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  sync_delay_x216 : entity xil_defaultlib.sysgen_delay_683e4d6039 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => sync_delay_q_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_10
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_10 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_10;
architecture structural of pfb_fir_1024c_32i_core_adder_1_10 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_11
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_11 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_11;
architecture structural of pfb_fir_1024c_32i_core_adder_1_11 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_12
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_12 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_12;
architecture structural of pfb_fir_1024c_32i_core_adder_1_12 is 
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_13
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_13 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_13;
architecture structural of pfb_fir_1024c_32i_core_adder_1_13 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_14
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_14 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_14;
architecture structural of pfb_fir_1024c_32i_core_adder_1_14 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_15
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_15 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_15;
architecture structural of pfb_fir_1024c_32i_core_adder_1_15 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_16
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_16 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_16;
architecture structural of pfb_fir_1024c_32i_core_adder_1_16 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_17
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_17 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_17;
architecture structural of pfb_fir_1024c_32i_core_adder_1_17 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_18
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_18 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_18;
architecture structural of pfb_fir_1024c_32i_core_adder_1_18 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_19
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_19 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_19;
architecture structural of pfb_fir_1024c_32i_core_adder_1_19 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_2 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_2;
architecture structural of pfb_fir_1024c_32i_core_adder_1_2 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_20
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_20 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_20;
architecture structural of pfb_fir_1024c_32i_core_adder_1_20 is 
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_21
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_21 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_21;
architecture structural of pfb_fir_1024c_32i_core_adder_1_21 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_22
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_22 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_22;
architecture structural of pfb_fir_1024c_32i_core_adder_1_22 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_23
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_23 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_23;
architecture structural of pfb_fir_1024c_32i_core_adder_1_23 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_24
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_24 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_24;
architecture structural of pfb_fir_1024c_32i_core_adder_1_24 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_25
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_25 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_25;
architecture structural of pfb_fir_1024c_32i_core_adder_1_25 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_26
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_26 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_26;
architecture structural of pfb_fir_1024c_32i_core_adder_1_26 is 
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_27
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_27 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_27;
architecture structural of pfb_fir_1024c_32i_core_adder_1_27 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_28
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_28 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_28;
architecture structural of pfb_fir_1024c_32i_core_adder_1_28 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_29
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_29 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_29;
architecture structural of pfb_fir_1024c_32i_core_adder_1_29 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_3 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_3;
architecture structural of pfb_fir_1024c_32i_core_adder_1_3 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_30
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_30 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_30;
architecture structural of pfb_fir_1024c_32i_core_adder_1_30 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_31
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_31 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_31;
architecture structural of pfb_fir_1024c_32i_core_adder_1_31 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_32
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_32 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_32;
architecture structural of pfb_fir_1024c_32i_core_adder_1_32 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_4 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_4;
architecture structural of pfb_fir_1024c_32i_core_adder_1_4 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_5 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_5;
architecture structural of pfb_fir_1024c_32i_core_adder_1_5 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_6 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_6;
architecture structural of pfb_fir_1024c_32i_core_adder_1_6 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_7 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_7;
architecture structural of pfb_fir_1024c_32i_core_adder_1_7 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_8 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_8;
architecture structural of pfb_fir_1024c_32i_core_adder_1_8 is 
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/adder_1_9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_adder_1_9 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    din3 : in std_logic_vector( 26-1 downto 0 );
    din4 : in std_logic_vector( 26-1 downto 0 );
    din5 : in std_logic_vector( 26-1 downto 0 );
    din6 : in std_logic_vector( 26-1 downto 0 );
    din7 : in std_logic_vector( 26-1 downto 0 );
    din8 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_adder_1_9;
architecture structural of pfb_fir_1024c_32i_core_adder_1_9 is 
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr2_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr3_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr4_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr5_s_net : std_logic_vector( 26-1 downto 0 );
  signal addr6_s_net : std_logic_vector( 26-1 downto 0 );
begin
  dout <= addr7_s_net;
  mult_p_net <= din1;
  mult_p_net_x1 <= din2;
  mult_p_net_x2 <= din3;
  mult_p_net_x3 <= din4;
  mult_p_net_x4 <= din5;
  mult_p_net_x5 <= din6;
  mult_p_net_x6 <= din7;
  mult_p_net_x0 <= din8;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net,
    b => mult_p_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
  addr2 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x2,
    b => mult_p_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addr2_s_net
  );
  addr3 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x4,
    b => mult_p_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addr3_s_net
  );
  addr4 : entity xil_defaultlib.sysgen_addsub_e1edfb2958 
  port map (
    clr => '0',
    a => mult_p_net_x6,
    b => mult_p_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addr4_s_net
  );
  addr5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr1_s_net,
    b => addr2_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr5_s_net
  );
  addr6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr3_s_net,
    b => addr4_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr6_s_net
  );
  addr7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 26,
    b_arith => xlSigned,
    b_bin_pt => 24,
    b_width => 26,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 27,
    core_name0 => "pfb_fir_1024c_32i_core_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 27,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 24,
    s_width => 26
  )
  port map (
    clr => '0',
    en => "1",
    a => addr5_s_net,
    b => addr6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addr7_s_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in10_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in10_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in10_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in10_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret23_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret23_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret23_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_1e23e0_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_275636_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_2c6ce7_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_f4b4f4_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_283da9_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_3767c8_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e2003f_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_3c1d5d_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in10_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x109 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x109;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x109 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in10_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in10_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in10_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in10_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x109 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in10_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in10_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in10_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in10_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in10_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x108 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x108;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x108 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in10_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in10_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in10_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in10_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x108 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in10_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x107 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x107;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x107 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in10_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in10_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in10_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in10_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x107 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in10_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x192 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x192;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x192 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in10_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in10_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in10_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in10_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x192 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in10_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x191 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x191;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x191 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in10_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in10_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in10_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in10_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x191 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in10_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x187 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x187;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x187 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in10_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in10_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in10_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in10_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x187 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in10_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x190 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x190;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x190 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in10_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in10_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in10_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in10_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x190 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in11_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in11_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in11_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in11_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret22_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret22_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_79c942_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_2a5581_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_6a20f1_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_3593d4_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_72b343_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_720c31_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_ad3270_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_f8d22a_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in11_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x106 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x106;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x106 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in11_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in11_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in11_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in11_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x106 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in11_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in11_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in11_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in11_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in11_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x100 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x100;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x100 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in11_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in11_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in11_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in11_tap2 is 
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x100 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in11_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x99 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x99;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x99 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in11_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in11_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in11_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in11_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x99 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in11_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x189 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x189;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x189 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in11_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in11_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in11_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in11_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x189 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in11_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x188 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x188;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x188 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in11_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in11_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in11_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in11_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x188 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in11_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x199 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x199;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x199 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in11_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in11_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in11_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in11_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x199 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in11_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x198 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x198;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x198 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in11_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in11_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in11_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in11_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x198 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in12_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in12_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in12_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in12_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret21_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret21_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret21_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b4a5a7_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_2b1efe_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_0b0ed5_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_32035c_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_d53bbc_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_3c4aba_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_114867_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_59b0a1_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in12_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x98 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x98;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x98 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in12_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in12_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in12_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in12_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x98 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in12_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in12_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in12_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in12_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in12_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x96 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x96;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x96 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in12_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in12_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in12_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in12_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x96 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in12_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x95 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x95;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x95 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in12_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in12_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in12_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in12_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x95 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in12_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x197 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x197;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x197 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in12_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in12_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in12_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in12_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x197 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in12_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x196 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x196;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x196 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in12_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in12_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in12_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in12_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x196 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in12_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x195 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x195;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x195 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in12_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in12_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in12_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in12_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x195 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in12_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x194 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x194;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x194 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in12_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in12_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in12_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in12_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x194 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in13_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in13_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in13_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in13_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret20_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret20_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e82ddc_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_4306e5_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_45c35c_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a85d21_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_5557fb_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_4d0b09_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_dea56b_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_cd7cff_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in13_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x97 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x97;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x97 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in13_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in13_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in13_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in13_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x97 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in13_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in13_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in13_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in13_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in13_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x105 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x105;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x105 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in13_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in13_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in13_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in13_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x105 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in13_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x104 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x104;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x104 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in13_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in13_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in13_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in13_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x104 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in13_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x180 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x180;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x180 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in13_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in13_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in13_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in13_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x180 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in13_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x179 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x179;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x179 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in13_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in13_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in13_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in13_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x179 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in13_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x178 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x178;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x178 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in13_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in13_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in13_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in13_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x178 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in13_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x174 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x174;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x174 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in13_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in13_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in13_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in13_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x174 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in14_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in14_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in14_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in14_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret19_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret19_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_6169aa_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c0e68d_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_2f70ca_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c9811a_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c39a0c_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_9495ef_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b6c489_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c2b7c3_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in14_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x103 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x103;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x103 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in14_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in14_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in14_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in14_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x103 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in14_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in14_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in14_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in14_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in14_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x102 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x102;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x102 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in14_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in14_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in14_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in14_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x102 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in14_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x101 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x101;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x101 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in14_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in14_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in14_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in14_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x101 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in14_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x177 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x177;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x177 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in14_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in14_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in14_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in14_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x177 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in14_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x176 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x176;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x176 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in14_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in14_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in14_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in14_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x176 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in14_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x175 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x175;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x175 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in14_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in14_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in14_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in14_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x175 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in14_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x186 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x186;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x186 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in14_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in14_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in14_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in14_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x186 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in15_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in15_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in15_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in15_coeffs is 
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret18_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret18_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_24aa47_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_74ebb7_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_80d576_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_dc8b23_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_d43648_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_0979a0_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_cfea2e_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_8d01fd_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in15_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x124 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x124;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x124 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in15_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in15_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in15_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in15_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x124 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in15_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in15_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in15_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in15_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in15_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x123 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x123;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x123 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in15_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in15_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in15_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in15_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x123 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in15_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x122 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x122;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x122 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in15_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in15_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in15_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in15_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x122 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in15_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x185 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x185;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x185 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in15_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in15_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in15_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in15_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x185 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in15_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x184 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x184;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x184 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in15_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in15_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in15_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in15_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x184 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in15_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x183 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x183;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x183 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in15_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in15_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in15_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in15_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x183 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in15_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x182 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x182;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x182 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in15_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in15_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in15_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in15_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x182 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in16_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in16_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in16_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in16_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret17_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret17_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_358abe_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_392ba9_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_9cb543_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_627143_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b7510a_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_2697b4_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_91b408_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_bc9f44_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in16_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x121 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x121;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x121 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in16_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in16_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in16_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in16_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x121 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in16_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in16_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in16_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in16_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in16_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x120 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x120;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x120 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in16_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in16_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in16_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in16_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x120 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in16_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x129 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x129;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x129 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in16_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in16_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in16_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in16_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x129 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in16_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x181 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x181;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x181 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in16_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in16_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in16_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in16_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x181 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in16_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x208 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x208;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x208 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in16_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in16_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in16_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in16_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x208 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in16_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x216 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x216;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x216 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in16_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in16_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in16_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in16_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x216 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in16_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x215 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x215;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x215 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in16_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in16_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in16_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in16_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x215 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in17_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in17_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in17_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in17_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret16_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret16_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_0dc670_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_6b32b4_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_cade68_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_63b801_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_8b02a9_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_4cfc7f_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_596f2f_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c5d5ab_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in17_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x214 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x214;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x214 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in17_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in17_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in17_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in17_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x214 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in17_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in17_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in17_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in17_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in17_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x213 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x213;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x213 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in17_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in17_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in17_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in17_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x213 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in17_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x212 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x212;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x212 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in17_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in17_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in17_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in17_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x212 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in17_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x217 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x217;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x217 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in17_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in17_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in17_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in17_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x217 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in17_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x222 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x222;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x222 is 
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in17_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in17_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in17_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in17_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x222 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in17_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x221 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x221;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x221 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in17_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in17_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in17_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in17_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x221 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in17_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x220 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x220;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x220 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in17_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in17_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in17_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in17_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x220 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in18_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in18_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in18_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in18_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret15_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret15_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c375de_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_960d7e_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_3a90a3_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_2259f8_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b3b631_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_1683d2_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_d330f1_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_9b13e8_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in18_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x219 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x219;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x219 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in18_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in18_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in18_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in18_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x219 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in18_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in18_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in18_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in18_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in18_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x218 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x218;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x218 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in18_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in18_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in18_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in18_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x218 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in18_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x204 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x204;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x204 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in18_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in18_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in18_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in18_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x204 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in18_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x203 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x203;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x203 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in18_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in18_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in18_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in18_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x203 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in18_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x200 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x200;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x200 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in18_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in18_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in18_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in18_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x200 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in18_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x202 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x202;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x202 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in18_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in18_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in18_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in18_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x202 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in18_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x201 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x201;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x201 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in18_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in18_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in18_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in18_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x201 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in19_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in19_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in19_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in19_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret14_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_1ef890_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_8b0361_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_471020_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_0fefbf_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_732310_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c986b9_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_5b9eb4_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_1a7ccd_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in19_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x211 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x211;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x211 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in19_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in19_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in19_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in19_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x211 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in19_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in19_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in19_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in19_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in19_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x210 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x210;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x210 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in19_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in19_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in19_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in19_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x210 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in19_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x209 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x209;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x209 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in19_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in19_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in19_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in19_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x209 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in19_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x207 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x207;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x207 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in19_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in19_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in19_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in19_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x207 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in19_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x206 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x206;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x206 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in19_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in19_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in19_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in19_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x206 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in19_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x205 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x205;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x205 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in19_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in19_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in19_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in19_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x205 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in19_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x146 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x146;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x146 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in19_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in19_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in19_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in19_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x146 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in1_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in1_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in1_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret32_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  sync_out <= delay_q_net;
  coeff <= register_q_net;
  reinterpret32_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret32_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_798422_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_07409a_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_408e57_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e40337_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_48b2f0_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c2c678_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_8ca778_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_7633a1_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x128 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x128;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x128 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_first_tap/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_sync_delay_x5 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_sync_delay_x5;
architecture structural of pfb_fir_1024c_32i_core_sync_delay_x5 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 7-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_2dd25eb4dd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_9b7f6b8fbe 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_546cead94e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 7
  )
  port map (
    rst => "0",
    clr => '0',
    load => delay_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_a2c1b85bd5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => delay_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_1e87343619 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => delay_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity xil_defaultlib.sysgen_relational_f026b4c4b2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_77bf208030 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in1_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in1_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in1_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  sync_out <= mux_y_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x128 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  sync_delay_x216 : entity xil_defaultlib.pfb_fir_1024c_32i_core_sync_delay_x5 
  port map (
    in_x0 => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in1_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in1_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in1_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  sync_out <= delay_q_net;
  d1_q_net <= din;
  mux_y_net <= sync;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x127 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x127;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x127 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap2/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_sync_delay_x4 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_sync_delay_x4;
architecture structural of pfb_fir_1024c_32i_core_sync_delay_x4 is 
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 7-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net_x0;
  mux_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_2dd25eb4dd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_9b7f6b8fbe 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_546cead94e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 7
  )
  port map (
    rst => "0",
    clr => '0',
    load => mux_y_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_a2c1b85bd5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_1e87343619 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => mux_y_net,
    d1 => relational_op_net,
    y => mux_y_net_x0
  );
  relational : entity xil_defaultlib.sysgen_relational_f026b4c4b2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_77bf208030 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in1_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in1_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in1_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  sync_out <= mux_y_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  mux_y_net <= sync;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x127 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  sync_delay_x216 : entity xil_defaultlib.pfb_fir_1024c_32i_core_sync_delay_x4 
  port map (
    in_x0 => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x126 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x126;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x126 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap3/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_sync_delay_x3 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_sync_delay_x3;
architecture structural of pfb_fir_1024c_32i_core_sync_delay_x3 is 
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 7-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net_x0;
  mux_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_2dd25eb4dd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_9b7f6b8fbe 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_546cead94e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 7
  )
  port map (
    rst => "0",
    clr => '0',
    load => mux_y_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_a2c1b85bd5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_1e87343619 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => mux_y_net,
    d1 => relational_op_net,
    y => mux_y_net_x0
  );
  relational : entity xil_defaultlib.sysgen_relational_f026b4c4b2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_77bf208030 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in1_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in1_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in1_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  sync_out <= mux_y_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  mux_y_net <= sync;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x126 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  sync_delay_x216 : entity xil_defaultlib.pfb_fir_1024c_32i_core_sync_delay_x3 
  port map (
    in_x0 => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x47 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x47;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x47 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap4/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_sync_delay_x1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_sync_delay_x1;
architecture structural of pfb_fir_1024c_32i_core_sync_delay_x1 is 
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 7-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net_x0;
  mux_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_2dd25eb4dd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_9b7f6b8fbe 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_546cead94e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 7
  )
  port map (
    rst => "0",
    clr => '0',
    load => mux_y_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_a2c1b85bd5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_1e87343619 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => mux_y_net,
    d1 => relational_op_net,
    y => mux_y_net_x0
  );
  relational : entity xil_defaultlib.sysgen_relational_f026b4c4b2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_77bf208030 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in1_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in1_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in1_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  sync_out <= mux_y_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  mux_y_net <= sync;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x47 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  sync_delay_x216 : entity xil_defaultlib.pfb_fir_1024c_32i_core_sync_delay_x1 
  port map (
    in_x0 => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x50 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x50;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x50 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap5/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_sync_delay_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_sync_delay_x0;
architecture structural of pfb_fir_1024c_32i_core_sync_delay_x0 is 
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 7-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net_x0;
  mux_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_2dd25eb4dd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_9b7f6b8fbe 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_546cead94e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 7
  )
  port map (
    rst => "0",
    clr => '0',
    load => mux_y_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_a2c1b85bd5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_1e87343619 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => mux_y_net,
    d1 => relational_op_net,
    y => mux_y_net_x0
  );
  relational : entity xil_defaultlib.sysgen_relational_f026b4c4b2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_77bf208030 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in1_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in1_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in1_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  sync_out <= mux_y_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  mux_y_net <= sync;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x50 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  sync_delay_x216 : entity xil_defaultlib.pfb_fir_1024c_32i_core_sync_delay_x0 
  port map (
    in_x0 => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x49 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x49;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x49 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap6/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_sync_delay is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_sync_delay;
architecture structural of pfb_fir_1024c_32i_core_sync_delay is 
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 7-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net_x0;
  mux_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_2dd25eb4dd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_9b7f6b8fbe 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_546cead94e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 7
  )
  port map (
    rst => "0",
    clr => '0',
    load => mux_y_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_a2c1b85bd5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_1e87343619 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => mux_y_net,
    d1 => relational_op_net,
    y => mux_y_net_x0
  );
  relational : entity xil_defaultlib.sysgen_relational_f026b4c4b2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_77bf208030 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in1_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in1_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in1_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  sync_out <= mux_y_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  mux_y_net <= sync;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x49 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  sync_delay_x216 : entity xil_defaultlib.pfb_fir_1024c_32i_core_sync_delay 
  port map (
    in_x0 => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x48 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x48;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x48 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap7/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_sync_delay_x2 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_sync_delay_x2;
architecture structural of pfb_fir_1024c_32i_core_sync_delay_x2 is 
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 7-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net_x0;
  mux_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_2dd25eb4dd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_9b7f6b8fbe 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_546cead94e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 7
  )
  port map (
    rst => "0",
    clr => '0',
    load => mux_y_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_a2c1b85bd5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_1e87343619 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => mux_y_net,
    d1 => relational_op_net,
    y => mux_y_net_x0
  );
  relational : entity xil_defaultlib.sysgen_relational_f026b4c4b2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_77bf208030 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in1_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in1_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in1_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in1_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  sync_out <= mux_y_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  mux_y_net <= sync;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x48 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  sync_delay_x216 : entity xil_defaultlib.pfb_fir_1024c_32i_core_sync_delay_x2 
  port map (
    in_x0 => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in20_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in20_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in20_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in20_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret13_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b8ee9d_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_1aaa6b_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_65bba2_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_941a07_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_9f1156_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_2169e2_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e6ce40_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a7c81d_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in20_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x145 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x145;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x145 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in20_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in20_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in20_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in20_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x145 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in20_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in20_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in20_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in20_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in20_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x143 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x143;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x143 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in20_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in20_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in20_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in20_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x143 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in20_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x142 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x142;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x142 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in20_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in20_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in20_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in20_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x142 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in20_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x141 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x141;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x141 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in20_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in20_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in20_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in20_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x141 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in20_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x144 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x144;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x144 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in20_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in20_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in20_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in20_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x144 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in20_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x151 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x151;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x151 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in20_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in20_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in20_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in20_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x151 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in20_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x150 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x150;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x150 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in20_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in20_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in20_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in20_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x150 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in21_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in21_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in21_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in21_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret12_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_6316c8_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_d5bdb5_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_ea9915_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_918ea4_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c6dbe4_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b7849a_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_026411_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_be9b0d_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in21_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x149 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x149;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x149 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in21_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in21_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in21_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in21_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x149 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in21_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in21_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in21_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in21_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in21_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x148 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x148;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x148 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in21_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in21_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in21_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in21_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x148 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in21_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x147 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x147;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x147 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in21_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in21_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in21_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in21_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x147 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in21_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x135 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x135;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x135 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in21_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in21_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in21_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in21_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x135 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in21_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x134 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x134;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x134 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in21_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in21_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in21_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in21_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x134 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in21_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x133 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x133;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x133 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in21_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in21_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in21_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in21_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x133 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in21_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x131 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x131;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x131 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in21_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in21_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in21_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in21_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x131 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in22_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in22_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in22_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in22_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret11_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_3f485a_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_988274_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_f4705a_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_71eda3_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_bd28a7_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_ab6224_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c15522_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_987c85_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in22_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x130 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x130;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x130 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in22_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in22_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in22_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in22_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x130 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in22_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in22_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in22_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in22_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in22_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x132 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x132;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x132 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in22_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in22_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in22_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in22_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x132 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in22_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x140 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x140;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x140 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in22_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in22_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in22_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in22_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x140 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in22_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x139 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x139;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x139 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in22_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in22_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in22_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in22_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x139 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in22_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x136 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x136;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x136 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in22_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in22_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in22_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in22_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x136 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in22_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x138 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x138;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x138 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in22_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in22_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in22_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in22_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x138 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in22_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x137 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x137;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x137 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in22_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in22_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in22_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in22_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x137 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in23_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in23_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in23_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in23_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret10_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret10_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_5846c4_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a97e40_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_8f8de2_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_92cc81_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c25162_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_cc29d3_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e0dda0_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_96a5e7_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in23_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x168 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x168;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x168 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in23_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in23_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in23_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in23_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x168 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in23_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in23_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in23_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in23_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in23_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x167 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x167;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x167 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in23_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in23_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in23_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in23_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x167 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in23_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x166 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x166;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x166 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in23_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in23_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in23_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in23_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x166 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in23_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x165 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x165;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x165 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in23_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in23_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in23_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in23_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x165 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in23_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x164 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x164;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x164 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in23_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in23_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in23_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in23_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x164 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in23_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x163 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x163;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x163 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in23_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in23_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in23_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in23_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x163 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in23_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x173 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x173;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x173 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in23_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in23_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in23_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in23_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x173 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in24_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in24_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in24_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in24_coeffs is 
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret9_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret9_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_ed4ca8_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_f5f6cd_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_9ebdbb_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_f73f8b_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_cf60fe_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_997b2f_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_f4981d_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e8aa52_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in24_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x172 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x172;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x172 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in24_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in24_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in24_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in24_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x172 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in24_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in24_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in24_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in24_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in24_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x171 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x171;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x171 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in24_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in24_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in24_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in24_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x171 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in24_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x170 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x170;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x170 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in24_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in24_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in24_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in24_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x170 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in24_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x169 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x169;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x169 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in24_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in24_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in24_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in24_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x169 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in24_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x159 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x159;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x159 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in24_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in24_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in24_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in24_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x159 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in24_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x156 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x156;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x156 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in24_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in24_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in24_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in24_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x156 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in24_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x155 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x155;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x155 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in24_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in24_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in24_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in24_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x155 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in25_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in25_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in25_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in25_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret8_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret8_output_port_net_x0 <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret8_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_4df2fd_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_af1025_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_dc1631_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_ec8ffa_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_9817d8_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_582a24_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c5a5b6_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_fd6ad8_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in25_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x154 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x154;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x154 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in25_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in25_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in25_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in25_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x154 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in25_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in25_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in25_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in25_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in25_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x153 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x153;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x153 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in25_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in25_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in25_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in25_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x153 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in25_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x152 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x152;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x152 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in25_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in25_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in25_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in25_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x152 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in25_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x162 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x162;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x162 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in25_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in25_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in25_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in25_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x162 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in25_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x161 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x161;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x161 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in25_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in25_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in25_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in25_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x161 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in25_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x160 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x160;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x160 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in25_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in25_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in25_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in25_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x160 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in25_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x158 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x158;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x158 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in25_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in25_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in25_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in25_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x158 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in26_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in26_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in26_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in26_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret7_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret7_output_port_net_x0 <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret7_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_78e36c_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a469d1_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_dcfa20_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_7c1a74_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_70d58c_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_012dd3_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_87b6ea_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_f0ed96_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in26_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x157 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x157;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x157 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in26_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in26_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in26_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in26_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x157 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in26_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in26_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in26_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in26_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in26_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x2;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x2 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in26_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in26_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in26_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in26_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x2 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in26_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x18 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x18;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x18 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in26_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in26_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in26_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in26_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x18 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in26_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x17 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x17;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x17 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in26_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in26_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in26_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in26_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x17 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in26_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x16 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x16;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x16 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in26_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in26_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in26_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in26_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x16 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in26_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x15 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x15;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x15 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in26_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in26_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in26_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in26_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x15 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in26_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x14 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x14;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x14 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in26_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in26_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in26_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in26_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x14 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in27_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in27_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in27_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in27_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret6_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret6_output_port_net_x0 <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret6_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e247aa_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e06352_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a175ff_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_db4dae_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_23066c_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_672383_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e5734e_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_6c57b3_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in27_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x24 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x24;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x24 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in27_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in27_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in27_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in27_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x24 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in27_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in27_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in27_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in27_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in27_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x23 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x23;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x23 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in27_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in27_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in27_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in27_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x23 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in27_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x19 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x19;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x19 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in27_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in27_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in27_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in27_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x19 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in27_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x22 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x22;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x22 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in27_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in27_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in27_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in27_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x22 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in27_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x21 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x21;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x21 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in27_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in27_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in27_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in27_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x21 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in27_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x20 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x20;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x20 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in27_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in27_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in27_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in27_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x20 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in27_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x8 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x8;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x8 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in27_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in27_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in27_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in27_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x8 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in28_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in28_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in28_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in28_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret5_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret5_output_port_net_x0 <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret5_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_836a94_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_fc32b3_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_49b888_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_53bed4_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_6a8f5c_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b6bd8e_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_5104ac_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_aa0cf6_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in28_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x7;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x7 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in28_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in28_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in28_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in28_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x7 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in28_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in28_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in28_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in28_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in28_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x5;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x5 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in28_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in28_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in28_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in28_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x5 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in28_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x4;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x4 is 
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in28_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in28_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in28_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in28_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x4 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in28_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x3;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x3 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in28_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in28_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in28_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in28_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x3 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in28_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x6;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x6 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in28_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in28_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in28_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in28_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x6 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in28_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x13 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x13;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x13 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in28_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in28_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in28_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in28_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x13 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in28_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x12 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x12;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x12 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in28_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in28_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in28_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in28_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x12 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in29_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in29_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in29_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in29_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret4_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net_x0,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_934403_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_7fec89_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_aa2b06_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e4cb5e_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net_x0
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_22cb26_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_f79f8f_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_813378_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_5aa73d_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in29_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x11 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x11;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x11 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in29_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in29_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in29_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in29_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x11 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in29_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in29_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in29_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in29_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in29_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x10 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x10;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x10 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in29_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in29_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in29_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in29_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x10 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in29_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x9 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x9;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x9 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in29_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in29_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in29_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in29_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x9 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in29_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x40 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x40;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x40 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in29_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in29_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in29_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in29_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x40 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in29_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x39 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x39;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x39 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in29_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in29_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in29_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in29_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x39 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in29_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x38 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x38;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x38 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in29_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in29_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in29_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in29_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x38 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in29_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x37 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x37;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x37 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in29_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in29_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in29_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in29_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x37 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in2_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in2_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in2_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in2_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret31_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret31_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret31_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_6f7408_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_49df34_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_9e6aff_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_67fec1_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_37ed28_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e042a4_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_c9e0e0_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_5a9ac9_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in2_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x125 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x125;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x125 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in2_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in2_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in2_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in2_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x125 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in2_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in2_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in2_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in2_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in2_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x114 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x114;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x114 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in2_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in2_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in2_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in2_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x114 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in2_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x113 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x113;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x113 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in2_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in2_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in2_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in2_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x113 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in2_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x58 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x58;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x58 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in2_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in2_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in2_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in2_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x58 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in2_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x57 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x57;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x57 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in2_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in2_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in2_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in2_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x57 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in2_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x56 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x56;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x56 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in2_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in2_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in2_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in2_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x56 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in2_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x55 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x55;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x55 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in2_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in2_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in2_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in2_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x55 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in30_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in30_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in30_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in30_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret3_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net_x0,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b33f59_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_eacc80_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_73caf0_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a7b155_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net_x0
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_5cd922_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_1fbc09_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_aad6a0_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e7564d_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in30_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x36 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x36;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x36 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in30_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in30_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in30_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in30_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x36 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in30_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in30_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in30_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in30_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in30_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x46 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x46;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x46 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in30_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in30_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in30_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in30_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x46 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in30_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x45 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x45;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x45 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in30_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in30_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in30_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in30_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x45 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in30_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x44 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x44;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x44 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in30_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in30_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in30_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in30_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x44 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in30_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x43 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x43;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x43 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in30_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in30_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in30_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in30_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x43 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in30_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x42 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x42;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x42 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in30_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in30_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in30_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in30_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x42 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in30_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x41 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x41;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x41 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in30_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in30_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in30_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in30_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x41 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in31_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in31_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in31_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in31_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret2_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net_x0,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_5a7a93_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_052c0e_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_9f379d_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_adf196_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net_x0
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_d8f62d_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_8d58a2_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_2011ba_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e5a737_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in31_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x30 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x30;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x30 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in31_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in31_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in31_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in31_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x30 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in31_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in31_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in31_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in31_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in31_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x29 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x29;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x29 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in31_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in31_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in31_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in31_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x29 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in31_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x25 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x25;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x25 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in31_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in31_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in31_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in31_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x25 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in31_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x28 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x28;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x28 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in31_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in31_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in31_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in31_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x28 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in31_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x27 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x27;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x27 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in31_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in31_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in31_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in31_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x27 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in31_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x26 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x26;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x26 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in31_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in31_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in31_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in31_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x26 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in31_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x35 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x35;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x35 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in31_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in31_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in31_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in31_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x35 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in32_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in32_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in32_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in32_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret1_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_1360da_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a25e15_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_9f3306_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_08b06f_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_5f7d7c_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_3ec2fa_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_ec3b79_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_7df444_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in32_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x34 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x34;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x34 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in32_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in32_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in32_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in32_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x34 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in32_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in32_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in32_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in32_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in32_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x33 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x33;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x33 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in32_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in32_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in32_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in32_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x33 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in32_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x32 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x32;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x32 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in32_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in32_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in32_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in32_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x32 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in32_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x31 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x31;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x31 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in32_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in32_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in32_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in32_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x31 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in32_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram;
architecture structural of pfb_fir_1024c_32i_core_delay_bram is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in32_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in32_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in32_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in32_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in32_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x1 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x1;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x1 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in32_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in32_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in32_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in32_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x1 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in32_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x0 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x0;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x0 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in32_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in32_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in32_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in32_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x0 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in3_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in3_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in3_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in3_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret30_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret30_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret30_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_eafed2_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_bdc67c_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_1ac24b_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_d32cd0_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_def008_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a6b466_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_ccc67e_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_912423_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in3_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x110 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x110;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x110 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in3_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in3_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in3_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in3_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x110 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in3_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in3_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in3_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in3_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in3_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x112 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x112;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x112 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in3_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in3_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in3_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in3_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x112 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in3_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x111 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x111;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x111 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in3_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in3_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in3_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in3_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x111 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in3_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x54 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x54;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x54 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in3_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in3_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in3_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in3_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x54 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in3_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x53 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x53;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x53 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in3_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in3_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in3_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in3_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x53 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in3_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x87 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x87;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x87 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in3_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in3_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in3_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in3_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x87 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in3_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x86 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x86;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x86 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in3_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in3_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in3_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in3_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x86 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in4_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in4_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in4_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in4_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret29_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret29_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret29_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_882de6_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_aa54d6_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_fb3ceb_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_21626a_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a9b4c1_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_6a9f65_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e3389f_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_9c502c_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in4_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x119 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x119;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x119 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in4_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in4_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in4_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in4_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x119 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in4_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in4_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in4_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in4_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in4_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x118 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x118;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x118 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in4_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in4_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in4_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in4_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x118 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in4_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x117 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x117;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x117 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in4_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in4_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in4_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in4_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x117 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in4_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x85 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x85;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x85 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in4_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in4_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in4_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in4_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x85 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in4_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x83 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x83;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x83 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in4_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in4_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in4_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in4_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x83 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in4_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x82 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x82;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x82 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in4_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in4_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in4_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in4_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x82 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in4_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x81 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x81;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x81 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in4_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in4_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in4_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in4_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x81 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in5_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in5_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in5_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in5_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret28_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret28_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret28_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_9a2f96_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_1c404b_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_6f82c7_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_d21374_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_2599cc_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a06131_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_16b22d_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_465ac1_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in5_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x116 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x116;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x116 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in5_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in5_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in5_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in5_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x116 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in5_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in5_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in5_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in5_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in5_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x115 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x115;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x115 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in5_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in5_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in5_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in5_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x115 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in5_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x92 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x92;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x92 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in5_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in5_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in5_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in5_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x92 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in5_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x84 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x84;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x84 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in5_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in5_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in5_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in5_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x84 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in5_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x94 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x94;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x94 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in5_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in5_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in5_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in5_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x94 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in5_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x93 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x93;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x93 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in5_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in5_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in5_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in5_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x93 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in5_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x88 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x88;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x88 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in5_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in5_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in5_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in5_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x88 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in6_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in6_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in6_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in6_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret27_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret27_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret27_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_825593_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_a86a1d_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_7aa626_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_bc8078_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_7b2bdc_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_5b0f70_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_68c013_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_d2bc38_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in6_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x63 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x63;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x63 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in6_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in6_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in6_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in6_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x63 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in6_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in6_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in6_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in6_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in6_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x62 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x62;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x62 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in6_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in6_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in6_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in6_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x62 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in6_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x60 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x60;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x60 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in6_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in6_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in6_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in6_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x60 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in6_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x91 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x91;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x91 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in6_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in6_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in6_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in6_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x91 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in6_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x90 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x90;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x90 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in6_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in6_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in6_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in6_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x90 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in6_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x89 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x89;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x89 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in6_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in6_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in6_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in6_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x89 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in6_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x74 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x74;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x74 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in6_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in6_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in6_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in6_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x74 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in7_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in7_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in7_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in7_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret26_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret26_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret26_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_820d11_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_ab5dfb_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_02d3ab_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_8c71b2_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b31aa0_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_1ee1c1_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_0bdabf_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_259767_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in7_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x59 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x59;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x59 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in7_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in7_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in7_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in7_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x59 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in7_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in7_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in7_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in7_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in7_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x61 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x61;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x61 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in7_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in7_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in7_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in7_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x61 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in7_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x68 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x68;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x68 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in7_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in7_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in7_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in7_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x68 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in7_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x73 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x73;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x73 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in7_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in7_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in7_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in7_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x73 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in7_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x72 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x72;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x72 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in7_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in7_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in7_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in7_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x72 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in7_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x71 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x71;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x71 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in7_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in7_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in7_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in7_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x71 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in7_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x70 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x70;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x70 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in7_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in7_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in7_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in7_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x70 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in8_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in8_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in8_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in8_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret25_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret25_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret25_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_66b539_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_2a9584_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_e03ac7_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_0fd9bc_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_11d30e_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_7df9f9_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_b5fe28_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_0a62c2_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in8_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x67 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x67;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x67 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in8_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in8_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in8_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in8_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x67 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in8_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in8_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in8_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in8_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in8_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x66 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x66;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x66 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in8_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in8_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in8_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in8_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x66 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in8_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x65 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x65;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x65 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in8_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in8_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in8_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in8_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x65 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in8_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x69 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x69;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x69 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in8_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in8_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in8_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in8_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x69 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in8_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x80 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x80;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x80 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in8_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in8_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in8_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in8_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x80 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in8_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x79 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x79;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x79 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in8_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in8_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in8_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in8_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x79 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in8_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x78 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x78;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x78 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in8_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in8_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in8_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in8_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x78 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in9_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in9_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 144-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in9_coeffs;
architecture structural of pfb_fir_1024c_32i_core_pol1_in9_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret24_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 144-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay3_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay4_q_net : std_logic_vector( 6-1 downto 0 );
  signal fan_delay5_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay6_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay7_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay8_q_net : std_logic_vector( 6-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  reinterpret24_output_port_net <= din;
  slice_y_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_fc6a8af092 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concat_y_net
  );
  counter : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlcounter_free 
  generic map (
    core_name0 => "pfb_fir_1024c_32i_core_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    clr => '0',
    rst => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret24_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_f52688_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_75447a_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_8a77bc_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_14fd20_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  register_x0 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlregister 
  generic map (
    d_width => 144,
    init_value => b"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  fan_delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
  fan_delay3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay3_q_net
  );
  fan_delay4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay4_q_net
  );
  fan_delay5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay5_q_net
  );
  rom5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_f136a1_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay5_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  fan_delay6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay6_q_net
  );
  rom6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_1c189b_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  fan_delay7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay7_q_net
  );
  rom7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_df915f_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  fan_delay8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay8_q_net
  );
  rom8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 18,
    latency => 2,
    mem_init_file => "xpm_390272_vivado.mem",
    mem_size => 1152,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_bd4199265e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in9_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x64 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x64;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x64 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in9_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in9_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    coeffs : in std_logic_vector( 144-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 126-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in9_first_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in9_first_tap is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  delay_q_net <= sync;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x64 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 144,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 143,
    x_width => 144,
    y_width => 126
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in9_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in9_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in9_last_tap;
architecture structural of pfb_fir_1024c_32i_core_pol1_in9_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in9_tap2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x52 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x52;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x52 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in9_tap2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in9_tap2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 126-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 108-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in9_tap2;
architecture structural of pfb_fir_1024c_32i_core_pol1_in9_tap2 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 108-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 126-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x52 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 126,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 125,
    x_width => 126,
    y_width => 108
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in9_tap3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x51 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x51;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x51 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in9_tap3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in9_tap3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 108-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 90-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in9_tap3;
architecture structural of pfb_fir_1024c_32i_core_pol1_in9_tap3 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 90-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 108-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x51 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 108,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 107,
    x_width => 108,
    y_width => 90
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in9_tap4/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x77 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x77;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x77 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in9_tap4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in9_tap4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 90-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 72-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in9_tap4;
architecture structural of pfb_fir_1024c_32i_core_pol1_in9_tap4 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x77 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 90,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 89,
    x_width => 90,
    y_width => 72
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in9_tap5/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x76 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x76;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x76 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in9_tap5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in9_tap5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 54-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in9_tap5;
architecture structural of pfb_fir_1024c_32i_core_pol1_in9_tap5 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 54-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x76 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 71,
    x_width => 72,
    y_width => 54
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in9_tap6/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x75 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x75;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x75 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in9_tap6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in9_tap6 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 54-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 36-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in9_tap6;
architecture structural of pfb_fir_1024c_32i_core_pol1_in9_tap6 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 54-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x75 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 54,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 53,
    x_width => 54,
    y_width => 36
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in9_tap7/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_delay_bram_x193 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_delay_bram_x193;
architecture structural of pfb_fir_1024c_32i_core_delay_bram_x193 is 
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
begin
  dout <= d1_q_net;
  d1_q_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity xil_defaultlib.sysgen_constant_050d1a6e75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity xil_defaultlib.sysgen_counter_d5680937d5 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlspram 
  generic map (
    init_value => b"00000000",
    latency => 1,
    mem_init_file => "xpm_fb924d_vivado.mem",
    mem_size => 512,
    mem_type => "block",
    read_reset_val => "0",
    width => 8,
    width_addr => 6,
    write_mode_a => "read_first",
    xpm_lat => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => d1_q_net_x0,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
  d1 : entity xil_defaultlib.sysgen_delay_0467287790 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => d1_q_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real/pol1_in9_tap7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pol1_in9_tap7 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pol1_in9_tap7;
architecture structural of pfb_fir_1024c_32i_core_pol1_in9_tap7 is 
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= d1_q_net_x0;
  coeff_out <= slice1_y_net_x0;
  taps_out <= mult_p_net;
  d1_q_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity xil_defaultlib.pfb_fir_1024c_32i_core_delay_bram_x193 
  port map (
    din => d1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0
  );
  mult : entity xil_defaultlib.sysgen_mult_9659083044 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_37de2ec74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_e967b86fc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d1_q_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => slice1_y_net,
    y => slice1_y_net_x0
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core/pfb_fir_real
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_pfb_fir_real is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    pol1_in1 : in std_logic_vector( 8-1 downto 0 );
    pol1_in2 : in std_logic_vector( 8-1 downto 0 );
    pol1_in3 : in std_logic_vector( 8-1 downto 0 );
    pol1_in4 : in std_logic_vector( 8-1 downto 0 );
    pol1_in5 : in std_logic_vector( 8-1 downto 0 );
    pol1_in6 : in std_logic_vector( 8-1 downto 0 );
    pol1_in7 : in std_logic_vector( 8-1 downto 0 );
    pol1_in8 : in std_logic_vector( 8-1 downto 0 );
    pol1_in9 : in std_logic_vector( 8-1 downto 0 );
    pol1_in10 : in std_logic_vector( 8-1 downto 0 );
    pol1_in11 : in std_logic_vector( 8-1 downto 0 );
    pol1_in12 : in std_logic_vector( 8-1 downto 0 );
    pol1_in13 : in std_logic_vector( 8-1 downto 0 );
    pol1_in14 : in std_logic_vector( 8-1 downto 0 );
    pol1_in15 : in std_logic_vector( 8-1 downto 0 );
    pol1_in16 : in std_logic_vector( 8-1 downto 0 );
    pol1_in17 : in std_logic_vector( 8-1 downto 0 );
    pol1_in18 : in std_logic_vector( 8-1 downto 0 );
    pol1_in19 : in std_logic_vector( 8-1 downto 0 );
    pol1_in20 : in std_logic_vector( 8-1 downto 0 );
    pol1_in21 : in std_logic_vector( 8-1 downto 0 );
    pol1_in22 : in std_logic_vector( 8-1 downto 0 );
    pol1_in23 : in std_logic_vector( 8-1 downto 0 );
    pol1_in24 : in std_logic_vector( 8-1 downto 0 );
    pol1_in25 : in std_logic_vector( 8-1 downto 0 );
    pol1_in26 : in std_logic_vector( 8-1 downto 0 );
    pol1_in27 : in std_logic_vector( 8-1 downto 0 );
    pol1_in28 : in std_logic_vector( 8-1 downto 0 );
    pol1_in29 : in std_logic_vector( 8-1 downto 0 );
    pol1_in30 : in std_logic_vector( 8-1 downto 0 );
    pol1_in31 : in std_logic_vector( 8-1 downto 0 );
    pol1_in32 : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    pol1_out1 : out std_logic_vector( 18-1 downto 0 );
    pol1_out2 : out std_logic_vector( 18-1 downto 0 );
    pol1_out3 : out std_logic_vector( 18-1 downto 0 );
    pol1_out4 : out std_logic_vector( 18-1 downto 0 );
    pol1_out5 : out std_logic_vector( 18-1 downto 0 );
    pol1_out6 : out std_logic_vector( 18-1 downto 0 );
    pol1_out7 : out std_logic_vector( 18-1 downto 0 );
    pol1_out8 : out std_logic_vector( 18-1 downto 0 );
    pol1_out9 : out std_logic_vector( 18-1 downto 0 );
    pol1_out10 : out std_logic_vector( 18-1 downto 0 );
    pol1_out11 : out std_logic_vector( 18-1 downto 0 );
    pol1_out12 : out std_logic_vector( 18-1 downto 0 );
    pol1_out13 : out std_logic_vector( 18-1 downto 0 );
    pol1_out14 : out std_logic_vector( 18-1 downto 0 );
    pol1_out15 : out std_logic_vector( 18-1 downto 0 );
    pol1_out16 : out std_logic_vector( 18-1 downto 0 );
    pol1_out17 : out std_logic_vector( 18-1 downto 0 );
    pol1_out18 : out std_logic_vector( 18-1 downto 0 );
    pol1_out19 : out std_logic_vector( 18-1 downto 0 );
    pol1_out20 : out std_logic_vector( 18-1 downto 0 );
    pol1_out21 : out std_logic_vector( 18-1 downto 0 );
    pol1_out22 : out std_logic_vector( 18-1 downto 0 );
    pol1_out23 : out std_logic_vector( 18-1 downto 0 );
    pol1_out24 : out std_logic_vector( 18-1 downto 0 );
    pol1_out25 : out std_logic_vector( 18-1 downto 0 );
    pol1_out26 : out std_logic_vector( 18-1 downto 0 );
    pol1_out27 : out std_logic_vector( 18-1 downto 0 );
    pol1_out28 : out std_logic_vector( 18-1 downto 0 );
    pol1_out29 : out std_logic_vector( 18-1 downto 0 );
    pol1_out30 : out std_logic_vector( 18-1 downto 0 );
    pol1_out31 : out std_logic_vector( 18-1 downto 0 );
    pol1_out32 : out std_logic_vector( 18-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_pfb_fir_real;
architecture structural of pfb_fir_1024c_32i_core_pfb_fir_real is 
  signal delay1_q_net_x7 : std_logic_vector( 1-1 downto 0 );
  signal convert_1_1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_3_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_5_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_6_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_7_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_8_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_10_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_11_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_12_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_13_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_14_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_15_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_16_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_17_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_18_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_19_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_20_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_21_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_22_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_23_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_24_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_25_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_26_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_27_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_28_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_29_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_30_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_31_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_32_dout_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret32_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret31_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret30_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret29_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret28_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret27_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret26_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret25_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret24_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret23_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret21_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal sync_delay_q_net_x30 : std_logic_vector( 1-1 downto 0 );
  signal addr7_s_net_x30 : std_logic_vector( 26-1 downto 0 );
  signal delay_q_net_x50 : std_logic_vector( 1-1 downto 0 );
  signal mult_p_net_x186 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x200 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x201 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x202 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x204 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x205 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x206 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x199 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x29 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x68 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x66 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x65 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x64 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x63 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x59 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x55 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x67 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x22 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x54 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x52 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x51 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x50 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x62 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x61 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x60 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x53 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x28 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x58 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x56 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x16 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x15 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x14 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x11 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x13 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x57 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x27 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x12 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x22 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x21 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x20 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x19 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x18 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x17 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x23 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x26 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x10 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x9 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x25 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x8 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x46 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x43 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x42 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x41 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x7 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x24 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x40 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x38 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x49 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x48 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x47 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x45 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x44 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x39 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x23 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x34 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x29 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x28 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x27 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x26 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x25 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x24 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x30 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x12 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x37 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x35 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x33 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x32 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x31 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x187 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x188 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x36 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x11 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x189 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x191 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x192 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x182 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x183 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x184 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x185 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x190 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x10 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x101 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x103 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x104 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x105 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x94 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x95 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x96 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x102 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x9 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x193 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x195 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x196 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x197 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x198 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x164 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x165 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x194 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x8 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x163 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x168 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x169 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x158 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x159 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x160 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x161 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x167 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x7 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x162 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x177 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x178 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x179 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x176 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x180 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x181 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x166 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x171 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x173 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x170 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x174 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x175 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x203 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x237 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x172 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x238 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x241 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x242 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x234 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x231 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x232 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x233 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x240 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x235 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x239 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x250 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x251 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x252 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x253 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x254 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x236 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x243 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x245 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x246 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x247 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x248 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x249 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x213 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x244 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x214 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x216 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x217 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x218 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x207 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x208 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x209 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x215 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x210 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x212 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x226 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x227 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x228 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x229 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x230 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x211 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x219 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x221 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x222 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x223 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x224 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x225 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x100 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x220 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x72 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x74 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x78 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x89 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x90 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x91 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x92 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x73 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x21 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x97 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x99 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x113 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x114 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x115 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x116 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x117 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x98 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x20 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x109 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x107 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x108 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x110 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x111 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x112 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x76 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x106 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x19 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x77 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x79 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x80 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x81 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x69 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x70 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x71 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x75 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x18 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x93 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x83 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x84 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x85 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x86 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x87 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x88 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x82 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x17 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x140 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x142 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x143 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x144 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x145 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x134 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x135 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x141 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x16 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x136 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x138 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x139 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x153 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x154 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x155 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x156 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x137 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x15 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x157 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x147 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x148 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x149 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x150 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x151 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x152 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x146 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x14 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x124 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x126 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x127 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x128 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x129 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x119 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x120 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x125 : std_logic_vector( 26-1 downto 0 );
  signal addr7_s_net_x13 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x118 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x122 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x123 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x130 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x131 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x132 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x133 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x121 : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net_x8 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x7 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x58 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x58 : std_logic_vector( 126-1 downto 0 );
  signal delay_q_net_x45 : std_logic_vector( 1-1 downto 0 );
  signal d1_q_net_x46 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x47 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x57 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x57 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x55 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x56 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x54 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x55 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x53 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x54 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x47 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x48 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x5 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x5 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x43 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x46 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x48 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x51 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x45 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x44 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x44 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x43 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x52 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x45 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x51 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x53 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x50 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x52 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x6 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x6 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x49 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x50 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x9 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x10 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x56 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x49 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x14 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x14 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x13 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x13 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x12 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x12 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x10 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x11 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x1 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x1 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x11 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x9 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x18 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x16 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x20 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x20 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x19 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x19 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x17 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x15 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x16 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x18 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x15 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x17 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x3 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x3 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x7 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x7 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x2 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x1 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x2 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x1 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x8 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x8 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x0 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x6 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x4 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x33 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x32 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x5 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x6 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x4 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x5 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x36 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x37 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x35 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x36 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x34 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x35 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x3 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x3 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x32 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x33 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x38 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x38 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x42 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x34 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x41 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x42 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x40 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x41 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x37 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x40 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x39 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x39 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x4 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x4 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x26 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x27 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x31 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x24 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x25 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x26 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x24 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x25 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x23 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x23 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x22 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x22 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x21 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x21 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x2 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x30 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x31 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x168 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x165 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x29 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x28 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x28 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x30 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x27 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x29 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x166 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x220 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x167 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x164 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x24 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x23 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x169 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x166 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x164 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x162 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x170 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x167 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x161 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x161 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x162 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x158 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x163 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x159 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x160 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x160 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x23 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x22 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x165 : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net_x168 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x163 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x173 : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net_x171 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x178 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x177 : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net_x176 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x173 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x178 : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net_x177 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x174 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x176 : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net_x178 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x175 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x179 : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net_x179 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x176 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x180 : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net_x180 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x177 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x25 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x24 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x172 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x168 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x145 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x143 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x171 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x169 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x174 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x170 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x175 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x171 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x156 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x172 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x144 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x142 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x21 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x20 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x146 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x144 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x142 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x140 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x147 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x145 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x141 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x146 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x138 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x137 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x139 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x138 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x140 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x139 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x20 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x19 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x143 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x141 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x159 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x157 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x153 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x152 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x154 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x153 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x155 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x154 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x157 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x155 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x158 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x156 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x22 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x21 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x148 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x147 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x209 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x207 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x149 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x148 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x150 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x149 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x151 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x150 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x152 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x151 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x208 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x206 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x30 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x29 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x207 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x208 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x205 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x201 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x210 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x209 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x211 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x210 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x202 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x202 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x203 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x203 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x204 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x204 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x29 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x28 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x206 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x205 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x222 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x222 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x217 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x217 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x218 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x218 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x219 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x219 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x220 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x216 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x221 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x221 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x31 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x30 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x212 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x212 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x187 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x184 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x213 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x213 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x214 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x211 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x215 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x214 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x216 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x215 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x186 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x198 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x27 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x26 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x188 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x185 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x181 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x181 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x189 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x187 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x190 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x188 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x182 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x182 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x183 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x179 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x184 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x180 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x26 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x25 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x185 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x183 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x201 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x200 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x197 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x186 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x198 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x195 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x199 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x196 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x196 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x197 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x200 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x199 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x28 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x27 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x192 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x189 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x85 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x85 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x193 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x190 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x191 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x191 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x194 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x192 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x195 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x193 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x135 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x194 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x13 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x12 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x86 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x86 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x82 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x82 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x88 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x87 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x89 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x88 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x83 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x89 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x80 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x80 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x81 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x81 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x12 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x11 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x84 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x83 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x100 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x101 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x87 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x84 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x96 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x96 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x97 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x97 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x98 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x98 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x99 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x100 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x14 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x13 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x90 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x90 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x64 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x64 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x91 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x91 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x92 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x92 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x93 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x93 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x94 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x94 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x95 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x95 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x10 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x9 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x65 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x65 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x61 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x61 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x66 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x66 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x67 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x67 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x68 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x68 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x59 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x59 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x60 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x60 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x9 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x8 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x62 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x62 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x79 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x78 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x63 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x63 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x75 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x75 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x76 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x76 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x77 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x77 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x78 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x74 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x11 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x10 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x71 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x79 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x121 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x99 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x69 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x70 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x70 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x71 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x72 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x69 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x73 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x72 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x74 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x73 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x18 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x17 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x122 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x122 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x118 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x117 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x123 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x121 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x124 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x124 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x125 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x125 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x116 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x118 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x117 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x116 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x17 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x16 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x119 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x119 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x136 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x135 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x120 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x120 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x132 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x123 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x133 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x132 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x134 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x133 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x131 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x134 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x19 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x18 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x137 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x136 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x114 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x131 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x127 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x126 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x128 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x127 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x126 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x128 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x129 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x129 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x130 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x130 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x16 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x15 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x107 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x107 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x102 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x103 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x106 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x108 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x109 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x109 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x110 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x110 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x103 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x111 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x101 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x102 : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net_x15 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x14 : std_logic_vector( 144-1 downto 0 );
  signal d1_q_net_x104 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x104 : std_logic_vector( 126-1 downto 0 );
  signal d1_q_net_x115 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x115 : std_logic_vector( 18-1 downto 0 );
  signal d1_q_net_x105 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x105 : std_logic_vector( 108-1 downto 0 );
  signal d1_q_net_x108 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x106 : std_logic_vector( 90-1 downto 0 );
  signal d1_q_net_x111 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x112 : std_logic_vector( 72-1 downto 0 );
  signal d1_q_net_x112 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x113 : std_logic_vector( 54-1 downto 0 );
  signal d1_q_net_x113 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x114 : std_logic_vector( 36-1 downto 0 );
  signal scale_1_1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_10_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_11_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_12_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_13_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_14_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_15_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_16_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_2_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_3_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_4_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_5_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_6_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_7_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_8_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_9_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_17_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_18_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_19_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_20_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_21_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_22_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_23_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_24_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_25_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_26_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_27_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_28_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_29_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_30_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_31_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_32_op_net : std_logic_vector( 26-1 downto 0 );
begin
  sync_out <= delay1_q_net_x7;
  pol1_out1 <= convert_1_1_dout_net;
  pol1_out2 <= convert_1_2_dout_net;
  pol1_out3 <= convert_1_3_dout_net;
  pol1_out4 <= convert_1_4_dout_net;
  pol1_out5 <= convert_1_5_dout_net;
  pol1_out6 <= convert_1_6_dout_net;
  pol1_out7 <= convert_1_7_dout_net;
  pol1_out8 <= convert_1_8_dout_net;
  pol1_out9 <= convert_1_9_dout_net;
  pol1_out10 <= convert_1_10_dout_net;
  pol1_out11 <= convert_1_11_dout_net;
  pol1_out12 <= convert_1_12_dout_net;
  pol1_out13 <= convert_1_13_dout_net;
  pol1_out14 <= convert_1_14_dout_net;
  pol1_out15 <= convert_1_15_dout_net;
  pol1_out16 <= convert_1_16_dout_net;
  pol1_out17 <= convert_1_17_dout_net;
  pol1_out18 <= convert_1_18_dout_net;
  pol1_out19 <= convert_1_19_dout_net;
  pol1_out20 <= convert_1_20_dout_net;
  pol1_out21 <= convert_1_21_dout_net;
  pol1_out22 <= convert_1_22_dout_net;
  pol1_out23 <= convert_1_23_dout_net;
  pol1_out24 <= convert_1_24_dout_net;
  pol1_out25 <= convert_1_25_dout_net;
  pol1_out26 <= convert_1_26_dout_net;
  pol1_out27 <= convert_1_27_dout_net;
  pol1_out28 <= convert_1_28_dout_net;
  pol1_out29 <= convert_1_29_dout_net;
  pol1_out30 <= convert_1_30_dout_net;
  pol1_out31 <= convert_1_31_dout_net;
  pol1_out32 <= convert_1_32_dout_net;
  slice_y_net <= sync;
  reinterpret32_output_port_net <= pol1_in1;
  reinterpret31_output_port_net <= pol1_in2;
  reinterpret30_output_port_net <= pol1_in3;
  reinterpret29_output_port_net <= pol1_in4;
  reinterpret28_output_port_net <= pol1_in5;
  reinterpret27_output_port_net <= pol1_in6;
  reinterpret26_output_port_net <= pol1_in7;
  reinterpret25_output_port_net <= pol1_in8;
  reinterpret24_output_port_net <= pol1_in9;
  reinterpret23_output_port_net <= pol1_in10;
  reinterpret22_output_port_net <= pol1_in11;
  reinterpret21_output_port_net <= pol1_in12;
  reinterpret20_output_port_net <= pol1_in13;
  reinterpret19_output_port_net <= pol1_in14;
  reinterpret18_output_port_net <= pol1_in15;
  reinterpret17_output_port_net <= pol1_in16;
  reinterpret16_output_port_net <= pol1_in17;
  reinterpret15_output_port_net <= pol1_in18;
  reinterpret14_output_port_net <= pol1_in19;
  reinterpret13_output_port_net <= pol1_in20;
  reinterpret12_output_port_net <= pol1_in21;
  reinterpret11_output_port_net <= pol1_in22;
  reinterpret10_output_port_net <= pol1_in23;
  reinterpret9_output_port_net <= pol1_in24;
  reinterpret8_output_port_net <= pol1_in25;
  reinterpret7_output_port_net <= pol1_in26;
  reinterpret6_output_port_net <= pol1_in27;
  reinterpret5_output_port_net <= pol1_in28;
  reinterpret4_output_port_net <= pol1_in29;
  reinterpret3_output_port_net <= pol1_in30;
  reinterpret2_output_port_net <= pol1_in31;
  reinterpret1_output_port_net <= pol1_in32;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_1_1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_1 
  port map (
    sync => delay_q_net_x50,
    din1 => mult_p_net_x186,
    din2 => mult_p_net_x200,
    din3 => mult_p_net_x201,
    din4 => mult_p_net_x202,
    din5 => mult_p_net_x204,
    din6 => mult_p_net_x205,
    din7 => mult_p_net_x206,
    din8 => mult_p_net_x199,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => sync_delay_q_net_x30,
    dout => addr7_s_net_x30
  );
  adder_1_10 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_10 
  port map (
    din1 => mult_p_net_x68,
    din2 => mult_p_net_x66,
    din3 => mult_p_net_x65,
    din4 => mult_p_net_x64,
    din5 => mult_p_net_x63,
    din6 => mult_p_net_x59,
    din7 => mult_p_net_x55,
    din8 => mult_p_net_x67,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x29
  );
  adder_1_11 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_11 
  port map (
    din1 => mult_p_net_x54,
    din2 => mult_p_net_x52,
    din3 => mult_p_net_x51,
    din4 => mult_p_net_x50,
    din5 => mult_p_net_x62,
    din6 => mult_p_net_x61,
    din7 => mult_p_net_x60,
    din8 => mult_p_net_x53,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x22
  );
  adder_1_12 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_12 
  port map (
    din1 => mult_p_net_x58,
    din2 => mult_p_net_x56,
    din3 => mult_p_net_x16,
    din4 => mult_p_net_x15,
    din5 => mult_p_net_x14,
    din6 => mult_p_net_x11,
    din7 => mult_p_net_x13,
    din8 => mult_p_net_x57,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x28
  );
  adder_1_13 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_13 
  port map (
    din1 => mult_p_net_x12,
    din2 => mult_p_net_x22,
    din3 => mult_p_net_x21,
    din4 => mult_p_net_x20,
    din5 => mult_p_net_x19,
    din6 => mult_p_net_x18,
    din7 => mult_p_net_x17,
    din8 => mult_p_net_x23,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x27
  );
  adder_1_14 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_14 
  port map (
    din1 => mult_p_net_x4,
    din2 => mult_p_net_x2,
    din3 => mult_p_net,
    din4 => mult_p_net_x0,
    din5 => mult_p_net_x1,
    din6 => mult_p_net_x10,
    din7 => mult_p_net_x9,
    din8 => mult_p_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x26
  );
  adder_1_15 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_15 
  port map (
    din1 => mult_p_net_x8,
    din2 => mult_p_net_x6,
    din3 => mult_p_net_x5,
    din4 => mult_p_net_x46,
    din5 => mult_p_net_x43,
    din6 => mult_p_net_x42,
    din7 => mult_p_net_x41,
    din8 => mult_p_net_x7,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x25
  );
  adder_1_16 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_16 
  port map (
    din1 => mult_p_net_x40,
    din2 => mult_p_net_x38,
    din3 => mult_p_net_x49,
    din4 => mult_p_net_x48,
    din5 => mult_p_net_x47,
    din6 => mult_p_net_x45,
    din7 => mult_p_net_x44,
    din8 => mult_p_net_x39,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x24
  );
  adder_1_17 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_17 
  port map (
    din1 => mult_p_net_x34,
    din2 => mult_p_net_x29,
    din3 => mult_p_net_x28,
    din4 => mult_p_net_x27,
    din5 => mult_p_net_x26,
    din6 => mult_p_net_x25,
    din7 => mult_p_net_x24,
    din8 => mult_p_net_x30,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x23
  );
  adder_1_18 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_18 
  port map (
    din1 => mult_p_net_x37,
    din2 => mult_p_net_x35,
    din3 => mult_p_net_x33,
    din4 => mult_p_net_x32,
    din5 => mult_p_net_x31,
    din6 => mult_p_net_x187,
    din7 => mult_p_net_x188,
    din8 => mult_p_net_x36,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x12
  );
  adder_1_19 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_19 
  port map (
    din1 => mult_p_net_x189,
    din2 => mult_p_net_x191,
    din3 => mult_p_net_x192,
    din4 => mult_p_net_x182,
    din5 => mult_p_net_x183,
    din6 => mult_p_net_x184,
    din7 => mult_p_net_x185,
    din8 => mult_p_net_x190,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x11
  );
  adder_1_2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_2 
  port map (
    din1 => mult_p_net_x101,
    din2 => mult_p_net_x103,
    din3 => mult_p_net_x104,
    din4 => mult_p_net_x105,
    din5 => mult_p_net_x94,
    din6 => mult_p_net_x95,
    din7 => mult_p_net_x96,
    din8 => mult_p_net_x102,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x10
  );
  adder_1_20 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_20 
  port map (
    din1 => mult_p_net_x193,
    din2 => mult_p_net_x195,
    din3 => mult_p_net_x196,
    din4 => mult_p_net_x197,
    din5 => mult_p_net_x198,
    din6 => mult_p_net_x164,
    din7 => mult_p_net_x165,
    din8 => mult_p_net_x194,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x9
  );
  adder_1_21 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_21 
  port map (
    din1 => mult_p_net_x163,
    din2 => mult_p_net_x168,
    din3 => mult_p_net_x169,
    din4 => mult_p_net_x158,
    din5 => mult_p_net_x159,
    din6 => mult_p_net_x160,
    din7 => mult_p_net_x161,
    din8 => mult_p_net_x167,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x8
  );
  adder_1_22 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_22 
  port map (
    din1 => mult_p_net_x162,
    din2 => mult_p_net_x177,
    din3 => mult_p_net_x178,
    din4 => mult_p_net_x179,
    din5 => mult_p_net_x176,
    din6 => mult_p_net_x180,
    din7 => mult_p_net_x181,
    din8 => mult_p_net_x166,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x7
  );
  adder_1_23 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_23 
  port map (
    din1 => mult_p_net_x171,
    din2 => mult_p_net_x173,
    din3 => mult_p_net_x170,
    din4 => mult_p_net_x174,
    din5 => mult_p_net_x175,
    din6 => mult_p_net_x203,
    din7 => mult_p_net_x237,
    din8 => mult_p_net_x172,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net
  );
  adder_1_24 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_24 
  port map (
    din1 => mult_p_net_x238,
    din2 => mult_p_net_x241,
    din3 => mult_p_net_x242,
    din4 => mult_p_net_x234,
    din5 => mult_p_net_x231,
    din6 => mult_p_net_x232,
    din7 => mult_p_net_x233,
    din8 => mult_p_net_x240,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x5
  );
  adder_1_25 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_25 
  port map (
    din1 => mult_p_net_x235,
    din2 => mult_p_net_x239,
    din3 => mult_p_net_x250,
    din4 => mult_p_net_x251,
    din5 => mult_p_net_x252,
    din6 => mult_p_net_x253,
    din7 => mult_p_net_x254,
    din8 => mult_p_net_x236,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x4
  );
  adder_1_26 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_26 
  port map (
    din1 => mult_p_net_x243,
    din2 => mult_p_net_x245,
    din3 => mult_p_net_x246,
    din4 => mult_p_net_x247,
    din5 => mult_p_net_x248,
    din6 => mult_p_net_x249,
    din7 => mult_p_net_x213,
    din8 => mult_p_net_x244,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x3
  );
  adder_1_27 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_27 
  port map (
    din1 => mult_p_net_x214,
    din2 => mult_p_net_x216,
    din3 => mult_p_net_x217,
    din4 => mult_p_net_x218,
    din5 => mult_p_net_x207,
    din6 => mult_p_net_x208,
    din7 => mult_p_net_x209,
    din8 => mult_p_net_x215,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x2
  );
  adder_1_28 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_28 
  port map (
    din1 => mult_p_net_x210,
    din2 => mult_p_net_x212,
    din3 => mult_p_net_x226,
    din4 => mult_p_net_x227,
    din5 => mult_p_net_x228,
    din6 => mult_p_net_x229,
    din7 => mult_p_net_x230,
    din8 => mult_p_net_x211,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x1
  );
  adder_1_29 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_29 
  port map (
    din1 => mult_p_net_x219,
    din2 => mult_p_net_x221,
    din3 => mult_p_net_x222,
    din4 => mult_p_net_x223,
    din5 => mult_p_net_x224,
    din6 => mult_p_net_x225,
    din7 => mult_p_net_x100,
    din8 => mult_p_net_x220,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x0
  );
  adder_1_3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_3 
  port map (
    din1 => mult_p_net_x72,
    din2 => mult_p_net_x74,
    din3 => mult_p_net_x78,
    din4 => mult_p_net_x89,
    din5 => mult_p_net_x90,
    din6 => mult_p_net_x91,
    din7 => mult_p_net_x92,
    din8 => mult_p_net_x73,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x6
  );
  adder_1_30 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_30 
  port map (
    din1 => mult_p_net_x97,
    din2 => mult_p_net_x99,
    din3 => mult_p_net_x113,
    din4 => mult_p_net_x114,
    din5 => mult_p_net_x115,
    din6 => mult_p_net_x116,
    din7 => mult_p_net_x117,
    din8 => mult_p_net_x98,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x21
  );
  adder_1_31 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_31 
  port map (
    din1 => mult_p_net_x109,
    din2 => mult_p_net_x107,
    din3 => mult_p_net_x108,
    din4 => mult_p_net_x110,
    din5 => mult_p_net_x111,
    din6 => mult_p_net_x112,
    din7 => mult_p_net_x76,
    din8 => mult_p_net_x106,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x20
  );
  adder_1_32 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_32 
  port map (
    din1 => mult_p_net_x77,
    din2 => mult_p_net_x79,
    din3 => mult_p_net_x80,
    din4 => mult_p_net_x81,
    din5 => mult_p_net_x69,
    din6 => mult_p_net_x70,
    din7 => mult_p_net_x71,
    din8 => mult_p_net_x75,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x19
  );
  adder_1_4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_4 
  port map (
    din1 => mult_p_net_x93,
    din2 => mult_p_net_x83,
    din3 => mult_p_net_x84,
    din4 => mult_p_net_x85,
    din5 => mult_p_net_x86,
    din6 => mult_p_net_x87,
    din7 => mult_p_net_x88,
    din8 => mult_p_net_x82,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x18
  );
  adder_1_5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_5 
  port map (
    din1 => mult_p_net_x140,
    din2 => mult_p_net_x142,
    din3 => mult_p_net_x143,
    din4 => mult_p_net_x144,
    din5 => mult_p_net_x145,
    din6 => mult_p_net_x134,
    din7 => mult_p_net_x135,
    din8 => mult_p_net_x141,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x17
  );
  adder_1_6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_6 
  port map (
    din1 => mult_p_net_x136,
    din2 => mult_p_net_x138,
    din3 => mult_p_net_x139,
    din4 => mult_p_net_x153,
    din5 => mult_p_net_x154,
    din6 => mult_p_net_x155,
    din7 => mult_p_net_x156,
    din8 => mult_p_net_x137,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x16
  );
  adder_1_7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_7 
  port map (
    din1 => mult_p_net_x157,
    din2 => mult_p_net_x147,
    din3 => mult_p_net_x148,
    din4 => mult_p_net_x149,
    din5 => mult_p_net_x150,
    din6 => mult_p_net_x151,
    din7 => mult_p_net_x152,
    din8 => mult_p_net_x146,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x15
  );
  adder_1_8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_8 
  port map (
    din1 => mult_p_net_x124,
    din2 => mult_p_net_x126,
    din3 => mult_p_net_x127,
    din4 => mult_p_net_x128,
    din5 => mult_p_net_x129,
    din6 => mult_p_net_x119,
    din7 => mult_p_net_x120,
    din8 => mult_p_net_x125,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x14
  );
  adder_1_9 : entity xil_defaultlib.pfb_fir_1024c_32i_core_adder_1_9 
  port map (
    din1 => mult_p_net_x118,
    din2 => mult_p_net_x122,
    din3 => mult_p_net_x123,
    din4 => mult_p_net_x130,
    din5 => mult_p_net_x131,
    din6 => mult_p_net_x132,
    din7 => mult_p_net_x133,
    din8 => mult_p_net_x121,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr7_s_net_x13
  );
  pol1_in10_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in10_coeffs 
  port map (
    din => reinterpret23_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x8,
    coeff => register_q_net_x7
  );
  pol1_in10_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in10_first_tap 
  port map (
    din => delay1_q_net_x8,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x7,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x58,
    coeff_out => slice1_y_net_x58,
    taps_out => mult_p_net_x68
  );
  pol1_in10_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in10_last_tap 
  port map (
    din => d1_q_net_x46,
    coeff => slice1_y_net_x47,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x67
  );
  pol1_in10_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in10_tap2 
  port map (
    din => d1_q_net_x58,
    coeff => slice1_y_net_x58,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x57,
    coeff_out => slice1_y_net_x57,
    taps_out => mult_p_net_x66
  );
  pol1_in10_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in10_tap3 
  port map (
    din => d1_q_net_x57,
    coeff => slice1_y_net_x57,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x55,
    coeff_out => slice1_y_net_x56,
    taps_out => mult_p_net_x65
  );
  pol1_in10_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in10_tap4 
  port map (
    din => d1_q_net_x55,
    coeff => slice1_y_net_x56,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x54,
    coeff_out => slice1_y_net_x55,
    taps_out => mult_p_net_x64
  );
  pol1_in10_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in10_tap5 
  port map (
    din => d1_q_net_x54,
    coeff => slice1_y_net_x55,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x53,
    coeff_out => slice1_y_net_x54,
    taps_out => mult_p_net_x63
  );
  pol1_in10_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in10_tap6 
  port map (
    din => d1_q_net_x53,
    coeff => slice1_y_net_x54,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x47,
    coeff_out => slice1_y_net_x48,
    taps_out => mult_p_net_x59
  );
  pol1_in10_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in10_tap7 
  port map (
    din => d1_q_net_x47,
    coeff => slice1_y_net_x48,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x46,
    coeff_out => slice1_y_net_x47,
    taps_out => mult_p_net_x55
  );
  pol1_in11_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in11_coeffs 
  port map (
    din => reinterpret22_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x5,
    coeff => register_q_net_x5
  );
  pol1_in11_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in11_first_tap 
  port map (
    din => delay1_q_net_x5,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x5,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x43,
    coeff_out => slice1_y_net_x46,
    taps_out => mult_p_net_x54
  );
  pol1_in11_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in11_last_tap 
  port map (
    din => d1_q_net_x48,
    coeff => slice1_y_net_x51,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x53
  );
  pol1_in11_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in11_tap2 
  port map (
    din => d1_q_net_x43,
    coeff => slice1_y_net_x46,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x45,
    coeff_out => slice1_y_net_x44,
    taps_out => mult_p_net_x52
  );
  pol1_in11_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in11_tap3 
  port map (
    din => d1_q_net_x45,
    coeff => slice1_y_net_x44,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x44,
    coeff_out => slice1_y_net_x43,
    taps_out => mult_p_net_x51
  );
  pol1_in11_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in11_tap4 
  port map (
    din => d1_q_net_x44,
    coeff => slice1_y_net_x43,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x52,
    coeff_out => slice1_y_net_x45,
    taps_out => mult_p_net_x50
  );
  pol1_in11_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in11_tap5 
  port map (
    din => d1_q_net_x52,
    coeff => slice1_y_net_x45,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x51,
    coeff_out => slice1_y_net_x53,
    taps_out => mult_p_net_x62
  );
  pol1_in11_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in11_tap6 
  port map (
    din => d1_q_net_x51,
    coeff => slice1_y_net_x53,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x50,
    coeff_out => slice1_y_net_x52,
    taps_out => mult_p_net_x61
  );
  pol1_in11_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in11_tap7 
  port map (
    din => d1_q_net_x50,
    coeff => slice1_y_net_x52,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x48,
    coeff_out => slice1_y_net_x51,
    taps_out => mult_p_net_x60
  );
  pol1_in12_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in12_coeffs 
  port map (
    din => reinterpret21_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x6,
    coeff => register_q_net_x6
  );
  pol1_in12_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in12_first_tap 
  port map (
    din => delay1_q_net_x6,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x49,
    coeff_out => slice1_y_net_x50,
    taps_out => mult_p_net_x58
  );
  pol1_in12_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in12_last_tap 
  port map (
    din => d1_q_net_x9,
    coeff => slice1_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x57
  );
  pol1_in12_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in12_tap2 
  port map (
    din => d1_q_net_x49,
    coeff => slice1_y_net_x50,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x56,
    coeff_out => slice1_y_net_x49,
    taps_out => mult_p_net_x56
  );
  pol1_in12_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in12_tap3 
  port map (
    din => d1_q_net_x56,
    coeff => slice1_y_net_x49,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x14,
    coeff_out => slice1_y_net_x14,
    taps_out => mult_p_net_x16
  );
  pol1_in12_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in12_tap4 
  port map (
    din => d1_q_net_x14,
    coeff => slice1_y_net_x14,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x13,
    coeff_out => slice1_y_net_x13,
    taps_out => mult_p_net_x15
  );
  pol1_in12_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in12_tap5 
  port map (
    din => d1_q_net_x13,
    coeff => slice1_y_net_x13,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x12,
    coeff_out => slice1_y_net_x12,
    taps_out => mult_p_net_x14
  );
  pol1_in12_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in12_tap6 
  port map (
    din => d1_q_net_x12,
    coeff => slice1_y_net_x12,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x10,
    coeff_out => slice1_y_net_x11,
    taps_out => mult_p_net_x11
  );
  pol1_in12_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in12_tap7 
  port map (
    din => d1_q_net_x10,
    coeff => slice1_y_net_x11,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x9,
    coeff_out => slice1_y_net_x10,
    taps_out => mult_p_net_x13
  );
  pol1_in13_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in13_coeffs 
  port map (
    din => reinterpret20_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x1,
    coeff => register_q_net_x1
  );
  pol1_in13_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in13_first_tap 
  port map (
    din => delay1_q_net_x1,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x11,
    coeff_out => slice1_y_net_x9,
    taps_out => mult_p_net_x12
  );
  pol1_in13_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in13_last_tap 
  port map (
    din => d1_q_net_x18,
    coeff => slice1_y_net_x16,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x23
  );
  pol1_in13_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in13_tap2 
  port map (
    din => d1_q_net_x11,
    coeff => slice1_y_net_x9,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x20,
    coeff_out => slice1_y_net_x20,
    taps_out => mult_p_net_x22
  );
  pol1_in13_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in13_tap3 
  port map (
    din => d1_q_net_x20,
    coeff => slice1_y_net_x20,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x19,
    coeff_out => slice1_y_net_x19,
    taps_out => mult_p_net_x21
  );
  pol1_in13_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in13_tap4 
  port map (
    din => d1_q_net_x19,
    coeff => slice1_y_net_x19,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x17,
    coeff_out => slice1_y_net_x15,
    taps_out => mult_p_net_x20
  );
  pol1_in13_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in13_tap5 
  port map (
    din => d1_q_net_x17,
    coeff => slice1_y_net_x15,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x16,
    coeff_out => slice1_y_net_x18,
    taps_out => mult_p_net_x19
  );
  pol1_in13_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in13_tap6 
  port map (
    din => d1_q_net_x16,
    coeff => slice1_y_net_x18,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x15,
    coeff_out => slice1_y_net_x17,
    taps_out => mult_p_net_x18
  );
  pol1_in13_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in13_tap7 
  port map (
    din => d1_q_net_x15,
    coeff => slice1_y_net_x17,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x18,
    coeff_out => slice1_y_net_x16,
    taps_out => mult_p_net_x17
  );
  pol1_in14_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in14_coeffs 
  port map (
    din => reinterpret19_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net,
    coeff => register_q_net
  );
  pol1_in14_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in14_first_tap 
  port map (
    din => delay1_q_net,
    sync => delay_q_net_x45,
    coeffs => register_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x3,
    coeff_out => slice1_y_net_x3,
    taps_out => mult_p_net_x4
  );
  pol1_in14_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in14_last_tap 
  port map (
    din => d1_q_net_x7,
    coeff => slice1_y_net_x7,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x3
  );
  pol1_in14_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in14_tap2 
  port map (
    din => d1_q_net_x3,
    coeff => slice1_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net,
    coeff_out => slice1_y_net_x2,
    taps_out => mult_p_net_x2
  );
  pol1_in14_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in14_tap3 
  port map (
    din => d1_q_net,
    coeff => slice1_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x0,
    coeff_out => slice1_y_net,
    taps_out => mult_p_net
  );
  pol1_in14_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in14_tap4 
  port map (
    din => d1_q_net_x0,
    coeff => slice1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x1,
    coeff_out => slice1_y_net_x0,
    taps_out => mult_p_net_x0
  );
  pol1_in14_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in14_tap5 
  port map (
    din => d1_q_net_x1,
    coeff => slice1_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x2,
    coeff_out => slice1_y_net_x1,
    taps_out => mult_p_net_x1
  );
  pol1_in14_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in14_tap6 
  port map (
    din => d1_q_net_x2,
    coeff => slice1_y_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x8,
    coeff_out => slice1_y_net_x8,
    taps_out => mult_p_net_x10
  );
  pol1_in14_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in14_tap7 
  port map (
    din => d1_q_net_x8,
    coeff => slice1_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x7,
    coeff_out => slice1_y_net_x7,
    taps_out => mult_p_net_x9
  );
  pol1_in15_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in15_coeffs 
  port map (
    din => reinterpret18_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x0,
    coeff => register_q_net_x0
  );
  pol1_in15_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in15_first_tap 
  port map (
    din => delay1_q_net_x0,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x6,
    coeff_out => slice1_y_net_x4,
    taps_out => mult_p_net_x8
  );
  pol1_in15_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in15_last_tap 
  port map (
    din => d1_q_net_x33,
    coeff => slice1_y_net_x32,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x7
  );
  pol1_in15_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in15_tap2 
  port map (
    din => d1_q_net_x6,
    coeff => slice1_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x5,
    coeff_out => slice1_y_net_x6,
    taps_out => mult_p_net_x6
  );
  pol1_in15_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in15_tap3 
  port map (
    din => d1_q_net_x5,
    coeff => slice1_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x4,
    coeff_out => slice1_y_net_x5,
    taps_out => mult_p_net_x5
  );
  pol1_in15_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in15_tap4 
  port map (
    din => d1_q_net_x4,
    coeff => slice1_y_net_x5,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x36,
    coeff_out => slice1_y_net_x37,
    taps_out => mult_p_net_x46
  );
  pol1_in15_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in15_tap5 
  port map (
    din => d1_q_net_x36,
    coeff => slice1_y_net_x37,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x35,
    coeff_out => slice1_y_net_x36,
    taps_out => mult_p_net_x43
  );
  pol1_in15_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in15_tap6 
  port map (
    din => d1_q_net_x35,
    coeff => slice1_y_net_x36,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x34,
    coeff_out => slice1_y_net_x35,
    taps_out => mult_p_net_x42
  );
  pol1_in15_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in15_tap7 
  port map (
    din => d1_q_net_x34,
    coeff => slice1_y_net_x35,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x33,
    coeff_out => slice1_y_net_x32,
    taps_out => mult_p_net_x41
  );
  pol1_in16_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in16_coeffs 
  port map (
    din => reinterpret17_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x3,
    coeff => register_q_net_x3
  );
  pol1_in16_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in16_first_tap 
  port map (
    din => delay1_q_net_x3,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x32,
    coeff_out => slice1_y_net_x33,
    taps_out => mult_p_net_x40
  );
  pol1_in16_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in16_last_tap 
  port map (
    din => d1_q_net_x38,
    coeff => slice1_y_net_x38,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x39
  );
  pol1_in16_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in16_tap2 
  port map (
    din => d1_q_net_x32,
    coeff => slice1_y_net_x33,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x42,
    coeff_out => slice1_y_net_x34,
    taps_out => mult_p_net_x38
  );
  pol1_in16_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in16_tap3 
  port map (
    din => d1_q_net_x42,
    coeff => slice1_y_net_x34,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x41,
    coeff_out => slice1_y_net_x42,
    taps_out => mult_p_net_x49
  );
  pol1_in16_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in16_tap4 
  port map (
    din => d1_q_net_x41,
    coeff => slice1_y_net_x42,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x40,
    coeff_out => slice1_y_net_x41,
    taps_out => mult_p_net_x48
  );
  pol1_in16_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in16_tap5 
  port map (
    din => d1_q_net_x40,
    coeff => slice1_y_net_x41,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x37,
    coeff_out => slice1_y_net_x40,
    taps_out => mult_p_net_x47
  );
  pol1_in16_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in16_tap6 
  port map (
    din => d1_q_net_x37,
    coeff => slice1_y_net_x40,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x39,
    coeff_out => slice1_y_net_x39,
    taps_out => mult_p_net_x45
  );
  pol1_in16_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in16_tap7 
  port map (
    din => d1_q_net_x39,
    coeff => slice1_y_net_x39,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x38,
    coeff_out => slice1_y_net_x38,
    taps_out => mult_p_net_x44
  );
  pol1_in17_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in17_coeffs 
  port map (
    din => reinterpret16_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x4,
    coeff => register_q_net_x4
  );
  pol1_in17_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in17_first_tap 
  port map (
    din => delay1_q_net_x4,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x26,
    coeff_out => slice1_y_net_x27,
    taps_out => mult_p_net_x34
  );
  pol1_in17_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in17_last_tap 
  port map (
    din => d1_q_net_x31,
    coeff => slice1_y_net_x24,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x30
  );
  pol1_in17_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in17_tap2 
  port map (
    din => d1_q_net_x26,
    coeff => slice1_y_net_x27,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x25,
    coeff_out => slice1_y_net_x26,
    taps_out => mult_p_net_x29
  );
  pol1_in17_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in17_tap3 
  port map (
    din => d1_q_net_x25,
    coeff => slice1_y_net_x26,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x24,
    coeff_out => slice1_y_net_x25,
    taps_out => mult_p_net_x28
  );
  pol1_in17_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in17_tap4 
  port map (
    din => d1_q_net_x24,
    coeff => slice1_y_net_x25,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x23,
    coeff_out => slice1_y_net_x23,
    taps_out => mult_p_net_x27
  );
  pol1_in17_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in17_tap5 
  port map (
    din => d1_q_net_x23,
    coeff => slice1_y_net_x23,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x22,
    coeff_out => slice1_y_net_x22,
    taps_out => mult_p_net_x26
  );
  pol1_in17_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in17_tap6 
  port map (
    din => d1_q_net_x22,
    coeff => slice1_y_net_x22,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x21,
    coeff_out => slice1_y_net_x21,
    taps_out => mult_p_net_x25
  );
  pol1_in17_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in17_tap7 
  port map (
    din => d1_q_net_x21,
    coeff => slice1_y_net_x21,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x31,
    coeff_out => slice1_y_net_x24,
    taps_out => mult_p_net_x24
  );
  pol1_in18_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in18_coeffs 
  port map (
    din => reinterpret15_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x2,
    coeff => register_q_net_x2
  );
  pol1_in18_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in18_first_tap 
  port map (
    din => delay1_q_net_x2,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x30,
    coeff_out => slice1_y_net_x31,
    taps_out => mult_p_net_x37
  );
  pol1_in18_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in18_last_tap 
  port map (
    din => d1_q_net_x168,
    coeff => slice1_y_net_x165,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x36
  );
  pol1_in18_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in18_tap2 
  port map (
    din => d1_q_net_x30,
    coeff => slice1_y_net_x31,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x29,
    coeff_out => slice1_y_net_x28,
    taps_out => mult_p_net_x35
  );
  pol1_in18_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in18_tap3 
  port map (
    din => d1_q_net_x29,
    coeff => slice1_y_net_x28,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x28,
    coeff_out => slice1_y_net_x30,
    taps_out => mult_p_net_x33
  );
  pol1_in18_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in18_tap4 
  port map (
    din => d1_q_net_x28,
    coeff => slice1_y_net_x30,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x27,
    coeff_out => slice1_y_net_x29,
    taps_out => mult_p_net_x32
  );
  pol1_in18_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in18_tap5 
  port map (
    din => d1_q_net_x27,
    coeff => slice1_y_net_x29,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x166,
    coeff_out => slice1_y_net_x220,
    taps_out => mult_p_net_x31
  );
  pol1_in18_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in18_tap6 
  port map (
    din => d1_q_net_x166,
    coeff => slice1_y_net_x220,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x167,
    coeff_out => slice1_y_net_x164,
    taps_out => mult_p_net_x187
  );
  pol1_in18_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in18_tap7 
  port map (
    din => d1_q_net_x167,
    coeff => slice1_y_net_x164,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x168,
    coeff_out => slice1_y_net_x165,
    taps_out => mult_p_net_x188
  );
  pol1_in19_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in19_coeffs 
  port map (
    din => reinterpret14_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x24,
    coeff => register_q_net_x23
  );
  pol1_in19_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in19_first_tap 
  port map (
    din => delay1_q_net_x24,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x23,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x169,
    coeff_out => slice1_y_net_x166,
    taps_out => mult_p_net_x189
  );
  pol1_in19_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in19_last_tap 
  port map (
    din => d1_q_net_x164,
    coeff => slice1_y_net_x162,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x190
  );
  pol1_in19_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in19_tap2 
  port map (
    din => d1_q_net_x169,
    coeff => slice1_y_net_x166,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x170,
    coeff_out => slice1_y_net_x167,
    taps_out => mult_p_net_x191
  );
  pol1_in19_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in19_tap3 
  port map (
    din => d1_q_net_x170,
    coeff => slice1_y_net_x167,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x161,
    coeff_out => slice1_y_net_x161,
    taps_out => mult_p_net_x192
  );
  pol1_in19_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in19_tap4 
  port map (
    din => d1_q_net_x161,
    coeff => slice1_y_net_x161,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x162,
    coeff_out => slice1_y_net_x158,
    taps_out => mult_p_net_x182
  );
  pol1_in19_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in19_tap5 
  port map (
    din => d1_q_net_x162,
    coeff => slice1_y_net_x158,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x163,
    coeff_out => slice1_y_net_x159,
    taps_out => mult_p_net_x183
  );
  pol1_in19_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in19_tap6 
  port map (
    din => d1_q_net_x163,
    coeff => slice1_y_net_x159,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x160,
    coeff_out => slice1_y_net_x160,
    taps_out => mult_p_net_x184
  );
  pol1_in19_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in19_tap7 
  port map (
    din => d1_q_net_x160,
    coeff => slice1_y_net_x160,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x164,
    coeff_out => slice1_y_net_x162,
    taps_out => mult_p_net_x185
  );
  pol1_in1_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in1_coeffs 
  port map (
    din => reinterpret32_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x23,
    sync_out => delay_q_net_x45,
    coeff => register_q_net_x22
  );
  pol1_in1_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in1_first_tap 
  port map (
    din => delay1_q_net_x23,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x22,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x165,
    sync_out => mux_y_net_x168,
    coeff_out => slice1_y_net_x163,
    taps_out => mult_p_net_x186
  );
  pol1_in1_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in1_last_tap 
  port map (
    din => d1_q_net_x173,
    sync => mux_y_net_x171,
    coeff => slice1_y_net_x178,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x199,
    sync_out => delay_q_net_x50
  );
  pol1_in1_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in1_tap2 
  port map (
    din => d1_q_net_x165,
    sync => mux_y_net_x168,
    coeff => slice1_y_net_x163,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x177,
    sync_out => mux_y_net_x176,
    coeff_out => slice1_y_net_x173,
    taps_out => mult_p_net_x200
  );
  pol1_in1_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in1_tap3 
  port map (
    din => d1_q_net_x177,
    sync => mux_y_net_x176,
    coeff => slice1_y_net_x173,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x178,
    sync_out => mux_y_net_x177,
    coeff_out => slice1_y_net_x174,
    taps_out => mult_p_net_x201
  );
  pol1_in1_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in1_tap4 
  port map (
    din => d1_q_net_x178,
    sync => mux_y_net_x177,
    coeff => slice1_y_net_x174,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x176,
    sync_out => mux_y_net_x178,
    coeff_out => slice1_y_net_x175,
    taps_out => mult_p_net_x202
  );
  pol1_in1_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in1_tap5 
  port map (
    din => d1_q_net_x176,
    sync => mux_y_net_x178,
    coeff => slice1_y_net_x175,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x179,
    sync_out => mux_y_net_x179,
    coeff_out => slice1_y_net_x176,
    taps_out => mult_p_net_x204
  );
  pol1_in1_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in1_tap6 
  port map (
    din => d1_q_net_x179,
    sync => mux_y_net_x179,
    coeff => slice1_y_net_x176,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x180,
    sync_out => mux_y_net_x180,
    coeff_out => slice1_y_net_x177,
    taps_out => mult_p_net_x205
  );
  pol1_in1_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in1_tap7 
  port map (
    din => d1_q_net_x180,
    sync => mux_y_net_x180,
    coeff => slice1_y_net_x177,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x173,
    sync_out => mux_y_net_x171,
    coeff_out => slice1_y_net_x178,
    taps_out => mult_p_net_x206
  );
  pol1_in20_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in20_coeffs 
  port map (
    din => reinterpret13_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x25,
    coeff => register_q_net_x24
  );
  pol1_in20_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in20_first_tap 
  port map (
    din => delay1_q_net_x25,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x24,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x172,
    coeff_out => slice1_y_net_x168,
    taps_out => mult_p_net_x193
  );
  pol1_in20_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in20_last_tap 
  port map (
    din => d1_q_net_x145,
    coeff => slice1_y_net_x143,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x194
  );
  pol1_in20_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in20_tap2 
  port map (
    din => d1_q_net_x172,
    coeff => slice1_y_net_x168,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x171,
    coeff_out => slice1_y_net_x169,
    taps_out => mult_p_net_x195
  );
  pol1_in20_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in20_tap3 
  port map (
    din => d1_q_net_x171,
    coeff => slice1_y_net_x169,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x174,
    coeff_out => slice1_y_net_x170,
    taps_out => mult_p_net_x196
  );
  pol1_in20_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in20_tap4 
  port map (
    din => d1_q_net_x174,
    coeff => slice1_y_net_x170,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x175,
    coeff_out => slice1_y_net_x171,
    taps_out => mult_p_net_x197
  );
  pol1_in20_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in20_tap5 
  port map (
    din => d1_q_net_x175,
    coeff => slice1_y_net_x171,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x156,
    coeff_out => slice1_y_net_x172,
    taps_out => mult_p_net_x198
  );
  pol1_in20_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in20_tap6 
  port map (
    din => d1_q_net_x156,
    coeff => slice1_y_net_x172,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x144,
    coeff_out => slice1_y_net_x142,
    taps_out => mult_p_net_x164
  );
  pol1_in20_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in20_tap7 
  port map (
    din => d1_q_net_x144,
    coeff => slice1_y_net_x142,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x145,
    coeff_out => slice1_y_net_x143,
    taps_out => mult_p_net_x165
  );
  pol1_in21_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in21_coeffs 
  port map (
    din => reinterpret12_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x21,
    coeff => register_q_net_x20
  );
  pol1_in21_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in21_first_tap 
  port map (
    din => delay1_q_net_x21,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x20,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x146,
    coeff_out => slice1_y_net_x144,
    taps_out => mult_p_net_x163
  );
  pol1_in21_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in21_last_tap 
  port map (
    din => d1_q_net_x142,
    coeff => slice1_y_net_x140,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x167
  );
  pol1_in21_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in21_tap2 
  port map (
    din => d1_q_net_x146,
    coeff => slice1_y_net_x144,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x147,
    coeff_out => slice1_y_net_x145,
    taps_out => mult_p_net_x168
  );
  pol1_in21_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in21_tap3 
  port map (
    din => d1_q_net_x147,
    coeff => slice1_y_net_x145,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x141,
    coeff_out => slice1_y_net_x146,
    taps_out => mult_p_net_x169
  );
  pol1_in21_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in21_tap4 
  port map (
    din => d1_q_net_x141,
    coeff => slice1_y_net_x146,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x138,
    coeff_out => slice1_y_net_x137,
    taps_out => mult_p_net_x158
  );
  pol1_in21_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in21_tap5 
  port map (
    din => d1_q_net_x138,
    coeff => slice1_y_net_x137,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x139,
    coeff_out => slice1_y_net_x138,
    taps_out => mult_p_net_x159
  );
  pol1_in21_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in21_tap6 
  port map (
    din => d1_q_net_x139,
    coeff => slice1_y_net_x138,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x140,
    coeff_out => slice1_y_net_x139,
    taps_out => mult_p_net_x160
  );
  pol1_in21_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in21_tap7 
  port map (
    din => d1_q_net_x140,
    coeff => slice1_y_net_x139,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x142,
    coeff_out => slice1_y_net_x140,
    taps_out => mult_p_net_x161
  );
  pol1_in22_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in22_coeffs 
  port map (
    din => reinterpret11_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x20,
    coeff => register_q_net_x19
  );
  pol1_in22_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in22_first_tap 
  port map (
    din => delay1_q_net_x20,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x19,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x143,
    coeff_out => slice1_y_net_x141,
    taps_out => mult_p_net_x162
  );
  pol1_in22_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in22_last_tap 
  port map (
    din => d1_q_net_x159,
    coeff => slice1_y_net_x157,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x166
  );
  pol1_in22_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in22_tap2 
  port map (
    din => d1_q_net_x143,
    coeff => slice1_y_net_x141,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x153,
    coeff_out => slice1_y_net_x152,
    taps_out => mult_p_net_x177
  );
  pol1_in22_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in22_tap3 
  port map (
    din => d1_q_net_x153,
    coeff => slice1_y_net_x152,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x154,
    coeff_out => slice1_y_net_x153,
    taps_out => mult_p_net_x178
  );
  pol1_in22_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in22_tap4 
  port map (
    din => d1_q_net_x154,
    coeff => slice1_y_net_x153,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x155,
    coeff_out => slice1_y_net_x154,
    taps_out => mult_p_net_x179
  );
  pol1_in22_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in22_tap5 
  port map (
    din => d1_q_net_x155,
    coeff => slice1_y_net_x154,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x157,
    coeff_out => slice1_y_net_x155,
    taps_out => mult_p_net_x176
  );
  pol1_in22_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in22_tap6 
  port map (
    din => d1_q_net_x157,
    coeff => slice1_y_net_x155,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x158,
    coeff_out => slice1_y_net_x156,
    taps_out => mult_p_net_x180
  );
  pol1_in22_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in22_tap7 
  port map (
    din => d1_q_net_x158,
    coeff => slice1_y_net_x156,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x159,
    coeff_out => slice1_y_net_x157,
    taps_out => mult_p_net_x181
  );
  pol1_in23_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in23_coeffs 
  port map (
    din => reinterpret10_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x22,
    coeff => register_q_net_x21
  );
  pol1_in23_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in23_first_tap 
  port map (
    din => delay1_q_net_x22,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x21,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x148,
    coeff_out => slice1_y_net_x147,
    taps_out => mult_p_net_x171
  );
  pol1_in23_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in23_last_tap 
  port map (
    din => d1_q_net_x209,
    coeff => slice1_y_net_x207,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x172
  );
  pol1_in23_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in23_tap2 
  port map (
    din => d1_q_net_x148,
    coeff => slice1_y_net_x147,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x149,
    coeff_out => slice1_y_net_x148,
    taps_out => mult_p_net_x173
  );
  pol1_in23_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in23_tap3 
  port map (
    din => d1_q_net_x149,
    coeff => slice1_y_net_x148,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x150,
    coeff_out => slice1_y_net_x149,
    taps_out => mult_p_net_x170
  );
  pol1_in23_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in23_tap4 
  port map (
    din => d1_q_net_x150,
    coeff => slice1_y_net_x149,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x151,
    coeff_out => slice1_y_net_x150,
    taps_out => mult_p_net_x174
  );
  pol1_in23_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in23_tap5 
  port map (
    din => d1_q_net_x151,
    coeff => slice1_y_net_x150,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x152,
    coeff_out => slice1_y_net_x151,
    taps_out => mult_p_net_x175
  );
  pol1_in23_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in23_tap6 
  port map (
    din => d1_q_net_x152,
    coeff => slice1_y_net_x151,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x208,
    coeff_out => slice1_y_net_x206,
    taps_out => mult_p_net_x203
  );
  pol1_in23_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in23_tap7 
  port map (
    din => d1_q_net_x208,
    coeff => slice1_y_net_x206,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x209,
    coeff_out => slice1_y_net_x207,
    taps_out => mult_p_net_x237
  );
  pol1_in24_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in24_coeffs 
  port map (
    din => reinterpret9_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x30,
    coeff => register_q_net_x29
  );
  pol1_in24_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in24_first_tap 
  port map (
    din => delay1_q_net_x30,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x29,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x207,
    coeff_out => slice1_y_net_x208,
    taps_out => mult_p_net_x238
  );
  pol1_in24_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in24_last_tap 
  port map (
    din => d1_q_net_x205,
    coeff => slice1_y_net_x201,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x240
  );
  pol1_in24_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in24_tap2 
  port map (
    din => d1_q_net_x207,
    coeff => slice1_y_net_x208,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x210,
    coeff_out => slice1_y_net_x209,
    taps_out => mult_p_net_x241
  );
  pol1_in24_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in24_tap3 
  port map (
    din => d1_q_net_x210,
    coeff => slice1_y_net_x209,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x211,
    coeff_out => slice1_y_net_x210,
    taps_out => mult_p_net_x242
  );
  pol1_in24_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in24_tap4 
  port map (
    din => d1_q_net_x211,
    coeff => slice1_y_net_x210,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x202,
    coeff_out => slice1_y_net_x202,
    taps_out => mult_p_net_x234
  );
  pol1_in24_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in24_tap5 
  port map (
    din => d1_q_net_x202,
    coeff => slice1_y_net_x202,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x203,
    coeff_out => slice1_y_net_x203,
    taps_out => mult_p_net_x231
  );
  pol1_in24_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in24_tap6 
  port map (
    din => d1_q_net_x203,
    coeff => slice1_y_net_x203,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x204,
    coeff_out => slice1_y_net_x204,
    taps_out => mult_p_net_x232
  );
  pol1_in24_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in24_tap7 
  port map (
    din => d1_q_net_x204,
    coeff => slice1_y_net_x204,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x205,
    coeff_out => slice1_y_net_x201,
    taps_out => mult_p_net_x233
  );
  pol1_in25_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in25_coeffs 
  port map (
    din => reinterpret8_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x29,
    coeff => register_q_net_x28
  );
  pol1_in25_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in25_first_tap 
  port map (
    din => delay1_q_net_x29,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x28,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x206,
    coeff_out => slice1_y_net_x205,
    taps_out => mult_p_net_x235
  );
  pol1_in25_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in25_last_tap 
  port map (
    din => d1_q_net_x222,
    coeff => slice1_y_net_x222,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x236
  );
  pol1_in25_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in25_tap2 
  port map (
    din => d1_q_net_x206,
    coeff => slice1_y_net_x205,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x217,
    coeff_out => slice1_y_net_x217,
    taps_out => mult_p_net_x239
  );
  pol1_in25_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in25_tap3 
  port map (
    din => d1_q_net_x217,
    coeff => slice1_y_net_x217,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x218,
    coeff_out => slice1_y_net_x218,
    taps_out => mult_p_net_x250
  );
  pol1_in25_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in25_tap4 
  port map (
    din => d1_q_net_x218,
    coeff => slice1_y_net_x218,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x219,
    coeff_out => slice1_y_net_x219,
    taps_out => mult_p_net_x251
  );
  pol1_in25_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in25_tap5 
  port map (
    din => d1_q_net_x219,
    coeff => slice1_y_net_x219,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x220,
    coeff_out => slice1_y_net_x216,
    taps_out => mult_p_net_x252
  );
  pol1_in25_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in25_tap6 
  port map (
    din => d1_q_net_x220,
    coeff => slice1_y_net_x216,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x221,
    coeff_out => slice1_y_net_x221,
    taps_out => mult_p_net_x253
  );
  pol1_in25_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in25_tap7 
  port map (
    din => d1_q_net_x221,
    coeff => slice1_y_net_x221,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x222,
    coeff_out => slice1_y_net_x222,
    taps_out => mult_p_net_x254
  );
  pol1_in26_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in26_coeffs 
  port map (
    din => reinterpret7_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x31,
    coeff => register_q_net_x30
  );
  pol1_in26_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in26_first_tap 
  port map (
    din => delay1_q_net_x31,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x30,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x212,
    coeff_out => slice1_y_net_x212,
    taps_out => mult_p_net_x243
  );
  pol1_in26_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in26_last_tap 
  port map (
    din => d1_q_net_x187,
    coeff => slice1_y_net_x184,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x244
  );
  pol1_in26_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in26_tap2 
  port map (
    din => d1_q_net_x212,
    coeff => slice1_y_net_x212,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x213,
    coeff_out => slice1_y_net_x213,
    taps_out => mult_p_net_x245
  );
  pol1_in26_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in26_tap3 
  port map (
    din => d1_q_net_x213,
    coeff => slice1_y_net_x213,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x214,
    coeff_out => slice1_y_net_x211,
    taps_out => mult_p_net_x246
  );
  pol1_in26_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in26_tap4 
  port map (
    din => d1_q_net_x214,
    coeff => slice1_y_net_x211,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x215,
    coeff_out => slice1_y_net_x214,
    taps_out => mult_p_net_x247
  );
  pol1_in26_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in26_tap5 
  port map (
    din => d1_q_net_x215,
    coeff => slice1_y_net_x214,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x216,
    coeff_out => slice1_y_net_x215,
    taps_out => mult_p_net_x248
  );
  pol1_in26_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in26_tap6 
  port map (
    din => d1_q_net_x216,
    coeff => slice1_y_net_x215,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x186,
    coeff_out => slice1_y_net_x198,
    taps_out => mult_p_net_x249
  );
  pol1_in26_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in26_tap7 
  port map (
    din => d1_q_net_x186,
    coeff => slice1_y_net_x198,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x187,
    coeff_out => slice1_y_net_x184,
    taps_out => mult_p_net_x213
  );
  pol1_in27_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in27_coeffs 
  port map (
    din => reinterpret6_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x27,
    coeff => register_q_net_x26
  );
  pol1_in27_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in27_first_tap 
  port map (
    din => delay1_q_net_x27,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x26,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x188,
    coeff_out => slice1_y_net_x185,
    taps_out => mult_p_net_x214
  );
  pol1_in27_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in27_last_tap 
  port map (
    din => d1_q_net_x181,
    coeff => slice1_y_net_x181,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x215
  );
  pol1_in27_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in27_tap2 
  port map (
    din => d1_q_net_x188,
    coeff => slice1_y_net_x185,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x189,
    coeff_out => slice1_y_net_x187,
    taps_out => mult_p_net_x216
  );
  pol1_in27_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in27_tap3 
  port map (
    din => d1_q_net_x189,
    coeff => slice1_y_net_x187,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x190,
    coeff_out => slice1_y_net_x188,
    taps_out => mult_p_net_x217
  );
  pol1_in27_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in27_tap4 
  port map (
    din => d1_q_net_x190,
    coeff => slice1_y_net_x188,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x182,
    coeff_out => slice1_y_net_x182,
    taps_out => mult_p_net_x218
  );
  pol1_in27_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in27_tap5 
  port map (
    din => d1_q_net_x182,
    coeff => slice1_y_net_x182,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x183,
    coeff_out => slice1_y_net_x179,
    taps_out => mult_p_net_x207
  );
  pol1_in27_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in27_tap6 
  port map (
    din => d1_q_net_x183,
    coeff => slice1_y_net_x179,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x184,
    coeff_out => slice1_y_net_x180,
    taps_out => mult_p_net_x208
  );
  pol1_in27_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in27_tap7 
  port map (
    din => d1_q_net_x184,
    coeff => slice1_y_net_x180,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x181,
    coeff_out => slice1_y_net_x181,
    taps_out => mult_p_net_x209
  );
  pol1_in28_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in28_coeffs 
  port map (
    din => reinterpret5_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x26,
    coeff => register_q_net_x25
  );
  pol1_in28_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in28_first_tap 
  port map (
    din => delay1_q_net_x26,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x25,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x185,
    coeff_out => slice1_y_net_x183,
    taps_out => mult_p_net_x210
  );
  pol1_in28_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in28_last_tap 
  port map (
    din => d1_q_net_x201,
    coeff => slice1_y_net_x200,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x211
  );
  pol1_in28_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in28_tap2 
  port map (
    din => d1_q_net_x185,
    coeff => slice1_y_net_x183,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x197,
    coeff_out => slice1_y_net_x186,
    taps_out => mult_p_net_x212
  );
  pol1_in28_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in28_tap3 
  port map (
    din => d1_q_net_x197,
    coeff => slice1_y_net_x186,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x198,
    coeff_out => slice1_y_net_x195,
    taps_out => mult_p_net_x226
  );
  pol1_in28_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in28_tap4 
  port map (
    din => d1_q_net_x198,
    coeff => slice1_y_net_x195,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x199,
    coeff_out => slice1_y_net_x196,
    taps_out => mult_p_net_x227
  );
  pol1_in28_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in28_tap5 
  port map (
    din => d1_q_net_x199,
    coeff => slice1_y_net_x196,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x196,
    coeff_out => slice1_y_net_x197,
    taps_out => mult_p_net_x228
  );
  pol1_in28_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in28_tap6 
  port map (
    din => d1_q_net_x196,
    coeff => slice1_y_net_x197,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x200,
    coeff_out => slice1_y_net_x199,
    taps_out => mult_p_net_x229
  );
  pol1_in28_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in28_tap7 
  port map (
    din => d1_q_net_x200,
    coeff => slice1_y_net_x199,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x201,
    coeff_out => slice1_y_net_x200,
    taps_out => mult_p_net_x230
  );
  pol1_in29_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in29_coeffs 
  port map (
    din => reinterpret4_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x28,
    coeff => register_q_net_x27
  );
  pol1_in29_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in29_first_tap 
  port map (
    din => delay1_q_net_x28,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x27,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x192,
    coeff_out => slice1_y_net_x189,
    taps_out => mult_p_net_x219
  );
  pol1_in29_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in29_last_tap 
  port map (
    din => d1_q_net_x85,
    coeff => slice1_y_net_x85,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x220
  );
  pol1_in29_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in29_tap2 
  port map (
    din => d1_q_net_x192,
    coeff => slice1_y_net_x189,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x193,
    coeff_out => slice1_y_net_x190,
    taps_out => mult_p_net_x221
  );
  pol1_in29_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in29_tap3 
  port map (
    din => d1_q_net_x193,
    coeff => slice1_y_net_x190,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x191,
    coeff_out => slice1_y_net_x191,
    taps_out => mult_p_net_x222
  );
  pol1_in29_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in29_tap4 
  port map (
    din => d1_q_net_x191,
    coeff => slice1_y_net_x191,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x194,
    coeff_out => slice1_y_net_x192,
    taps_out => mult_p_net_x223
  );
  pol1_in29_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in29_tap5 
  port map (
    din => d1_q_net_x194,
    coeff => slice1_y_net_x192,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x195,
    coeff_out => slice1_y_net_x193,
    taps_out => mult_p_net_x224
  );
  pol1_in29_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in29_tap6 
  port map (
    din => d1_q_net_x195,
    coeff => slice1_y_net_x193,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x135,
    coeff_out => slice1_y_net_x194,
    taps_out => mult_p_net_x225
  );
  pol1_in29_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in29_tap7 
  port map (
    din => d1_q_net_x135,
    coeff => slice1_y_net_x194,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x85,
    coeff_out => slice1_y_net_x85,
    taps_out => mult_p_net_x100
  );
  pol1_in2_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in2_coeffs 
  port map (
    din => reinterpret31_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x13,
    coeff => register_q_net_x12
  );
  pol1_in2_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in2_first_tap 
  port map (
    din => delay1_q_net_x13,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x12,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x86,
    coeff_out => slice1_y_net_x86,
    taps_out => mult_p_net_x101
  );
  pol1_in2_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in2_last_tap 
  port map (
    din => d1_q_net_x82,
    coeff => slice1_y_net_x82,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x102
  );
  pol1_in2_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in2_tap2 
  port map (
    din => d1_q_net_x86,
    coeff => slice1_y_net_x86,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x88,
    coeff_out => slice1_y_net_x87,
    taps_out => mult_p_net_x103
  );
  pol1_in2_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in2_tap3 
  port map (
    din => d1_q_net_x88,
    coeff => slice1_y_net_x87,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x89,
    coeff_out => slice1_y_net_x88,
    taps_out => mult_p_net_x104
  );
  pol1_in2_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in2_tap4 
  port map (
    din => d1_q_net_x89,
    coeff => slice1_y_net_x88,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x83,
    coeff_out => slice1_y_net_x89,
    taps_out => mult_p_net_x105
  );
  pol1_in2_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in2_tap5 
  port map (
    din => d1_q_net_x83,
    coeff => slice1_y_net_x89,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x80,
    coeff_out => slice1_y_net_x80,
    taps_out => mult_p_net_x94
  );
  pol1_in2_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in2_tap6 
  port map (
    din => d1_q_net_x80,
    coeff => slice1_y_net_x80,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x81,
    coeff_out => slice1_y_net_x81,
    taps_out => mult_p_net_x95
  );
  pol1_in2_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in2_tap7 
  port map (
    din => d1_q_net_x81,
    coeff => slice1_y_net_x81,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x82,
    coeff_out => slice1_y_net_x82,
    taps_out => mult_p_net_x96
  );
  pol1_in30_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in30_coeffs 
  port map (
    din => reinterpret3_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x12,
    coeff => register_q_net_x11
  );
  pol1_in30_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in30_first_tap 
  port map (
    din => delay1_q_net_x12,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x11,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x84,
    coeff_out => slice1_y_net_x83,
    taps_out => mult_p_net_x97
  );
  pol1_in30_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in30_last_tap 
  port map (
    din => d1_q_net_x100,
    coeff => slice1_y_net_x101,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x98
  );
  pol1_in30_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in30_tap2 
  port map (
    din => d1_q_net_x84,
    coeff => slice1_y_net_x83,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x87,
    coeff_out => slice1_y_net_x84,
    taps_out => mult_p_net_x99
  );
  pol1_in30_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in30_tap3 
  port map (
    din => d1_q_net_x87,
    coeff => slice1_y_net_x84,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x96,
    coeff_out => slice1_y_net_x96,
    taps_out => mult_p_net_x113
  );
  pol1_in30_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in30_tap4 
  port map (
    din => d1_q_net_x96,
    coeff => slice1_y_net_x96,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x97,
    coeff_out => slice1_y_net_x97,
    taps_out => mult_p_net_x114
  );
  pol1_in30_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in30_tap5 
  port map (
    din => d1_q_net_x97,
    coeff => slice1_y_net_x97,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x98,
    coeff_out => slice1_y_net_x98,
    taps_out => mult_p_net_x115
  );
  pol1_in30_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in30_tap6 
  port map (
    din => d1_q_net_x98,
    coeff => slice1_y_net_x98,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x99,
    coeff_out => slice1_y_net_x100,
    taps_out => mult_p_net_x116
  );
  pol1_in30_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in30_tap7 
  port map (
    din => d1_q_net_x99,
    coeff => slice1_y_net_x100,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x100,
    coeff_out => slice1_y_net_x101,
    taps_out => mult_p_net_x117
  );
  pol1_in31_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in31_coeffs 
  port map (
    din => reinterpret2_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x14,
    coeff => register_q_net_x13
  );
  pol1_in31_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in31_first_tap 
  port map (
    din => delay1_q_net_x14,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x13,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x90,
    coeff_out => slice1_y_net_x90,
    taps_out => mult_p_net_x109
  );
  pol1_in31_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in31_last_tap 
  port map (
    din => d1_q_net_x64,
    coeff => slice1_y_net_x64,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x106
  );
  pol1_in31_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in31_tap2 
  port map (
    din => d1_q_net_x90,
    coeff => slice1_y_net_x90,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x91,
    coeff_out => slice1_y_net_x91,
    taps_out => mult_p_net_x107
  );
  pol1_in31_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in31_tap3 
  port map (
    din => d1_q_net_x91,
    coeff => slice1_y_net_x91,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x92,
    coeff_out => slice1_y_net_x92,
    taps_out => mult_p_net_x108
  );
  pol1_in31_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in31_tap4 
  port map (
    din => d1_q_net_x92,
    coeff => slice1_y_net_x92,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x93,
    coeff_out => slice1_y_net_x93,
    taps_out => mult_p_net_x110
  );
  pol1_in31_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in31_tap5 
  port map (
    din => d1_q_net_x93,
    coeff => slice1_y_net_x93,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x94,
    coeff_out => slice1_y_net_x94,
    taps_out => mult_p_net_x111
  );
  pol1_in31_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in31_tap6 
  port map (
    din => d1_q_net_x94,
    coeff => slice1_y_net_x94,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x95,
    coeff_out => slice1_y_net_x95,
    taps_out => mult_p_net_x112
  );
  pol1_in31_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in31_tap7 
  port map (
    din => d1_q_net_x95,
    coeff => slice1_y_net_x95,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x64,
    coeff_out => slice1_y_net_x64,
    taps_out => mult_p_net_x76
  );
  pol1_in32_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in32_coeffs 
  port map (
    din => reinterpret1_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x10,
    coeff => register_q_net_x9
  );
  pol1_in32_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in32_first_tap 
  port map (
    din => delay1_q_net_x10,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x9,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x65,
    coeff_out => slice1_y_net_x65,
    taps_out => mult_p_net_x77
  );
  pol1_in32_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in32_last_tap 
  port map (
    din => d1_q_net_x61,
    coeff => slice1_y_net_x61,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x75
  );
  pol1_in32_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in32_tap2 
  port map (
    din => d1_q_net_x65,
    coeff => slice1_y_net_x65,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x66,
    coeff_out => slice1_y_net_x66,
    taps_out => mult_p_net_x79
  );
  pol1_in32_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in32_tap3 
  port map (
    din => d1_q_net_x66,
    coeff => slice1_y_net_x66,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x67,
    coeff_out => slice1_y_net_x67,
    taps_out => mult_p_net_x80
  );
  pol1_in32_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in32_tap4 
  port map (
    din => d1_q_net_x67,
    coeff => slice1_y_net_x67,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x68,
    coeff_out => slice1_y_net_x68,
    taps_out => mult_p_net_x81
  );
  pol1_in32_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in32_tap5 
  port map (
    din => d1_q_net_x68,
    coeff => slice1_y_net_x68,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x59,
    coeff_out => slice1_y_net_x59,
    taps_out => mult_p_net_x69
  );
  pol1_in32_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in32_tap6 
  port map (
    din => d1_q_net_x59,
    coeff => slice1_y_net_x59,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x60,
    coeff_out => slice1_y_net_x60,
    taps_out => mult_p_net_x70
  );
  pol1_in32_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in32_tap7 
  port map (
    din => d1_q_net_x60,
    coeff => slice1_y_net_x60,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x61,
    coeff_out => slice1_y_net_x61,
    taps_out => mult_p_net_x71
  );
  pol1_in3_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in3_coeffs 
  port map (
    din => reinterpret30_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x9,
    coeff => register_q_net_x8
  );
  pol1_in3_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in3_first_tap 
  port map (
    din => delay1_q_net_x9,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x62,
    coeff_out => slice1_y_net_x62,
    taps_out => mult_p_net_x72
  );
  pol1_in3_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in3_last_tap 
  port map (
    din => d1_q_net_x79,
    coeff => slice1_y_net_x78,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x73
  );
  pol1_in3_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in3_tap2 
  port map (
    din => d1_q_net_x62,
    coeff => slice1_y_net_x62,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x63,
    coeff_out => slice1_y_net_x63,
    taps_out => mult_p_net_x74
  );
  pol1_in3_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in3_tap3 
  port map (
    din => d1_q_net_x63,
    coeff => slice1_y_net_x63,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x75,
    coeff_out => slice1_y_net_x75,
    taps_out => mult_p_net_x78
  );
  pol1_in3_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in3_tap4 
  port map (
    din => d1_q_net_x75,
    coeff => slice1_y_net_x75,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x76,
    coeff_out => slice1_y_net_x76,
    taps_out => mult_p_net_x89
  );
  pol1_in3_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in3_tap5 
  port map (
    din => d1_q_net_x76,
    coeff => slice1_y_net_x76,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x77,
    coeff_out => slice1_y_net_x77,
    taps_out => mult_p_net_x90
  );
  pol1_in3_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in3_tap6 
  port map (
    din => d1_q_net_x77,
    coeff => slice1_y_net_x77,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x78,
    coeff_out => slice1_y_net_x74,
    taps_out => mult_p_net_x91
  );
  pol1_in3_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in3_tap7 
  port map (
    din => d1_q_net_x78,
    coeff => slice1_y_net_x74,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x79,
    coeff_out => slice1_y_net_x78,
    taps_out => mult_p_net_x92
  );
  pol1_in4_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in4_coeffs 
  port map (
    din => reinterpret29_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x11,
    coeff => register_q_net_x10
  );
  pol1_in4_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in4_first_tap 
  port map (
    din => delay1_q_net_x11,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x71,
    coeff_out => slice1_y_net_x79,
    taps_out => mult_p_net_x93
  );
  pol1_in4_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in4_last_tap 
  port map (
    din => d1_q_net_x121,
    coeff => slice1_y_net_x99,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x82
  );
  pol1_in4_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in4_tap2 
  port map (
    din => d1_q_net_x71,
    coeff => slice1_y_net_x79,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x69,
    coeff_out => slice1_y_net_x70,
    taps_out => mult_p_net_x83
  );
  pol1_in4_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in4_tap3 
  port map (
    din => d1_q_net_x69,
    coeff => slice1_y_net_x70,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x70,
    coeff_out => slice1_y_net_x71,
    taps_out => mult_p_net_x84
  );
  pol1_in4_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in4_tap4 
  port map (
    din => d1_q_net_x70,
    coeff => slice1_y_net_x71,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x72,
    coeff_out => slice1_y_net_x69,
    taps_out => mult_p_net_x85
  );
  pol1_in4_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in4_tap5 
  port map (
    din => d1_q_net_x72,
    coeff => slice1_y_net_x69,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x73,
    coeff_out => slice1_y_net_x72,
    taps_out => mult_p_net_x86
  );
  pol1_in4_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in4_tap6 
  port map (
    din => d1_q_net_x73,
    coeff => slice1_y_net_x72,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x74,
    coeff_out => slice1_y_net_x73,
    taps_out => mult_p_net_x87
  );
  pol1_in4_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in4_tap7 
  port map (
    din => d1_q_net_x74,
    coeff => slice1_y_net_x73,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x121,
    coeff_out => slice1_y_net_x99,
    taps_out => mult_p_net_x88
  );
  pol1_in5_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in5_coeffs 
  port map (
    din => reinterpret28_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x18,
    coeff => register_q_net_x17
  );
  pol1_in5_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in5_first_tap 
  port map (
    din => delay1_q_net_x18,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x17,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x122,
    coeff_out => slice1_y_net_x122,
    taps_out => mult_p_net_x140
  );
  pol1_in5_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in5_last_tap 
  port map (
    din => d1_q_net_x118,
    coeff => slice1_y_net_x117,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x141
  );
  pol1_in5_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in5_tap2 
  port map (
    din => d1_q_net_x122,
    coeff => slice1_y_net_x122,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x123,
    coeff_out => slice1_y_net_x121,
    taps_out => mult_p_net_x142
  );
  pol1_in5_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in5_tap3 
  port map (
    din => d1_q_net_x123,
    coeff => slice1_y_net_x121,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x124,
    coeff_out => slice1_y_net_x124,
    taps_out => mult_p_net_x143
  );
  pol1_in5_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in5_tap4 
  port map (
    din => d1_q_net_x124,
    coeff => slice1_y_net_x124,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x125,
    coeff_out => slice1_y_net_x125,
    taps_out => mult_p_net_x144
  );
  pol1_in5_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in5_tap5 
  port map (
    din => d1_q_net_x125,
    coeff => slice1_y_net_x125,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x116,
    coeff_out => slice1_y_net_x118,
    taps_out => mult_p_net_x145
  );
  pol1_in5_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in5_tap6 
  port map (
    din => d1_q_net_x116,
    coeff => slice1_y_net_x118,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x117,
    coeff_out => slice1_y_net_x116,
    taps_out => mult_p_net_x134
  );
  pol1_in5_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in5_tap7 
  port map (
    din => d1_q_net_x117,
    coeff => slice1_y_net_x116,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x118,
    coeff_out => slice1_y_net_x117,
    taps_out => mult_p_net_x135
  );
  pol1_in6_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in6_coeffs 
  port map (
    din => reinterpret27_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x17,
    coeff => register_q_net_x16
  );
  pol1_in6_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in6_first_tap 
  port map (
    din => delay1_q_net_x17,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x16,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x119,
    coeff_out => slice1_y_net_x119,
    taps_out => mult_p_net_x136
  );
  pol1_in6_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in6_last_tap 
  port map (
    din => d1_q_net_x136,
    coeff => slice1_y_net_x135,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x137
  );
  pol1_in6_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in6_tap2 
  port map (
    din => d1_q_net_x119,
    coeff => slice1_y_net_x119,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x120,
    coeff_out => slice1_y_net_x120,
    taps_out => mult_p_net_x138
  );
  pol1_in6_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in6_tap3 
  port map (
    din => d1_q_net_x120,
    coeff => slice1_y_net_x120,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x132,
    coeff_out => slice1_y_net_x123,
    taps_out => mult_p_net_x139
  );
  pol1_in6_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in6_tap4 
  port map (
    din => d1_q_net_x132,
    coeff => slice1_y_net_x123,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x133,
    coeff_out => slice1_y_net_x132,
    taps_out => mult_p_net_x153
  );
  pol1_in6_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in6_tap5 
  port map (
    din => d1_q_net_x133,
    coeff => slice1_y_net_x132,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x134,
    coeff_out => slice1_y_net_x133,
    taps_out => mult_p_net_x154
  );
  pol1_in6_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in6_tap6 
  port map (
    din => d1_q_net_x134,
    coeff => slice1_y_net_x133,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x131,
    coeff_out => slice1_y_net_x134,
    taps_out => mult_p_net_x155
  );
  pol1_in6_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in6_tap7 
  port map (
    din => d1_q_net_x131,
    coeff => slice1_y_net_x134,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x136,
    coeff_out => slice1_y_net_x135,
    taps_out => mult_p_net_x156
  );
  pol1_in7_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in7_coeffs 
  port map (
    din => reinterpret26_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x19,
    coeff => register_q_net_x18
  );
  pol1_in7_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in7_first_tap 
  port map (
    din => delay1_q_net_x19,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x18,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x137,
    coeff_out => slice1_y_net_x136,
    taps_out => mult_p_net_x157
  );
  pol1_in7_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in7_last_tap 
  port map (
    din => d1_q_net_x114,
    coeff => slice1_y_net_x131,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x146
  );
  pol1_in7_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in7_tap2 
  port map (
    din => d1_q_net_x137,
    coeff => slice1_y_net_x136,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x127,
    coeff_out => slice1_y_net_x126,
    taps_out => mult_p_net_x147
  );
  pol1_in7_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in7_tap3 
  port map (
    din => d1_q_net_x127,
    coeff => slice1_y_net_x126,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x128,
    coeff_out => slice1_y_net_x127,
    taps_out => mult_p_net_x148
  );
  pol1_in7_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in7_tap4 
  port map (
    din => d1_q_net_x128,
    coeff => slice1_y_net_x127,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x126,
    coeff_out => slice1_y_net_x128,
    taps_out => mult_p_net_x149
  );
  pol1_in7_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in7_tap5 
  port map (
    din => d1_q_net_x126,
    coeff => slice1_y_net_x128,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x129,
    coeff_out => slice1_y_net_x129,
    taps_out => mult_p_net_x150
  );
  pol1_in7_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in7_tap6 
  port map (
    din => d1_q_net_x129,
    coeff => slice1_y_net_x129,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x130,
    coeff_out => slice1_y_net_x130,
    taps_out => mult_p_net_x151
  );
  pol1_in7_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in7_tap7 
  port map (
    din => d1_q_net_x130,
    coeff => slice1_y_net_x130,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x114,
    coeff_out => slice1_y_net_x131,
    taps_out => mult_p_net_x152
  );
  pol1_in8_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in8_coeffs 
  port map (
    din => reinterpret25_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x16,
    coeff => register_q_net_x15
  );
  pol1_in8_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in8_first_tap 
  port map (
    din => delay1_q_net_x16,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x15,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x107,
    coeff_out => slice1_y_net_x107,
    taps_out => mult_p_net_x124
  );
  pol1_in8_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in8_last_tap 
  port map (
    din => d1_q_net_x102,
    coeff => slice1_y_net_x103,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x125
  );
  pol1_in8_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in8_tap2 
  port map (
    din => d1_q_net_x107,
    coeff => slice1_y_net_x107,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x106,
    coeff_out => slice1_y_net_x108,
    taps_out => mult_p_net_x126
  );
  pol1_in8_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in8_tap3 
  port map (
    din => d1_q_net_x106,
    coeff => slice1_y_net_x108,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x109,
    coeff_out => slice1_y_net_x109,
    taps_out => mult_p_net_x127
  );
  pol1_in8_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in8_tap4 
  port map (
    din => d1_q_net_x109,
    coeff => slice1_y_net_x109,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x110,
    coeff_out => slice1_y_net_x110,
    taps_out => mult_p_net_x128
  );
  pol1_in8_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in8_tap5 
  port map (
    din => d1_q_net_x110,
    coeff => slice1_y_net_x110,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x103,
    coeff_out => slice1_y_net_x111,
    taps_out => mult_p_net_x129
  );
  pol1_in8_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in8_tap6 
  port map (
    din => d1_q_net_x103,
    coeff => slice1_y_net_x111,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x101,
    coeff_out => slice1_y_net_x102,
    taps_out => mult_p_net_x119
  );
  pol1_in8_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in8_tap7 
  port map (
    din => d1_q_net_x101,
    coeff => slice1_y_net_x102,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x102,
    coeff_out => slice1_y_net_x103,
    taps_out => mult_p_net_x120
  );
  pol1_in9_coeffs : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in9_coeffs 
  port map (
    din => reinterpret24_output_port_net,
    sync => slice_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x15,
    coeff => register_q_net_x14
  );
  pol1_in9_first_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in9_first_tap 
  port map (
    din => delay1_q_net_x15,
    sync => delay_q_net_x45,
    coeffs => register_q_net_x14,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x104,
    coeff_out => slice1_y_net_x104,
    taps_out => mult_p_net_x118
  );
  pol1_in9_last_tap : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in9_last_tap 
  port map (
    din => d1_q_net_x115,
    coeff => slice1_y_net_x115,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x121
  );
  pol1_in9_tap2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in9_tap2 
  port map (
    din => d1_q_net_x104,
    coeff => slice1_y_net_x104,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x105,
    coeff_out => slice1_y_net_x105,
    taps_out => mult_p_net_x122
  );
  pol1_in9_tap3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in9_tap3 
  port map (
    din => d1_q_net_x105,
    coeff => slice1_y_net_x105,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x108,
    coeff_out => slice1_y_net_x106,
    taps_out => mult_p_net_x123
  );
  pol1_in9_tap4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in9_tap4 
  port map (
    din => d1_q_net_x108,
    coeff => slice1_y_net_x106,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x111,
    coeff_out => slice1_y_net_x112,
    taps_out => mult_p_net_x130
  );
  pol1_in9_tap5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in9_tap5 
  port map (
    din => d1_q_net_x111,
    coeff => slice1_y_net_x112,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x112,
    coeff_out => slice1_y_net_x113,
    taps_out => mult_p_net_x131
  );
  pol1_in9_tap6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in9_tap6 
  port map (
    din => d1_q_net_x112,
    coeff => slice1_y_net_x113,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x113,
    coeff_out => slice1_y_net_x114,
    taps_out => mult_p_net_x132
  );
  pol1_in9_tap7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_pol1_in9_tap7 
  port map (
    din => d1_q_net_x113,
    coeff => slice1_y_net_x114,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => d1_q_net_x115,
    coeff_out => slice1_y_net_x115,
    taps_out => mult_p_net_x133
  );
  convert_1_1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_1_dout_net
  );
  convert_1_10 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_10_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_10_dout_net
  );
  convert_1_11 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_11_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_11_dout_net
  );
  convert_1_12 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_12_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_12_dout_net
  );
  convert_1_13 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_13_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_13_dout_net
  );
  convert_1_14 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_14_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_14_dout_net
  );
  convert_1_15 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_15_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_15_dout_net
  );
  convert_1_16 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_16_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_16_dout_net
  );
  convert_1_2 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_2_dout_net
  );
  convert_1_3 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_3_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_3_dout_net
  );
  convert_1_4 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_4_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_4_dout_net
  );
  convert_1_5 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_5_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_5_dout_net
  );
  convert_1_6 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_6_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_6_dout_net
  );
  convert_1_7 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_7_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_7_dout_net
  );
  convert_1_8 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_8_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_8_dout_net
  );
  convert_1_9 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_9_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_9_dout_net
  );
  delay1 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => sync_delay_q_net_x30,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net_x7
  );
  scale_1_1 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x30,
    op => scale_1_1_op_net
  );
  scale_1_10 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x29,
    op => scale_1_10_op_net
  );
  scale_1_11 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x22,
    op => scale_1_11_op_net
  );
  scale_1_12 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x28,
    op => scale_1_12_op_net
  );
  scale_1_13 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x27,
    op => scale_1_13_op_net
  );
  scale_1_14 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x26,
    op => scale_1_14_op_net
  );
  scale_1_15 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x25,
    op => scale_1_15_op_net
  );
  scale_1_16 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x24,
    op => scale_1_16_op_net
  );
  scale_1_2 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x10,
    op => scale_1_2_op_net
  );
  scale_1_3 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x6,
    op => scale_1_3_op_net
  );
  scale_1_4 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x18,
    op => scale_1_4_op_net
  );
  scale_1_5 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x17,
    op => scale_1_5_op_net
  );
  scale_1_6 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x16,
    op => scale_1_6_op_net
  );
  scale_1_7 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x15,
    op => scale_1_7_op_net
  );
  scale_1_8 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x14,
    op => scale_1_8_op_net
  );
  scale_1_9 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x13,
    op => scale_1_9_op_net
  );
  scale_1_17 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x23,
    op => scale_1_17_op_net
  );
  convert_1_17 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_17_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_17_dout_net
  );
  scale_1_18 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x12,
    op => scale_1_18_op_net
  );
  convert_1_18 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_18_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_18_dout_net
  );
  scale_1_19 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x11,
    op => scale_1_19_op_net
  );
  convert_1_19 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_19_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_19_dout_net
  );
  scale_1_20 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x9,
    op => scale_1_20_op_net
  );
  convert_1_20 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_20_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_20_dout_net
  );
  scale_1_21 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x8,
    op => scale_1_21_op_net
  );
  convert_1_21 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_21_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_21_dout_net
  );
  scale_1_22 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x7,
    op => scale_1_22_op_net
  );
  convert_1_22 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_22_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_22_dout_net
  );
  scale_1_23 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net,
    op => scale_1_23_op_net
  );
  convert_1_23 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_23_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_23_dout_net
  );
  scale_1_24 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x5,
    op => scale_1_24_op_net
  );
  convert_1_24 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_24_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_24_dout_net
  );
  scale_1_25 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x4,
    op => scale_1_25_op_net
  );
  convert_1_25 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_25_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_25_dout_net
  );
  scale_1_26 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x3,
    op => scale_1_26_op_net
  );
  convert_1_26 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_26_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_26_dout_net
  );
  scale_1_27 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x2,
    op => scale_1_27_op_net
  );
  convert_1_27 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_27_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_27_dout_net
  );
  scale_1_28 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x1,
    op => scale_1_28_op_net
  );
  convert_1_28 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_28_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_28_dout_net
  );
  scale_1_29 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x0,
    op => scale_1_29_op_net
  );
  convert_1_29 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_29_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_29_dout_net
  );
  scale_1_30 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x21,
    op => scale_1_30_op_net
  );
  convert_1_30 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_30_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_30_dout_net
  );
  scale_1_31 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x20,
    op => scale_1_31_op_net
  );
  convert_1_31 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_31_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_31_dout_net
  );
  scale_1_32 : entity xil_defaultlib.sysgen_scale_f0b0f46572 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr7_s_net_x19,
    op => scale_1_32_op_net
  );
  convert_1_32 : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_32_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_32_dout_net
  );
end structural;
-- Generated from Simulink block pfb_fir_1024c_32i_core_struct
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_struct is
  port (
    pol_in : in std_logic_vector( 256-1 downto 0 );
    sync : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    pol_out : out std_logic_vector( 576-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_1024c_32i_core_struct;
architecture structural of pfb_fir_1024c_32i_core_struct is 
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal convert_1_1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_3_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_4_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_5_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_6_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_7_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_8_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_9_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_10_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_11_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_12_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_13_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_14_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_15_dout_net : std_logic_vector( 18-1 downto 0 );
  signal pol_in_net : std_logic_vector( 256-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 576-1 downto 0 );
  signal sync_net : std_logic_vector( 32-1 downto 0 );
  signal convert_1_16_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_17_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_18_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_19_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_20_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_21_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_22_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_23_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_24_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_25_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_26_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_27_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_28_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_29_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_30_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_31_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_32_dout_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret32_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret31_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret30_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret29_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret28_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret27_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret26_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret25_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret24_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret23_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret21_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
begin
  pol_in_net <= pol_in;
  pol_out <= concatenate_y_net;
  sync_net <= sync;
  sync_out <= delay1_q_net;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_create : entity xil_defaultlib.pfb_fir_1024c_32i_core_bus_create 
  port map (
    in1 => convert_1_1_dout_net,
    in2 => convert_1_2_dout_net,
    in3 => convert_1_3_dout_net,
    in4 => convert_1_4_dout_net,
    in5 => convert_1_5_dout_net,
    in6 => convert_1_6_dout_net,
    in7 => convert_1_7_dout_net,
    in8 => convert_1_8_dout_net,
    in9 => convert_1_9_dout_net,
    in10 => convert_1_10_dout_net,
    in11 => convert_1_11_dout_net,
    in12 => convert_1_12_dout_net,
    in13 => convert_1_13_dout_net,
    in14 => convert_1_14_dout_net,
    in15 => convert_1_15_dout_net,
    in16 => convert_1_16_dout_net,
    in17 => convert_1_17_dout_net,
    in18 => convert_1_18_dout_net,
    in19 => convert_1_19_dout_net,
    in20 => convert_1_20_dout_net,
    in21 => convert_1_21_dout_net,
    in22 => convert_1_22_dout_net,
    in23 => convert_1_23_dout_net,
    in24 => convert_1_24_dout_net,
    in25 => convert_1_25_dout_net,
    in26 => convert_1_26_dout_net,
    in27 => convert_1_27_dout_net,
    in28 => convert_1_28_dout_net,
    in29 => convert_1_29_dout_net,
    in30 => convert_1_30_dout_net,
    in31 => convert_1_31_dout_net,
    in32 => convert_1_32_dout_net,
    bus_out => concatenate_y_net
  );
  bus_expand : entity xil_defaultlib.pfb_fir_1024c_32i_core_bus_expand 
  port map (
    bus_in => pol_in_net,
    msb_out32 => reinterpret32_output_port_net,
    out31 => reinterpret31_output_port_net,
    out30 => reinterpret30_output_port_net,
    out29 => reinterpret29_output_port_net,
    out28 => reinterpret28_output_port_net,
    out27 => reinterpret27_output_port_net,
    out26 => reinterpret26_output_port_net,
    out25 => reinterpret25_output_port_net,
    out24 => reinterpret24_output_port_net,
    out23 => reinterpret23_output_port_net,
    out22 => reinterpret22_output_port_net,
    out21 => reinterpret21_output_port_net,
    out20 => reinterpret20_output_port_net,
    out19 => reinterpret19_output_port_net,
    out18 => reinterpret18_output_port_net,
    out17 => reinterpret17_output_port_net,
    out16 => reinterpret16_output_port_net,
    out15 => reinterpret15_output_port_net,
    out14 => reinterpret14_output_port_net,
    out13 => reinterpret13_output_port_net,
    out12 => reinterpret12_output_port_net,
    out11 => reinterpret11_output_port_net,
    out10 => reinterpret10_output_port_net,
    out9 => reinterpret9_output_port_net,
    out8 => reinterpret8_output_port_net,
    out7 => reinterpret7_output_port_net,
    out6 => reinterpret6_output_port_net,
    out5 => reinterpret5_output_port_net,
    out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  pfb_fir_real : entity xil_defaultlib.pfb_fir_1024c_32i_core_pfb_fir_real 
  port map (
    sync => slice_y_net,
    pol1_in1 => reinterpret32_output_port_net,
    pol1_in2 => reinterpret31_output_port_net,
    pol1_in3 => reinterpret30_output_port_net,
    pol1_in4 => reinterpret29_output_port_net,
    pol1_in5 => reinterpret28_output_port_net,
    pol1_in6 => reinterpret27_output_port_net,
    pol1_in7 => reinterpret26_output_port_net,
    pol1_in8 => reinterpret25_output_port_net,
    pol1_in9 => reinterpret24_output_port_net,
    pol1_in10 => reinterpret23_output_port_net,
    pol1_in11 => reinterpret22_output_port_net,
    pol1_in12 => reinterpret21_output_port_net,
    pol1_in13 => reinterpret20_output_port_net,
    pol1_in14 => reinterpret19_output_port_net,
    pol1_in15 => reinterpret18_output_port_net,
    pol1_in16 => reinterpret17_output_port_net,
    pol1_in17 => reinterpret16_output_port_net,
    pol1_in18 => reinterpret15_output_port_net,
    pol1_in19 => reinterpret14_output_port_net,
    pol1_in20 => reinterpret13_output_port_net,
    pol1_in21 => reinterpret12_output_port_net,
    pol1_in22 => reinterpret11_output_port_net,
    pol1_in23 => reinterpret10_output_port_net,
    pol1_in24 => reinterpret9_output_port_net,
    pol1_in25 => reinterpret8_output_port_net,
    pol1_in26 => reinterpret7_output_port_net,
    pol1_in27 => reinterpret6_output_port_net,
    pol1_in28 => reinterpret5_output_port_net,
    pol1_in29 => reinterpret4_output_port_net,
    pol1_in30 => reinterpret3_output_port_net,
    pol1_in31 => reinterpret2_output_port_net,
    pol1_in32 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => delay1_q_net,
    pol1_out1 => convert_1_1_dout_net,
    pol1_out2 => convert_1_2_dout_net,
    pol1_out3 => convert_1_3_dout_net,
    pol1_out4 => convert_1_4_dout_net,
    pol1_out5 => convert_1_5_dout_net,
    pol1_out6 => convert_1_6_dout_net,
    pol1_out7 => convert_1_7_dout_net,
    pol1_out8 => convert_1_8_dout_net,
    pol1_out9 => convert_1_9_dout_net,
    pol1_out10 => convert_1_10_dout_net,
    pol1_out11 => convert_1_11_dout_net,
    pol1_out12 => convert_1_12_dout_net,
    pol1_out13 => convert_1_13_dout_net,
    pol1_out14 => convert_1_14_dout_net,
    pol1_out15 => convert_1_15_dout_net,
    pol1_out16 => convert_1_16_dout_net,
    pol1_out17 => convert_1_17_dout_net,
    pol1_out18 => convert_1_18_dout_net,
    pol1_out19 => convert_1_19_dout_net,
    pol1_out20 => convert_1_20_dout_net,
    pol1_out21 => convert_1_21_dout_net,
    pol1_out22 => convert_1_22_dout_net,
    pol1_out23 => convert_1_23_dout_net,
    pol1_out24 => convert_1_24_dout_net,
    pol1_out25 => convert_1_25_dout_net,
    pol1_out26 => convert_1_26_dout_net,
    pol1_out27 => convert_1_27_dout_net,
    pol1_out28 => convert_1_28_dout_net,
    pol1_out29 => convert_1_29_dout_net,
    pol1_out30 => convert_1_30_dout_net,
    pol1_out31 => convert_1_31_dout_net,
    pol1_out32 => convert_1_32_dout_net
  );
  slice : entity xil_defaultlib.pfb_fir_1024c_32i_core_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 32,
    y_width => 1
  )
  port map (
    x => sync_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block 
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core_default_clock_driver is
  port (
    pfb_fir_1024c_32i_core_sysclk : in std_logic;
    pfb_fir_1024c_32i_core_sysce : in std_logic;
    pfb_fir_1024c_32i_core_sysclr : in std_logic;
    pfb_fir_1024c_32i_core_clk1 : out std_logic;
    pfb_fir_1024c_32i_core_ce1 : out std_logic
  );
end pfb_fir_1024c_32i_core_default_clock_driver;
architecture structural of pfb_fir_1024c_32i_core_default_clock_driver is 
begin
  clockdriver : entity xil_defaultlib.xlclockdriver 
  generic map (
    period => 1,
    log_2_period => 1
  )
  port map (
    sysclk => pfb_fir_1024c_32i_core_sysclk,
    sysce => pfb_fir_1024c_32i_core_sysce,
    sysclr => pfb_fir_1024c_32i_core_sysclr,
    clk => pfb_fir_1024c_32i_core_clk1,
    ce => pfb_fir_1024c_32i_core_ce1
  );
end structural;
-- Generated from Simulink block 
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity pfb_fir_1024c_32i_core is
  port (
    pol_in : in std_logic_vector( 256-1 downto 0 );
    sync : in std_logic_vector( 32-1 downto 0 );
    clk : in std_logic;
    pol_out : out std_logic_vector( 576-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end pfb_fir_1024c_32i_core;
architecture structural of pfb_fir_1024c_32i_core is 
  attribute core_generation_info : string;
  attribute core_generation_info of structural : architecture is "pfb_fir_1024c_32i_core,sysgen_core_2019_1,{,compilation=IP Catalog,block_icon_display=Default,family=kintexu,part=xcku115,speed=-2-e,package=flvf1924,synthesis_language=vhdl,hdl_library=xil_defaultlib,synthesis_strategy=Vivado Synthesis Defaults,implementation_strategy=Vivado Implementation Defaults,testbench=0,interface_doc=0,ce_clr=0,clock_period=5,system_simulink_period=1,waveform_viewer=0,axilite_interface=0,ip_catalog_plugin=0,hwcosim_burst_mode=0,simulation_time=10,addsub=224,concat=33,constant=1120,convert=32,counter=480,delay=609,logical=224,mult=256,mux=224,register=32,reinterpret=832,relational=448,scale=32,slice=481,spram=224,sprom=256,}";
  signal clk_1_net : std_logic;
  signal ce_1_net : std_logic;
begin
  pfb_fir_1024c_32i_core_default_clock_driver : entity xil_defaultlib.pfb_fir_1024c_32i_core_default_clock_driver 
  port map (
    pfb_fir_1024c_32i_core_sysclk => clk,
    pfb_fir_1024c_32i_core_sysce => '1',
    pfb_fir_1024c_32i_core_sysclr => '0',
    pfb_fir_1024c_32i_core_clk1 => clk_1_net,
    pfb_fir_1024c_32i_core_ce1 => ce_1_net
  );
  pfb_fir_1024c_32i_core_struct : entity xil_defaultlib.pfb_fir_1024c_32i_core_struct 
  port map (
    pol_in => pol_in,
    sync => sync,
    clk_1 => clk_1_net,
    ce_1 => ce_1_net,
    pol_out => pol_out,
    sync_out => sync_out
  );
end structural;
