#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 22 17:32:03 2022
# Process ID: 17760
# Current directory: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10724 C:\Users\dodg\Desktop\4.sem\DE1\digital-electronics-1\230240\project_1\project_1.xpr
# Log file: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/vivado.log
# Journal file: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
ERROR: [VRFC 10-719] formal port/generic <rst> is not declared in <shift_register> [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:113]
ERROR: [VRFC 10-3353] formal port 'reset' has no actual or default value [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:110]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1255.172 ; gain = 59.223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1306.613 ; gain = 110.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1306.613 ; gain = 110.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1306.613 ; gain = 110.664
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1306.613 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1413.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1525.590 ; gain = 329.641
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1525.590 ; gain = 329.641
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 22 17:36:09 2022...
