--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/var/autofs/misc/cad/xilinx/14.6/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.142ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.858ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLKFX
  Logical resource: clkgen1/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y1.CLKFX
  Clock network: clkgen1/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLK0
  Logical resource: dvi.dvictrl0/dll2/CLK0
  Location pin: DCM_ADV_X0Y10.CLK0
  Clock network: dvi.dvictrl0/clk_n
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLK0
  Logical resource: clkgen0/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: clkgen0/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 8.243ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Logical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: clk_pad/xcv2.u0/ol
--------------------------------------------------------------------------------
Slack: 15.866ns (max period limit - period)
  Period: 15.385ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 17.858ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS 
and duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 47000982 paths analyzed, 16333 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.043ns.
--------------------------------------------------------------------------------
Slack:                  2.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.737ns (Levels of Logic = 14)
  Clock Path Skew:      -0.056ns (0.519 - 0.575)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/ahbo1.haddr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.D6     net (fanout=12)       0.328   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X22Y123.C5     net (fanout=89)       1.465   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X22Y123.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)41
    SLICE_X23Y122.B3     net (fanout=2)        0.582   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd9
    SLICE_X23Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)552
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)31
    SLICE_X22Y122.C6     net (fanout=2)        0.289   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd7
    SLICE_X22Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)2101
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y109.D1     net (fanout=4)        1.727   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y109.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)_SW1
    SLICE_X35Y109.C6     net (fanout=1)        0.139   N1770
    SLICE_X35Y109.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)
                                                       cpus[0].u0/ahbo1.haddr_31
    -------------------------------------------------  ---------------------------
    Total                                     16.737ns (2.595ns logic, 14.142ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  3.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.624ns (Levels of Logic = 13)
  Clock Path Skew:      -0.056ns (0.519 - 0.575)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/ahbo1.haddr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.D6     net (fanout=12)       0.328   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X22Y122.B3     net (fanout=89)       1.683   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X22Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)151
    SLICE_X22Y122.D3     net (fanout=5)        0.637   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)_bdd28
    SLICE_X22Y122.CMUX   Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)95
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y109.D1     net (fanout=4)        1.727   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y109.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)_SW1
    SLICE_X35Y109.C6     net (fanout=1)        0.139   N1770
    SLICE_X35Y109.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)
                                                       cpus[0].u0/ahbo1.haddr_31
    -------------------------------------------------  ---------------------------
    Total                                     16.624ns (2.498ns logic, 14.126ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  3.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.507ns (Levels of Logic = 14)
  Clock Path Skew:      -0.056ns (0.519 - 0.575)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/ahbo1.haddr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.D6     net (fanout=12)       0.328   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X23Y122.A3     net (fanout=89)       1.670   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X23Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)552
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)41
    SLICE_X23Y122.B6     net (fanout=3)        0.147   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd9
    SLICE_X23Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)552
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)31
    SLICE_X22Y122.C6     net (fanout=2)        0.289   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd7
    SLICE_X22Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)2101
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y109.D1     net (fanout=4)        1.727   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y109.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)_SW1
    SLICE_X35Y109.C6     net (fanout=1)        0.139   N1770
    SLICE_X35Y109.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)
                                                       cpus[0].u0/ahbo1.haddr_31
    -------------------------------------------------  ---------------------------
    Total                                     16.507ns (2.595ns logic, 13.912ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  3.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.499ns (Levels of Logic = 13)
  Clock Path Skew:      -0.056ns (0.519 - 0.575)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.D6     net (fanout=12)       0.328   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X22Y123.C5     net (fanout=89)       1.465   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X22Y123.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)41
    SLICE_X23Y122.B3     net (fanout=2)        0.582   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd9
    SLICE_X23Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)552
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)31
    SLICE_X22Y122.C6     net (fanout=2)        0.289   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd7
    SLICE_X22Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)2101
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y110.D1     net (fanout=4)        1.723   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y110.CLK    Tas                   0.028   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM(31)
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp(31)1
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_31
    -------------------------------------------------  ---------------------------
    Total                                     16.499ns (2.500ns logic, 13.999ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  3.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.468ns (Levels of Logic = 14)
  Clock Path Skew:      -0.056ns (0.519 - 0.575)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/ahbo1.haddr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.A5     net (fanout=12)       0.278   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)111
    SLICE_X33Y111.A3     net (fanout=25)       1.109   cpus[0].u0/cpu_0/exeUnit/N44
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X22Y123.C5     net (fanout=89)       1.465   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X22Y123.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)41
    SLICE_X23Y122.B3     net (fanout=2)        0.582   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd9
    SLICE_X23Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)552
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)31
    SLICE_X22Y122.C6     net (fanout=2)        0.289   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd7
    SLICE_X22Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)2101
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y109.D1     net (fanout=4)        1.727   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y109.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)_SW1
    SLICE_X35Y109.C6     net (fanout=1)        0.139   N1770
    SLICE_X35Y109.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)
                                                       cpus[0].u0/ahbo1.haddr_31
    -------------------------------------------------  ---------------------------
    Total                                     16.468ns (2.595ns logic, 13.873ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  3.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.419ns (Levels of Logic = 14)
  Clock Path Skew:      -0.088ns (0.519 - 0.607)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call to cpus[0].u0/ahbo1.haddr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y112.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X35Y113.A2     net (fanout=44)       1.329   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X35Y113.A      Tilo                  0.094   N1192
                                                       cpus[0].u0/cpu_0/exeUnit/A_internal_or00001
    SLICE_X35Y114.D2     net (fanout=19)       0.810   cpus[0].u0/cpu_0/exeUnit/A_internal_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X22Y123.C5     net (fanout=89)       1.465   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X22Y123.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)41
    SLICE_X23Y122.B3     net (fanout=2)        0.582   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd9
    SLICE_X23Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)552
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)31
    SLICE_X22Y122.C6     net (fanout=2)        0.289   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd7
    SLICE_X22Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)2101
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y109.D1     net (fanout=4)        1.727   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y109.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)_SW1
    SLICE_X35Y109.C6     net (fanout=1)        0.139   N1770
    SLICE_X35Y109.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)
                                                       cpus[0].u0/ahbo1.haddr_31
    -------------------------------------------------  ---------------------------
    Total                                     16.419ns (2.574ns logic, 13.845ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  3.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.292ns (Levels of Logic = 13)
  Clock Path Skew:      -0.189ns (1.223 - 1.412)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/ahbo1.haddr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.D6     net (fanout=12)       0.328   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X23Y114.C6     net (fanout=89)       0.904   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X23Y114.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd26
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)82
    SLICE_X26Y117.A1     net (fanout=22)       1.150   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd26
    SLICE_X26Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/A_internal(23)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)221
    SLICE_X24Y124.A3     net (fanout=4)        1.072   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd45
    SLICE_X24Y124.AMUX   Tilo                  0.362   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)_bdd58
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)151
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)15_f7
    SLICE_X26Y115.A1     net (fanout=2)        1.447   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd25
    SLICE_X26Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)39
    SLICE_X32Y115.AX     net (fanout=1)        0.622   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)39
    SLICE_X32Y115.AMUX   Taxa                  0.329   N1180
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)131
    SLICE_X37Y99.D2      net (fanout=4)        1.668   cpus[0].u0/cpu_0/exeUnit/Q_internal(15)
    SLICE_X37Y99.D       Tilo                  0.094   cpus[0].u0/ahbo1.haddr_15
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(15)_SW1
    SLICE_X37Y99.C6      net (fanout=1)        0.139   N1788
    SLICE_X37Y99.CLK     Tas                   0.029   cpus[0].u0/ahbo1.haddr_15
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(15)
                                                       cpus[0].u0/ahbo1.haddr_15
    -------------------------------------------------  ---------------------------
    Total                                     16.292ns (2.131ns logic, 14.161ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  3.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.274ns (Levels of Logic = 13)
  Clock Path Skew:      -0.189ns (1.223 - 1.412)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/ahbo1.haddr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.D6     net (fanout=12)       0.328   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X20Y120.C4     net (fanout=89)       1.416   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X20Y120.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)_bdd53
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)261
    SLICE_X26Y117.A6     net (fanout=3)        0.620   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)_bdd53
    SLICE_X26Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/A_internal(23)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)221
    SLICE_X24Y124.A3     net (fanout=4)        1.072   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd45
    SLICE_X24Y124.AMUX   Tilo                  0.362   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)_bdd58
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)151
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)15_f7
    SLICE_X26Y115.A1     net (fanout=2)        1.447   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd25
    SLICE_X26Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)39
    SLICE_X32Y115.AX     net (fanout=1)        0.622   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)39
    SLICE_X32Y115.AMUX   Taxa                  0.329   N1180
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)131
    SLICE_X37Y99.D2      net (fanout=4)        1.668   cpus[0].u0/cpu_0/exeUnit/Q_internal(15)
    SLICE_X37Y99.D       Tilo                  0.094   cpus[0].u0/ahbo1.haddr_15
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(15)_SW1
    SLICE_X37Y99.C6      net (fanout=1)        0.139   N1788
    SLICE_X37Y99.CLK     Tas                   0.029   cpus[0].u0/ahbo1.haddr_15
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(15)
                                                       cpus[0].u0/ahbo1.haddr_15
    -------------------------------------------------  ---------------------------
    Total                                     16.274ns (2.131ns logic, 14.143ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  3.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.386ns (Levels of Logic = 12)
  Clock Path Skew:      -0.056ns (0.519 - 0.575)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.D6     net (fanout=12)       0.328   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X22Y122.B3     net (fanout=89)       1.683   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X22Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)151
    SLICE_X22Y122.D3     net (fanout=5)        0.637   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)_bdd28
    SLICE_X22Y122.CMUX   Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)95
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y110.D1     net (fanout=4)        1.723   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y110.CLK    Tas                   0.028   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM(31)
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp(31)1
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_31
    -------------------------------------------------  ---------------------------
    Total                                     16.386ns (2.403ns logic, 13.983ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  3.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.367ns (Levels of Logic = 13)
  Clock Path Skew:      -0.056ns (0.519 - 0.575)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/ahbo1.haddr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.D6     net (fanout=12)       0.328   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X22Y119.D1     net (fanout=89)       1.246   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X22Y119.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)_bdd28
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)131
    SLICE_X22Y122.D2     net (fanout=3)        0.817   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)_bdd28
    SLICE_X22Y122.CMUX   Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)95
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y109.D1     net (fanout=4)        1.727   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y109.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)_SW1
    SLICE_X35Y109.C6     net (fanout=1)        0.139   N1770
    SLICE_X35Y109.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)
                                                       cpus[0].u0/ahbo1.haddr_31
    -------------------------------------------------  ---------------------------
    Total                                     16.367ns (2.498ns logic, 13.869ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  3.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.355ns (Levels of Logic = 13)
  Clock Path Skew:      -0.056ns (0.519 - 0.575)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/ahbo1.haddr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.A5     net (fanout=12)       0.278   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)111
    SLICE_X33Y111.A3     net (fanout=25)       1.109   cpus[0].u0/cpu_0/exeUnit/N44
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X22Y122.B3     net (fanout=89)       1.683   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X22Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)151
    SLICE_X22Y122.D3     net (fanout=5)        0.637   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)_bdd28
    SLICE_X22Y122.CMUX   Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)95
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y109.D1     net (fanout=4)        1.727   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y109.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)_SW1
    SLICE_X35Y109.C6     net (fanout=1)        0.139   N1770
    SLICE_X35Y109.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)
                                                       cpus[0].u0/ahbo1.haddr_31
    -------------------------------------------------  ---------------------------
    Total                                     16.355ns (2.498ns logic, 13.857ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  3.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.306ns (Levels of Logic = 13)
  Clock Path Skew:      -0.088ns (0.519 - 0.607)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call to cpus[0].u0/ahbo1.haddr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y112.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X35Y113.A2     net (fanout=44)       1.329   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X35Y113.A      Tilo                  0.094   N1192
                                                       cpus[0].u0/cpu_0/exeUnit/A_internal_or00001
    SLICE_X35Y114.D2     net (fanout=19)       0.810   cpus[0].u0/cpu_0/exeUnit/A_internal_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X22Y122.B3     net (fanout=89)       1.683   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X22Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)151
    SLICE_X22Y122.D3     net (fanout=5)        0.637   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)_bdd28
    SLICE_X22Y122.CMUX   Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)95
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y109.D1     net (fanout=4)        1.727   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y109.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)_SW1
    SLICE_X35Y109.C6     net (fanout=1)        0.139   N1770
    SLICE_X35Y109.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)
                                                       cpus[0].u0/ahbo1.haddr_31
    -------------------------------------------------  ---------------------------
    Total                                     16.306ns (2.477ns logic, 13.829ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  3.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.338ns (Levels of Logic = 14)
  Clock Path Skew:      -0.039ns (0.519 - 0.558)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/ahbo1.haddr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y106.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X35Y114.B1     net (fanout=47)       1.709   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.D6     net (fanout=12)       0.328   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X22Y123.C5     net (fanout=89)       1.465   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X22Y123.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)41
    SLICE_X23Y122.B3     net (fanout=2)        0.582   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd9
    SLICE_X23Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)552
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)31
    SLICE_X22Y122.C6     net (fanout=2)        0.289   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd7
    SLICE_X22Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)2101
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y109.D1     net (fanout=4)        1.727   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y109.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)_SW1
    SLICE_X35Y109.C6     net (fanout=1)        0.139   N1770
    SLICE_X35Y109.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)
                                                       cpus[0].u0/ahbo1.haddr_31
    -------------------------------------------------  ---------------------------
    Total                                     16.338ns (2.595ns logic, 13.743ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  3.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.343ns (Levels of Logic = 13)
  Clock Path Skew:      -0.024ns (0.551 - 0.575)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.D6     net (fanout=12)       0.328   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X27Y123.A4     net (fanout=89)       1.174   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X27Y123.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(24)31
    SLICE_X29Y116.D3     net (fanout=4)        1.362   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(24)_bdd7
    SLICE_X29Y116.CMUX   Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/A_internal(21)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)22
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)2_f7
    SLICE_X29Y122.C2     net (fanout=2)        1.218   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd5
    SLICE_X29Y122.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd9
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1_SW1
    SLICE_X31Y122.B3     net (fanout=1)        0.577   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N142
    SLICE_X31Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X31Y122.C3     net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X31Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X32Y105.B1     net (fanout=4)        1.978   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X32Y105.B      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1
    SLICE_X32Y105.A5     net (fanout=1)        0.244   N1762
    SLICE_X32Y105.CLK    Tas                   0.007   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     16.343ns (2.199ns logic, 14.144ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  3.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.269ns (Levels of Logic = 13)
  Clock Path Skew:      -0.056ns (0.519 - 0.575)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.D6     net (fanout=12)       0.328   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X23Y122.A3     net (fanout=89)       1.670   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X23Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)552
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)41
    SLICE_X23Y122.B6     net (fanout=3)        0.147   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd9
    SLICE_X23Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)552
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)31
    SLICE_X22Y122.C6     net (fanout=2)        0.289   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd7
    SLICE_X22Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)2101
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y110.D1     net (fanout=4)        1.723   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y110.CLK    Tas                   0.028   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM(31)
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp(31)1
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_31
    -------------------------------------------------  ---------------------------
    Total                                     16.269ns (2.500ns logic, 13.769ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  3.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.264ns (Levels of Logic = 13)
  Clock Path Skew:      -0.056ns (0.519 - 0.575)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/ahbo1.haddr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.D6     net (fanout=12)       0.328   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X25Y123.C2     net (fanout=89)       1.426   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X25Y123.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)_bdd7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)41
    SLICE_X22Y122.C4     net (fanout=3)        0.531   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)_bdd9
    SLICE_X22Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)2101
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y109.D1     net (fanout=4)        1.727   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y109.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)_SW1
    SLICE_X35Y109.C6     net (fanout=1)        0.139   N1770
    SLICE_X35Y109.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)
                                                       cpus[0].u0/ahbo1.haddr_31
    -------------------------------------------------  ---------------------------
    Total                                     16.264ns (2.501ns logic, 13.763ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  3.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.257ns (Levels of Logic = 13)
  Clock Path Skew:      -0.046ns (0.529 - 0.575)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/ahbo1.haddr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.A5     net (fanout=12)       0.278   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)111
    SLICE_X37Y113.C1     net (fanout=25)       1.365   cpus[0].u0/cpu_0/exeUnit/N44
    SLICE_X37Y113.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(5)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(5)_SW0
    SLICE_X37Y113.D1     net (fanout=1)        0.985   N1178
    SLICE_X37Y113.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(5)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(5)
    SLICE_X33Y117.B1     net (fanout=5)        1.280   cpus[0].u0/cpu_0/exeUnit/B_internal(5)
    SLICE_X33Y117.B      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst_temp.pc_27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22184
    SLICE_X33Y116.A3     net (fanout=1)        0.588   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22184
    SLICE_X33Y116.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X25Y125.D3     net (fanout=50)       1.636   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X25Y125.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd74
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)321
    SLICE_X25Y120.A2     net (fanout=29)       1.046   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd74
    SLICE_X25Y120.AMUX   Tilo                  0.374   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(19)81
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(19)8_f7
    SLICE_X27Y123.C2     net (fanout=2)        1.071   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(19)_bdd16
    SLICE_X27Y123.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)71
    SLICE_X33Y118.B1     net (fanout=2)        1.480   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd14
    SLICE_X33Y118.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)27
    SLICE_X28Y118.C1     net (fanout=1)        1.050   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)27
    SLICE_X28Y118.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131
    SLICE_X35Y108.B6     net (fanout=4)        0.959   cpus[0].u0/cpu_0/exeUnit/Q_internal(20)
    SLICE_X35Y108.B      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_21
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(20)_SW1
    SLICE_X35Y108.A5     net (fanout=1)        0.224   N1740
    SLICE_X35Y108.CLK    Tas                   0.026   cpus[0].u0/ahbo1.haddr_21
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(20)
                                                       cpus[0].u0/ahbo1.haddr_20
    -------------------------------------------------  ---------------------------
    Total                                     16.257ns (2.187ns logic, 14.070ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  3.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.251ns (Levels of Logic = 13)
  Clock Path Skew:      -0.046ns (0.529 - 0.575)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/ahbo1.haddr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.A5     net (fanout=12)       0.278   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)111
    SLICE_X37Y113.C1     net (fanout=25)       1.365   cpus[0].u0/cpu_0/exeUnit/N44
    SLICE_X37Y113.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(5)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(5)_SW0
    SLICE_X37Y113.D1     net (fanout=1)        0.985   N1178
    SLICE_X37Y113.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(5)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(5)
    SLICE_X33Y117.B1     net (fanout=5)        1.280   cpus[0].u0/cpu_0/exeUnit/B_internal(5)
    SLICE_X33Y117.B      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst_temp.pc_27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22184
    SLICE_X33Y116.A3     net (fanout=1)        0.588   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22184
    SLICE_X33Y116.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X25Y125.D3     net (fanout=50)       1.636   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X25Y125.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd74
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)321
    SLICE_X25Y120.B2     net (fanout=29)       1.043   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd74
    SLICE_X25Y120.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(16)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(19)82
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(19)8_f7
    SLICE_X27Y123.C2     net (fanout=2)        1.071   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(19)_bdd16
    SLICE_X27Y123.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)71
    SLICE_X33Y118.B1     net (fanout=2)        1.480   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd14
    SLICE_X33Y118.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)27
    SLICE_X28Y118.C1     net (fanout=1)        1.050   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)27
    SLICE_X28Y118.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131
    SLICE_X35Y108.B6     net (fanout=4)        0.959   cpus[0].u0/cpu_0/exeUnit/Q_internal(20)
    SLICE_X35Y108.B      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_21
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(20)_SW1
    SLICE_X35Y108.A5     net (fanout=1)        0.224   N1740
    SLICE_X35Y108.CLK    Tas                   0.026   cpus[0].u0/ahbo1.haddr_21
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(20)
                                                       cpus[0].u0/ahbo1.haddr_20
    -------------------------------------------------  ---------------------------
    Total                                     16.251ns (2.184ns logic, 14.067ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  3.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.238ns (Levels of Logic = 14)
  Clock Path Skew:      -0.056ns (0.519 - 0.575)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/ahbo1.haddr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.A5     net (fanout=12)       0.278   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)111
    SLICE_X33Y111.A3     net (fanout=25)       1.109   cpus[0].u0/cpu_0/exeUnit/N44
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X23Y122.A3     net (fanout=89)       1.670   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X23Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)552
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)41
    SLICE_X23Y122.B6     net (fanout=3)        0.147   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd9
    SLICE_X23Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)552
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)31
    SLICE_X22Y122.C6     net (fanout=2)        0.289   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd7
    SLICE_X22Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)2101
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y109.D1     net (fanout=4)        1.727   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y109.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)_SW1
    SLICE_X35Y109.C6     net (fanout=1)        0.139   N1770
    SLICE_X35Y109.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)
                                                       cpus[0].u0/ahbo1.haddr_31
    -------------------------------------------------  ---------------------------
    Total                                     16.238ns (2.595ns logic, 13.643ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  3.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.230ns (Levels of Logic = 13)
  Clock Path Skew:      -0.056ns (0.519 - 0.575)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.A5     net (fanout=12)       0.278   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)111
    SLICE_X33Y111.A3     net (fanout=25)       1.109   cpus[0].u0/cpu_0/exeUnit/N44
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X22Y123.C5     net (fanout=89)       1.465   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X22Y123.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)41
    SLICE_X23Y122.B3     net (fanout=2)        0.582   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd9
    SLICE_X23Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)552
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)31
    SLICE_X22Y122.C6     net (fanout=2)        0.289   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd7
    SLICE_X22Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)2101
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y110.D1     net (fanout=4)        1.723   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y110.CLK    Tas                   0.028   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM(31)
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp(31)1
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_31
    -------------------------------------------------  ---------------------------
    Total                                     16.230ns (2.500ns logic, 13.730ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  3.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.189ns (Levels of Logic = 14)
  Clock Path Skew:      -0.088ns (0.519 - 0.607)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call to cpus[0].u0/ahbo1.haddr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y112.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X35Y113.A2     net (fanout=44)       1.329   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X35Y113.A      Tilo                  0.094   N1192
                                                       cpus[0].u0/cpu_0/exeUnit/A_internal_or00001
    SLICE_X35Y114.D2     net (fanout=19)       0.810   cpus[0].u0/cpu_0/exeUnit/A_internal_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X23Y122.A3     net (fanout=89)       1.670   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X23Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)552
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)41
    SLICE_X23Y122.B6     net (fanout=3)        0.147   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd9
    SLICE_X23Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)552
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)31
    SLICE_X22Y122.C6     net (fanout=2)        0.289   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd7
    SLICE_X22Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)2101
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y109.D1     net (fanout=4)        1.727   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y109.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)_SW1
    SLICE_X35Y109.C6     net (fanout=1)        0.139   N1770
    SLICE_X35Y109.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)
                                                       cpus[0].u0/ahbo1.haddr_31
    -------------------------------------------------  ---------------------------
    Total                                     16.189ns (2.574ns logic, 13.615ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  3.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.218ns (Levels of Logic = 14)
  Clock Path Skew:      -0.056ns (0.519 - 0.575)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/ahbo1.haddr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.A5     net (fanout=12)       0.278   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)111
    SLICE_X37Y113.C1     net (fanout=25)       1.365   cpus[0].u0/cpu_0/exeUnit/N44
    SLICE_X37Y113.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(5)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(5)_SW0
    SLICE_X37Y113.D1     net (fanout=1)        0.985   N1178
    SLICE_X37Y113.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(5)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(5)
    SLICE_X35Y117.B2     net (fanout=5)        1.316   cpus[0].u0/cpu_0/exeUnit/B_internal(5)
    SLICE_X35Y117.B      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst_temp.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
    SLICE_X29Y117.A5     net (fanout=1)        0.588   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)951
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X22Y123.C5     net (fanout=89)       1.465   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X22Y123.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)41
    SLICE_X23Y122.B3     net (fanout=2)        0.582   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd9
    SLICE_X23Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)552
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)31
    SLICE_X22Y122.C6     net (fanout=2)        0.289   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd7
    SLICE_X22Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)2101
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y109.D1     net (fanout=4)        1.727   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y109.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)_SW1
    SLICE_X35Y109.C6     net (fanout=1)        0.139   N1770
    SLICE_X35Y109.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)
                                                       cpus[0].u0/ahbo1.haddr_31
    -------------------------------------------------  ---------------------------
    Total                                     16.218ns (2.595ns logic, 13.623ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  3.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call (FF)
  Destination:          cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.181ns (Levels of Logic = 13)
  Clock Path Skew:      -0.088ns (0.519 - 0.607)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call to cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y112.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X35Y113.A2     net (fanout=44)       1.329   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    SLICE_X35Y113.A      Tilo                  0.094   N1192
                                                       cpus[0].u0/cpu_0/exeUnit/A_internal_or00001
    SLICE_X35Y114.D2     net (fanout=19)       0.810   cpus[0].u0/cpu_0/exeUnit/A_internal_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X22Y123.C5     net (fanout=89)       1.465   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X22Y123.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)41
    SLICE_X23Y122.B3     net (fanout=2)        0.582   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd9
    SLICE_X23Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)552
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)31
    SLICE_X22Y122.C6     net (fanout=2)        0.289   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd7
    SLICE_X22Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)2101
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y110.D1     net (fanout=4)        1.723   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y110.CLK    Tas                   0.028   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM(31)
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp(31)1
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_31
    -------------------------------------------------  ---------------------------
    Total                                     16.181ns (2.479ns logic, 13.702ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  3.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store (FF)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.231ns (Levels of Logic = 13)
  Clock Path Skew:      -0.034ns (0.541 - 0.575)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B4     net (fanout=73)       2.108   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.store
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.D6     net (fanout=12)       0.328   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X22Y123.C5     net (fanout=89)       1.465   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X22Y123.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)41
    SLICE_X23Y122.B3     net (fanout=2)        0.582   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd9
    SLICE_X23Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)552
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)31
    SLICE_X22Y122.C6     net (fanout=2)        0.289   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd7
    SLICE_X22Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)2101
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X30Y109.C2     net (fanout=4)        1.474   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X30Y109.CLK    Tas                   0.009   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(31)
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp(31)
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_31
    -------------------------------------------------  ---------------------------
    Total                                     16.231ns (2.481ns logic, 13.750ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  3.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.225ns (Levels of Logic = 13)
  Clock Path Skew:      -0.039ns (0.519 - 0.558)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/ahbo1.haddr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y106.AQ     Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X35Y114.B1     net (fanout=47)       1.709   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X35Y114.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X35Y114.D6     net (fanout=12)       0.328   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X35Y114.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N33
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X33Y111.A1     net (fanout=17)       1.328   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X33Y111.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)_SW0
    SLICE_X33Y115.A1     net (fanout=1)        1.203   N1190
    SLICE_X33Y115.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B1     net (fanout=5)        0.878   cpus[0].u0/cpu_0/exeUnit/B_internal(9)
    SLICE_X33Y115.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A1     net (fanout=1)        1.314   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X29Y117.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_23
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X22Y122.B3     net (fanout=89)       1.683   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X22Y122.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)151
    SLICE_X22Y122.D3     net (fanout=5)        0.637   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)_bdd28
    SLICE_X22Y122.CMUX   Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd19
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)95
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)210_f7
    SLICE_X29Y123.B1     net (fanout=2)        1.274   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5
    SLICE_X29Y123.AMUX   Topba                 0.371   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N194
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(23)_bdd5_rt
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1_SW1_f7
    SLICE_X26Y122.A1     net (fanout=1)        1.134   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N276
    SLICE_X26Y122.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)1
    SLICE_X26Y122.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd0
    SLICE_X26Y122.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)
    SLICE_X35Y109.D1     net (fanout=4)        1.727   cpus[0].u0/cpu_0/exeUnit/Q_internal(31)
    SLICE_X35Y109.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)_SW1
    SLICE_X35Y109.C6     net (fanout=1)        0.139   N1770
    SLICE_X35Y109.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_31
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(31)
                                                       cpus[0].u0/ahbo1.haddr_31
    -------------------------------------------------  ---------------------------
    Total                                     16.225ns (2.498ns logic, 13.727ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 12.858ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/CLKAL
  Location pin: RAMB36_X2Y7.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Location pin: RAMB36_X2Y7.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/CLKAL
  Location pin: RAMB36_X0Y5.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Location pin: RAMB36_X0Y5.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X2Y10.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Location pin: RAMB36_X2Y10.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/CLKAL
  Location pin: RAMB36_X1Y8.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Location pin: RAMB36_X1Y8.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/CLKAL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Location pin: RAMB36_X1Y10.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/CLKAL
  Location pin: RAMB36_X1Y14.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Location pin: RAMB36_X1Y14.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/CLKAL
  Location pin: RAMB36_X1Y5.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Location pin: RAMB36_X1Y5.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Location pin: RAMB36_X1Y23.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Location pin: RAMB36_X1Y23.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/CLKAL
  Location pin: RAMB36_X0Y21.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 
nS  HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------
Slack:                  8.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.196ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.114 - 0.134)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y67.CQ      Tcko                  0.450   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X48Y70.B3      net (fanout=2)        0.743   dvi.dvictrl0/clkval(0)
    SLICE_X48Y70.CLK     Tas                   0.003   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      1.196ns (0.453ns logic, 0.743ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  9.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.862ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.BQ      Tcko                  0.471   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X48Y70.B4      net (fanout=2)        0.388   clk25
    SLICE_X48Y70.CLK     Tas                   0.003   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (0.474ns logic, 0.388ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack:                  9.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y67.CQ      Tcko                  0.450   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X49Y67.C4      net (fanout=2)        0.364   dvi.dvictrl0/clkval(0)
    SLICE_X49Y67.CLK     Tas                   0.029   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/Mcount_clkval_xor(0)11_INV_0
                                                       dvi.dvictrl0/clkval_0
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.479ns logic, 0.364ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg03/I0
  Logical resource: dvi.dvictrl0/bufg03/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X48Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X48Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X49Y67.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X49Y67.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X56Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X56Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X68Y76.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X68Y76.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X68Y76.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X68Y76.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X68Y76.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X68Y76.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(6)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y74.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg02/I0
  Logical resource: dvi.dvictrl0/bufg02/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: clk65
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk40" PERIOD = 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk40" PERIOD = 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg01/I0
  Logical resource: dvi.dvictrl0/bufg01/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk25" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_200" PERIOD = 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7361 paths analyzed, 1894 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.954ns.
--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.933ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (1.459 - 1.445)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X1Y88.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X1Y100.C5         net (fanout=131)      1.983   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X1Y100.C          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(118)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(117)1
    RAMB36_X0Y14.DIADIL9    net (fanout=1)        2.064   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(117)
    RAMB36_X0Y14.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         4.933ns (0.886ns logic, 4.047ns route)
                                                          (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.680ns (Levels of Logic = 1)
  Clock Path Skew:      -0.218ns (1.467 - 1.685)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y72.Q2         Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(20)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].qi
    SLICE_X1Y66.B6          net (fanout=1)        2.228   ddrsp0.ddrc0/sdi_data(20)
    SLICE_X1Y66.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(20)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(20)1
    RAMB36_X0Y17.DIBDIL4    net (fanout=1)        1.486   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(20)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.680ns (0.966ns logic, 3.714ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.891ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (1.459 - 1.445)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X1Y88.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X1Y100.D5         net (fanout=131)      1.987   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X1Y100.D          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(118)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(118)1
    RAMB36_X0Y14.DIADIL10   net (fanout=1)        2.018   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(118)
    RAMB36_X0Y14.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         4.891ns (0.886ns logic, 4.005ns route)
                                                          (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cal_rst (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[8].del_dq0 (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      4.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (1.548 - 1.498)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cal_rst to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[8].del_dq0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y98.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cal_rst
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cal_rst
    IODELAY_X0Y57.RST    net (fanout=64)       4.152   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cal_rst
    IODELAY_X0Y57.C      Tiodcck_RST           0.325   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[8].del_dq0
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[8].del_dq0
    -------------------------------------------------  ---------------------------
    Total                                      4.927ns (0.775ns logic, 4.152ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cal_rst (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0 (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      4.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (1.548 - 1.498)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cal_rst to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y98.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cal_rst
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cal_rst
    IODELAY_X0Y56.RST    net (fanout=64)       4.152   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cal_rst
    IODELAY_X0Y56.C      Tiodcck_RST           0.325   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0
    -------------------------------------------------  ---------------------------
    Total                                      4.927ns (0.775ns logic, 4.152ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cal_rst (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0 (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      4.924ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (1.558 - 1.498)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cal_rst to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y98.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cal_rst
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cal_rst
    IODELAY_X0Y52.RST    net (fanout=64)       4.149   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cal_rst
    IODELAY_X0Y52.C      Tiodcck_RST           0.325   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0
    -------------------------------------------------  ---------------------------
    Total                                      4.924ns (0.775ns logic, 4.149ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.299ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.677 - 0.730)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y82.A6       net (fanout=65)       0.354   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y82.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y96.CX       net (fanout=8)        1.403   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y96.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.299ns (0.542ns logic, 1.757ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.299ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.677 - 0.730)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y82.A6       net (fanout=65)       0.354   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y82.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y96.DX       net (fanout=8)        1.403   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y96.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.299ns (0.542ns logic, 1.757ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.220ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (1.354 - 1.471)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y82.A6       net (fanout=65)       0.354   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y82.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y65.AX       net (fanout=8)        1.325   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y65.CLK      Tdick                -0.003   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.220ns (0.541ns logic, 1.679ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.217ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (1.354 - 1.471)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y82.A6       net (fanout=65)       0.354   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y82.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y65.BX       net (fanout=8)        1.325   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y65.CLK      Tdick                -0.006   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.217ns (0.538ns logic, 1.679ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.091ns (Levels of Logic = 0)
  Clock Path Skew:      -0.230ns (1.451 - 1.681)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y268.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(55)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi
    SLICE_X0Y114.DX      net (fanout=1)        1.579   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(55)
    SLICE_X0Y114.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(119)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (0.512ns logic, 1.579ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.067ns (Levels of Logic = 0)
  Clock Path Skew:      -0.228ns (1.461 - 1.689)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y278.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(63)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi
    SLICE_X0Y118.DX      net (fanout=1)        1.555   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(63)
    SLICE_X0Y118.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(127)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (0.512ns logic, 1.555ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.725ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.688 - 0.742)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y86.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X5Y86.B6       net (fanout=14)       0.681   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X5Y86.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N88
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000_SW1
    SLICE_X4Y86.B4       net (fanout=1)        0.524   N1034
    SLICE_X4Y86.B        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X4Y86.A5       net (fanout=6)        0.261   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X4Y86.A        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X7Y86.C3       net (fanout=1)        0.719   N1039
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X4Y83.C6       net (fanout=4)        0.795   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X4Y83.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y82.SR       net (fanout=1)        0.278   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y82.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (1.467ns logic, 3.258ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.723ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.688 - 0.742)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y86.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X5Y86.B6       net (fanout=14)       0.681   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X5Y86.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N88
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000_SW1
    SLICE_X4Y86.B4       net (fanout=1)        0.524   N1034
    SLICE_X4Y86.B        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X4Y86.A5       net (fanout=6)        0.261   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X4Y86.A        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X7Y86.C3       net (fanout=1)        0.719   N1039
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X4Y83.C6       net (fanout=4)        0.795   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X4Y83.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y82.SR       net (fanout=1)        0.278   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y82.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (1.465ns logic, 3.258ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (1.495 - 1.491)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y99.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D2     net (fanout=4)        1.396   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.280ns (0.884ns logic, 1.396ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.688 - 0.742)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y86.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X5Y86.B6       net (fanout=14)       0.681   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X5Y86.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N88
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000_SW1
    SLICE_X4Y86.B4       net (fanout=1)        0.524   N1034
    SLICE_X4Y86.B        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X4Y86.A5       net (fanout=6)        0.261   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X4Y86.A        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X7Y86.C3       net (fanout=1)        0.719   N1039
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X4Y83.C6       net (fanout=4)        0.795   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X4Y83.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y82.SR       net (fanout=1)        0.278   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y82.CLK      Tsrck                 0.544   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (1.464ns logic, 3.258ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.719ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.688 - 0.742)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y86.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X5Y86.B6       net (fanout=14)       0.681   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X5Y86.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N88
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000_SW1
    SLICE_X4Y86.B4       net (fanout=1)        0.524   N1034
    SLICE_X4Y86.B        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X4Y86.A5       net (fanout=6)        0.261   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X4Y86.A        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X7Y86.C3       net (fanout=1)        0.719   N1039
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X4Y83.C6       net (fanout=4)        0.795   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X4Y83.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y82.SR       net (fanout=1)        0.278   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y82.CLK      Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    -------------------------------------------------  ---------------------------
    Total                                      4.719ns (1.461ns logic, 3.258ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (1.479 - 1.685)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y273.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(61)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi
    SLICE_X5Y114.C6         net (fanout=1)        1.680   ddrsp0.ddrc0/sdi_data(61)
    SLICE_X5Y114.C          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)1
    RAMB36_X0Y16.DIBDIL9    net (fanout=1)        1.917   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.563ns (0.966ns logic, 3.597ns route)
                                                          (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 1)
  Clock Path Skew:      -0.142ns (1.467 - 1.609)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y84.Q2         Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(0)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].qi
    SLICE_X1Y61.A6          net (fanout=1)        1.379   ddrsp0.ddrc0/sdi_data(0)
    SLICE_X1Y61.A           Tilo                  0.094   ddrsp0.ddrc0/sdi_data(103)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(0)1
    RAMB36_X0Y17.DIADIL0    net (fanout=1)        2.282   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(0)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.627ns (0.966ns logic, 3.661ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.841ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.778 - 0.704)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X1Y88.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X7Y54.D5          net (fanout=131)      2.222   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X7Y54.D           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(13)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(13)1
    RAMB36_X0Y17.DIADIL13   net (fanout=1)        1.733   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(13)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.841ns (0.886ns logic, 3.955ns route)
                                                          (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (1.495 - 1.491)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y99.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D1     net (fanout=4)        1.381   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (0.884ns logic, 1.381ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.707ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.688 - 0.742)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y86.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X4Y86.C4       net (fanout=14)       0.735   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X4Y86.C        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000_SW0
    SLICE_X4Y86.B3       net (fanout=1)        0.452   N1033
    SLICE_X4Y86.B        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X4Y86.A5       net (fanout=6)        0.261   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X4Y86.A        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X7Y86.C3       net (fanout=1)        0.719   N1039
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X4Y83.C6       net (fanout=4)        0.795   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X4Y83.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y82.SR       net (fanout=1)        0.278   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y82.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    -------------------------------------------------  ---------------------------
    Total                                      4.707ns (1.467ns logic, 3.240ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.688 - 0.742)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y86.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X4Y86.C4       net (fanout=14)       0.735   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X4Y86.C        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000_SW0
    SLICE_X4Y86.B3       net (fanout=1)        0.452   N1033
    SLICE_X4Y86.B        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X4Y86.A5       net (fanout=6)        0.261   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X4Y86.A        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X7Y86.C3       net (fanout=1)        0.719   N1039
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X4Y83.C6       net (fanout=4)        0.795   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X4Y83.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y82.SR       net (fanout=1)        0.278   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y82.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (1.465ns logic, 3.240ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.704ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.688 - 0.742)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y86.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X4Y86.C4       net (fanout=14)       0.735   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X4Y86.C        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000_SW0
    SLICE_X4Y86.B3       net (fanout=1)        0.452   N1033
    SLICE_X4Y86.B        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X4Y86.A5       net (fanout=6)        0.261   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X4Y86.A        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X7Y86.C3       net (fanout=1)        0.719   N1039
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X4Y83.C6       net (fanout=4)        0.795   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X4Y83.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y82.SR       net (fanout=1)        0.278   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y82.CLK      Tsrck                 0.544   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    -------------------------------------------------  ---------------------------
    Total                                      4.704ns (1.464ns logic, 3.240ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.701ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.688 - 0.742)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y86.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X4Y86.C4       net (fanout=14)       0.735   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X4Y86.C        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000_SW0
    SLICE_X4Y86.B3       net (fanout=1)        0.452   N1033
    SLICE_X4Y86.B        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X4Y86.A5       net (fanout=6)        0.261   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X4Y86.A        Tilo                  0.094   kbd.ps2k/r.rxcf_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X7Y86.C3       net (fanout=1)        0.719   N1039
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X4Y83.C6       net (fanout=4)        0.795   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X4Y83.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y82.SR       net (fanout=1)        0.278   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y82.CLK      Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    -------------------------------------------------  ---------------------------
    Total                                      4.701ns (1.461ns logic, 3.240ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_200" PERIOD = 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Location pin: IODELAY_X0Y118.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Location pin: IODELAY_X0Y248.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Location pin: IODELAY_X0Y268.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Location pin: IODELAY_X0Y278.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Location pin: IODELAY_X0Y249.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Location pin: IODELAY_X0Y269.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Location pin: IODELAY_X0Y252.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Location pin: IODELAY_X0Y272.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Location pin: IODELAY_X0Y84.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Location pin: IODELAY_X0Y276.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Location pin: IODELAY_X0Y86.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Location pin: IODELAY_X0Y91.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Location pin: IODELAY_X0Y93.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Location pin: IODELAY_X0Y66.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Location pin: IODELAY_X0Y83.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Location pin: IODELAY_X0Y68.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Location pin: IODELAY_X0Y85.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Location pin: IODELAY_X0Y52.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Location pin: IODELAY_X0Y72.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Location pin: IODELAY_X0Y88.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Location pin: IODELAY_X0Y56.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Location pin: IODELAY_X0Y74.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Location pin: IODELAY_X0Y89.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Location pin: IODELAY_X0Y67.C
  Clock network: clkml
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from  NET 
"clk_200" PERIOD = 5 ns HIGH 50%;  duty cycle corrected to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.629ns.
--------------------------------------------------------------------------------
Slack:                  0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.889 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y263.T1     net (fanout=2)        2.520   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y263.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    -------------------------------------------------  ---------------------------
    Total                                      3.397ns (0.877ns logic, 2.520ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.889 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y262.T1     net (fanout=2)        2.520   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y262.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    -------------------------------------------------  ---------------------------
    Total                                      3.397ns (0.877ns logic, 2.520ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.889 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y96.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y263.D1     net (fanout=2)        2.256   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y263.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.157ns (0.901ns logic, 2.256ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.889 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y96.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y262.D1     net (fanout=2)        2.256   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y262.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    -------------------------------------------------  ---------------------------
    Total                                      3.157ns (0.901ns logic, 2.256ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  0.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.017ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (1.886 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y96.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y261.D1     net (fanout=2)        2.116   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y261.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (0.901ns logic, 2.116ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  0.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.017ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (1.886 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y96.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y260.D1     net (fanout=2)        2.116   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y260.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (0.901ns logic, 2.116ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  0.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.917ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (1.817 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y103.T1     net (fanout=2)        2.040   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y103.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (0.877ns logic, 2.040ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.917ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (1.817 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y102.T1     net (fanout=2)        2.040   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y102.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (0.877ns logic, 2.040ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.902ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.888 - 1.813)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y65.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y63.D1      net (fanout=2)        2.023   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y63.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (0.879ns logic, 2.023ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.902ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.888 - 1.813)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y65.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y62.D1      net (fanout=2)        2.023   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y62.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (0.879ns logic, 2.023ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.889 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y96.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y257.D1     net (fanout=2)        1.875   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y257.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.776ns (0.901ns logic, 1.875ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.889 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y96.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y256.D1     net (fanout=2)        1.875   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y256.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    -------------------------------------------------  ---------------------------
    Total                                      2.776ns (0.901ns logic, 1.875ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  0.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.673ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (1.817 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y96.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y103.D1     net (fanout=2)        1.772   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y103.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.673ns (0.901ns logic, 1.772ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  0.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.673ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (1.817 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y96.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y102.D1     net (fanout=2)        1.772   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y102.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.673ns (0.901ns logic, 1.772ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  0.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.719ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.889 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y257.T1     net (fanout=2)        1.842   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y257.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.877ns logic, 1.842ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  0.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.719ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.889 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y256.T1     net (fanout=2)        1.842   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y256.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.877ns logic, 1.842ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  0.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.697ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.888 - 1.823)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y63.T1      net (fanout=2)        1.820   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y63.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.877ns logic, 1.820ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  0.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.697ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.888 - 1.823)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y62.T1      net (fanout=2)        1.820   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y62.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.877ns logic, 1.820ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  1.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.655ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.885 - 1.823)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y59.T1      net (fanout=2)        1.778   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y59.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.655ns (0.877ns logic, 1.778ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  1.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.655ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.885 - 1.823)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y58.T1      net (fanout=2)        1.778   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y58.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.655ns (0.877ns logic, 1.778ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  1.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.651ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.886 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y261.T1     net (fanout=2)        1.774   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y261.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.651ns (0.877ns logic, 1.774ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  1.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.651ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.886 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y260.T1     net (fanout=2)        1.774   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y260.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.651ns (0.877ns logic, 1.774ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  1.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.639ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (1.885 - 1.813)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y65.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y59.D1      net (fanout=2)        1.760   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y59.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.639ns (0.879ns logic, 1.760ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  1.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.639ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (1.885 - 1.813)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y65.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y58.D1      net (fanout=2)        1.760   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y58.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.639ns (0.879ns logic, 1.760ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  1.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.217ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (1.817 - 1.813)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y65.AQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    OLOGIC_X0Y97.D1      net (fanout=2)        1.338   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(0)
    OLOGIC_X0Y97.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.217ns (0.879ns logic, 1.338ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from
 NET "clk_200" PERIOD = 5 ns HIGH 50%;
 duty cycle corrected to 5 nS  HIGH 2.500 nS 

--------------------------------------------------------------------------------
Slack: 2.779ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.221ns (450.248MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 8.334ns (119.990MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkm_clkml_path" TIG;

 1812 paths analyzed, 486 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  6.480ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.434ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (4.299 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y84.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y91.A3          net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       1.086   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL0      net (fanout=32)       1.052   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.434ns (1.262ns logic, 5.172ns route)
                                                          (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay:                  6.480ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.434ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (4.299 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y84.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y91.A3          net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       1.086   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL2      net (fanout=32)       1.052   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.434ns (1.262ns logic, 5.172ns route)
                                                          (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay:                  6.480ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.434ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (4.299 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y84.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y91.A3          net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       1.086   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL3      net (fanout=32)       1.052   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.434ns (1.262ns logic, 5.172ns route)
                                                          (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay:                  6.480ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.434ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (4.299 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y84.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y91.A3          net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       1.086   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL1      net (fanout=32)       1.052   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.434ns (1.262ns logic, 5.172ns route)
                                                          (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay:                  6.421ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2 (FF)
  Data Path Delay:      6.285ns (Levels of Logic = 3)
  Clock Path Skew:      0.174ns (4.209 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y91.A3       net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.899   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X4Y83.C6       net (fanout=4)        0.795   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X4Y83.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y82.SR       net (fanout=1)        0.278   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y82.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    -------------------------------------------------  ---------------------------
    Total                                      6.285ns (1.279ns logic, 5.006ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Delay:                  6.419ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3 (FF)
  Data Path Delay:      6.283ns (Levels of Logic = 3)
  Clock Path Skew:      0.174ns (4.209 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y91.A3       net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.899   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X4Y83.C6       net (fanout=4)        0.795   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X4Y83.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y82.SR       net (fanout=1)        0.278   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y82.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    -------------------------------------------------  ---------------------------
    Total                                      6.283ns (1.277ns logic, 5.006ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay:                  6.418ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1 (FF)
  Data Path Delay:      6.282ns (Levels of Logic = 3)
  Clock Path Skew:      0.174ns (4.209 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y91.A3       net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.899   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X4Y83.C6       net (fanout=4)        0.795   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X4Y83.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y82.SR       net (fanout=1)        0.278   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y82.CLK      Tsrck                 0.544   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    -------------------------------------------------  ---------------------------
    Total                                      6.282ns (1.276ns logic, 5.006ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay:                  6.415ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0 (FF)
  Data Path Delay:      6.279ns (Levels of Logic = 3)
  Clock Path Skew:      0.174ns (4.209 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y91.A3       net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.899   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X4Y83.C6       net (fanout=4)        0.795   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X4Y83.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X4Y82.SR       net (fanout=1)        0.278   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X4Y82.CLK      Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    -------------------------------------------------  ---------------------------
    Total                                      6.279ns (1.273ns logic, 5.006ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay:                  6.288ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_1 (FF)
  Data Path Delay:      6.239ns (Levels of Logic = 1)
  Clock Path Skew:      0.261ns (4.296 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X3Y90.A1       net (fanout=292)      3.302   rst0/rstoutl_1
    SLICE_X3Y90.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X6Y105.SR      net (fanout=32)       1.846   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X6Y105.CLK     Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_1
    -------------------------------------------------  ---------------------------
    Total                                      6.239ns (1.091ns logic, 5.148ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay:                  6.286ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_0 (FF)
  Data Path Delay:      6.237ns (Levels of Logic = 1)
  Clock Path Skew:      0.261ns (4.296 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X3Y90.A1       net (fanout=292)      3.302   rst0/rstoutl_1
    SLICE_X3Y90.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X6Y105.SR      net (fanout=32)       1.846   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X6Y105.CLK     Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_0
    -------------------------------------------------  ---------------------------
    Total                                      6.237ns (1.089ns logic, 5.148ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay:                  6.277ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.231ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (4.299 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y84.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y91.A3          net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       1.086   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL4      net (fanout=32)       0.849   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.231ns (1.262ns logic, 4.969ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay:                  6.277ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.231ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (4.299 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y84.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y91.A3          net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       1.086   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL7      net (fanout=32)       0.849   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.231ns (1.262ns logic, 4.969ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay:                  6.277ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.231ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (4.299 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y84.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y91.A3          net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       1.086   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL6      net (fanout=32)       0.849   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.231ns (1.262ns logic, 4.969ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay:                  6.277ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.231ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (4.299 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y84.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y91.A3          net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       1.086   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL5      net (fanout=32)       0.849   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.231ns (1.262ns logic, 4.969ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay:                  6.261ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.207ns (Levels of Logic = 2)
  Clock Path Skew:      0.256ns (4.291 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y84.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y91.A3          net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       1.086   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL4      net (fanout=32)       0.825   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.207ns (1.262ns logic, 4.945ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay:                  6.261ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.207ns (Levels of Logic = 2)
  Clock Path Skew:      0.256ns (4.291 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y84.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y91.A3          net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       1.086   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL6      net (fanout=32)       0.825   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.207ns (1.262ns logic, 4.945ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay:                  6.261ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.207ns (Levels of Logic = 2)
  Clock Path Skew:      0.256ns (4.291 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y84.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y91.A3          net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       1.086   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL7      net (fanout=32)       0.825   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.207ns (1.262ns logic, 4.945ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay:                  6.261ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.207ns (Levels of Logic = 2)
  Clock Path Skew:      0.256ns (4.291 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y84.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y91.A3          net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       1.086   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL5      net (fanout=32)       0.825   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.207ns (1.262ns logic, 4.945ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay:                  6.216ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6 (FF)
  Data Path Delay:      6.061ns (Levels of Logic = 3)
  Clock Path Skew:      0.155ns (4.190 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y91.A3       net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.899   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y86.C5       net (fanout=4)        0.566   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N88
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X5Y87.SR       net (fanout=2)        0.283   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X5Y87.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
    -------------------------------------------------  ---------------------------
    Total                                      6.061ns (1.279ns logic, 4.782ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Delay:                  6.216ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5 (FF)
  Data Path Delay:      6.061ns (Levels of Logic = 3)
  Clock Path Skew:      0.155ns (4.190 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y91.A3       net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.899   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y86.C5       net (fanout=4)        0.566   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N88
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X5Y87.SR       net (fanout=2)        0.283   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X5Y87.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5
    -------------------------------------------------  ---------------------------
    Total                                      6.061ns (1.279ns logic, 4.782ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Delay:                  6.214ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4 (FF)
  Data Path Delay:      6.059ns (Levels of Logic = 3)
  Clock Path Skew:      0.155ns (4.190 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y91.A3       net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.899   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y86.C5       net (fanout=4)        0.566   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N88
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X5Y87.SR       net (fanout=2)        0.283   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X5Y87.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4
    -------------------------------------------------  ---------------------------
    Total                                      6.059ns (1.277ns logic, 4.782ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Delay:                  6.210ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7 (FF)
  Data Path Delay:      6.055ns (Levels of Logic = 3)
  Clock Path Skew:      0.155ns (4.190 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y91.A3       net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=27)       0.899   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y86.C5       net (fanout=4)        0.566   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N88
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X4Y87.SR       net (fanout=2)        0.283   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X4Y87.CLK      Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
    -------------------------------------------------  ---------------------------
    Total                                      6.055ns (1.273ns logic, 4.782ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.187ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.133ns (Levels of Logic = 2)
  Clock Path Skew:      0.256ns (4.291 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y84.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y91.A3          net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       1.086   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL2      net (fanout=32)       0.751   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.133ns (1.262ns logic, 4.871ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay:                  6.187ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.133ns (Levels of Logic = 2)
  Clock Path Skew:      0.256ns (4.291 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y84.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y91.A3          net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       1.086   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL1      net (fanout=32)       0.751   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.133ns (1.262ns logic, 4.871ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay:                  6.187ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.133ns (Levels of Logic = 2)
  Clock Path Skew:      0.256ns (4.291 - 4.035)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y84.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y91.A3          net (fanout=292)      3.034   rst0/rstoutl_1
    SLICE_X5Y91.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       1.086   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL3      net (fanout=32)       0.751   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.133ns (1.262ns logic, 4.871ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkml_clkm_path" TIG;

 514 paths analyzed, 514 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.090ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          rst0/r_0 (FF)
  Data Path Delay:      3.113ns (Levels of Logic = 2)
  Clock Path Skew:      -0.667ns (3.898 - 4.565)
  Source Clock:         clkml rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to rst0/r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y104.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X29Y83.A1      net (fanout=2)        2.395   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X29Y83.A       Tilo                  0.094   rst0/r(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/odtl_0_and000011
    SLICE_X29Y83.B6      net (fanout=3)        0.147   lock
    SLICE_X29Y83.CLK     Tas                   0.027   rst0/r(3)
                                                       clklock1
                                                       rst0/r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (0.571ns logic, 2.542ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay:                  3.292ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      3.292ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y44.C3      net (fanout=68)       2.842   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (0.450ns logic, 2.842ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  3.292ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      3.292ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y44.C3      net (fanout=68)       2.842   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (0.450ns logic, 2.842ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  3.150ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      3.150ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y41.C1       net (fanout=68)       2.700   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (0.450ns logic, 2.700ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.150ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      3.150ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y41.C1       net (fanout=68)       2.700   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (0.450ns logic, 2.700ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.127ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      3.127ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y44.C1      net (fanout=68)       2.677   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.127ns (0.450ns logic, 2.677ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay:                  3.127ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      3.127ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y44.C1      net (fanout=68)       2.677   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.127ns (0.450ns logic, 2.677ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay:                  3.126ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1 (RAM)
  Data Path Delay:      3.126ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y44.A3      net (fanout=68)       2.676   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (0.450ns logic, 2.676ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay:                  3.126ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMA (RAM)
  Data Path Delay:      3.126ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y44.A3      net (fanout=68)       2.676   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (0.450ns logic, 2.676ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay:                  3.120ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1 (RAM)
  Data Path Delay:      3.120ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y44.B3      net (fanout=68)       2.670   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (0.450ns logic, 2.670ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay:                  3.120ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMB (RAM)
  Data Path Delay:      3.120ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y44.B3      net (fanout=68)       2.670   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (0.450ns logic, 2.670ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay:                  3.102ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      3.102ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y42.C1       net (fanout=68)       2.652   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.102ns (0.450ns logic, 2.652ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay:                  3.102ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      3.102ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y42.C1       net (fanout=68)       2.652   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.102ns (0.450ns logic, 2.652ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay:                  3.072ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMC_D1 (RAM)
  Data Path Delay:      3.072ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y47.C1      net (fanout=68)       2.622   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.072ns (0.450ns logic, 2.622ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  3.072ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMC (RAM)
  Data Path Delay:      3.072ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y47.C1      net (fanout=68)       2.622   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.072ns (0.450ns logic, 2.622ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  3.015ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMC_D1 (RAM)
  Data Path Delay:      3.015ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y47.C3      net (fanout=68)       2.565   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.015ns (0.450ns logic, 2.565ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  3.015ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMC (RAM)
  Data Path Delay:      3.015ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y47.C3      net (fanout=68)       2.565   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.015ns (0.450ns logic, 2.565ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  3.012ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Data Path Delay:      3.012ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y56.C1      net (fanout=68)       2.562   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.012ns (0.450ns logic, 2.562ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  3.012ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd5_RAMC (RAM)
  Data Path Delay:      3.012ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y56.C1      net (fanout=68)       2.562   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.012ns (0.450ns logic, 2.562ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  2.981ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      2.981ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X8Y41.C3       net (fanout=68)       2.531   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.981ns (0.450ns logic, 2.531ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  2.981ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      2.981ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X8Y41.C3       net (fanout=68)       2.531   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.981ns (0.450ns logic, 2.531ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  2.974ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1 (RAM)
  Data Path Delay:      2.974ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y44.A1      net (fanout=68)       2.524   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (0.450ns logic, 2.524ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  2.974ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMA (RAM)
  Data Path Delay:      2.974ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y44.A1      net (fanout=68)       2.524   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (0.450ns logic, 2.524ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  2.970ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      2.970ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X8Y42.C3       net (fanout=68)       2.520   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (0.450ns logic, 2.520ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  2.970ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      2.970ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X8Y42.C3       net (fanout=68)       2.520   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (0.450ns logic, 2.520ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT65_path" TIG;

 49939 paths analyzed, 458 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.029ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.029ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y79.CLK     net (fanout=80)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.029ns (0.794ns logic, 4.235ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.029ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.029ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y78.CLK     net (fanout=80)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.029ns (0.794ns logic, 4.235ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.028ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.028ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y76.CLK     net (fanout=80)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.028ns (0.794ns logic, 4.234ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.028ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.028ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y77.CLK     net (fanout=80)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.028ns (0.794ns logic, 4.234ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.026ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.026ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y75.CLK     net (fanout=80)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.026ns (0.794ns logic, 4.232ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.026ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.026ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y74.CLK     net (fanout=80)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.026ns (0.794ns logic, 4.232ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.025ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.025ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y72.CLK     net (fanout=80)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.025ns (0.794ns logic, 4.231ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.025ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.025ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y73.CLK     net (fanout=80)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.025ns (0.794ns logic, 4.231ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.022ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.022ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y70.CLK     net (fanout=80)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.022ns (0.794ns logic, 4.228ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.022ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.022ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y71.CLK     net (fanout=80)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.022ns (0.794ns logic, 4.228ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.020ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.020ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y69.CLK     net (fanout=80)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.020ns (0.794ns logic, 4.226ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.020ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.020ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y68.CLK     net (fanout=80)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.020ns (0.794ns logic, 4.226ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.018ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/hsync (FF)
  Data Path Delay:      5.018ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y67.CLK     net (fanout=80)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.018ns (0.794ns logic, 4.224ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.018ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/vsync (FF)
  Data Path Delay:      5.018ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y66.CLK     net (fanout=80)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.018ns (0.794ns logic, 4.224ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.014ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.014ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y62.CLK     net (fanout=80)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.014ns (0.794ns logic, 4.220ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.014ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.014ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y63.CLK     net (fanout=80)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.014ns (0.794ns logic, 4.220ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.011ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/de (FF)
  Data Path Delay:      5.011ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/de
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y61.CLK     net (fanout=80)       1.994   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.011ns (0.794ns logic, 4.217ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  4.941ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      4.941ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y70.A6      net (fanout=3)        0.481   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y79.CLK     net (fanout=80)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (0.794ns logic, 4.147ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay:                  4.941ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      4.941ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y70.A6      net (fanout=3)        0.481   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y78.CLK     net (fanout=80)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (0.794ns logic, 4.147ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay:                  4.940ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      4.940ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y70.A6      net (fanout=3)        0.481   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y77.CLK     net (fanout=80)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (0.794ns logic, 4.146ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay:                  4.940ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      4.940ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y70.A6      net (fanout=3)        0.481   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y76.CLK     net (fanout=80)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (0.794ns logic, 4.146ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay:                  4.938ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      4.938ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y70.A6      net (fanout=3)        0.481   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y74.CLK     net (fanout=80)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.938ns (0.794ns logic, 4.144ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay:                  4.938ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/preD2 (FF)
  Data Path Delay:      4.938ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_n/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A5      net (fanout=2)        0.569   dvi.dvi0/r.clk_sel_0
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X99Y31.CLK     net (fanout=80)       1.921   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.938ns (0.794ns logic, 4.144ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay:                  4.938ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      4.938ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y70.A6      net (fanout=3)        0.481   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y75.CLK     net (fanout=80)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.938ns (0.794ns logic, 4.144ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay:                  4.937ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      4.937ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y70.A6      net (fanout=3)        0.481   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y73.CLK     net (fanout=80)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.937ns (0.794ns logic, 4.143ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.583ns (data path)
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      2.583ns (Levels of Logic = 1)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.BQ      Tcko                  0.471   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X49Y70.A4      net (fanout=2)        0.364   clk25
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      2.583ns (0.565ns logic, 2.018ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.906ns (data path)
  Source:               dvi.dvictrl0/bufg01 (OTHER)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      3.906ns (Levels of Logic = 1)

  Maximum Data Path: dvi.dvictrl0/bufg01 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.A3      net (fanout=1)        2.158   dvi.dvictrl0/lclk40
    SLICE_X49Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.654   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      3.906ns (0.094ns logic, 3.812ns route)
                                                       (2.4% logic, 97.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_PLB_path" TIG;

 132 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  11.039ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_en (FF)
  Destination:          apb0/r.prdata_3 (FF)
  Data Path Delay:      5.887ns (Levels of Logic = 4)
  Clock Path Skew:      -4.374ns (1.677 - 6.051)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/t.fifo_en to apb0/r.prdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y64.DQ      Tcko                  0.450   dvi.dvi0/t.fifo_en
                                                       dvi.dvi0/t.fifo_en
    SLICE_X53Y56.AX      net (fanout=12)       1.204   dvi.dvi0/t.fifo_en
    SLICE_X53Y56.AMUX    Taxa                  0.313   apb0/rin_prdata(3)1000
                                                       apb0/rin_prdata(3)1000_f7
    SLICE_X49Y57.B3      net (fanout=1)        0.736   apb0/rin_prdata(3)1000
    SLICE_X49Y57.B       Tilo                  0.094   N1394
                                                       apb0/rin_prdata(3)1085_SW0
    SLICE_X46Y57.A2      net (fanout=1)        1.230   N1394
    SLICE_X46Y57.A       Tilo                  0.094   apb0/rin_prdata(3)581
                                                       apb0/rin_prdata(3)1085
    SLICE_X28Y45.B2      net (fanout=1)        1.763   apb0/rin_prdata(3)1085
    SLICE_X28Y45.CLK     Tas                   0.003   apb0/r.prdata_3
                                                       apb0/rin_prdata(3)11011
                                                       apb0/r.prdata_3
    -------------------------------------------------  ---------------------------
    Total                                      5.887ns (0.954ns logic, 4.933ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay:                  10.121ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_30 (FF)
  Data Path Delay:      4.832ns (Levels of Logic = 2)
  Clock Path Skew:      -4.511ns (1.499 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X64Y78.D1      net (fanout=70)       1.853   dvi.dvi0/sync_c.s3_1
    SLICE_X64Y78.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X47Y86.A1      net (fanout=35)       2.388   dvi.dvi0/r.status_cst
    SLICE_X47Y86.CLK     Tas                   0.026   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/Mmux_r.adress_mux0000501
                                                       dvi.dvi0/r.adress_30
    -------------------------------------------------  ---------------------------
    Total                                      4.832ns (0.591ns logic, 4.241ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Delay:                  10.120ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_31 (FF)
  Data Path Delay:      4.831ns (Levels of Logic = 2)
  Clock Path Skew:      -4.511ns (1.499 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X64Y78.D1      net (fanout=70)       1.853   dvi.dvi0/sync_c.s3_1
    SLICE_X64Y78.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X47Y86.B1      net (fanout=35)       2.386   dvi.dvi0/r.status_cst
    SLICE_X47Y86.CLK     Tas                   0.027   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/Mmux_r.adress_mux0000521
                                                       dvi.dvi0/r.adress_31
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (0.592ns logic, 4.239ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Delay:                  10.014ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_31 (FF)
  Data Path Delay:      4.725ns (Levels of Logic = 1)
  Clock Path Skew:      -4.511ns (1.499 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X47Y86.CE      net (fanout=10)       0.800   dvi.dvi0/r_adress_not0002
    SLICE_X47Y86.CLK     Tceck                 0.229   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/r.adress_31
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (0.794ns logic, 3.931ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay:                  10.014ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_30 (FF)
  Data Path Delay:      4.725ns (Levels of Logic = 1)
  Clock Path Skew:      -4.511ns (1.499 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X47Y86.CE      net (fanout=10)       0.800   dvi.dvi0/r_adress_not0002
    SLICE_X47Y86.CLK     Tceck                 0.229   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/r.adress_30
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (0.794ns logic, 3.931ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay:                  9.914ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.write_pointer_8 (FF)
  Data Path Delay:      4.647ns (Levels of Logic = 2)
  Clock Path Skew:      -4.489ns (1.521 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.write_pointer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X64Y78.D1      net (fanout=70)       1.853   dvi.dvi0/sync_c.s3_1
    SLICE_X64Y78.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X64Y78.C2      net (fanout=35)       0.931   dvi.dvi0/r.status_cst
    SLICE_X64Y78.C       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r_write_pointer_or0000
    SLICE_X66Y80.SR      net (fanout=3)        0.659   dvi.dvi0/r_write_pointer_or0000
    SLICE_X66Y80.CLK     Tsrck                 0.545   dvi.dvi0/r.write_pointer_8
                                                       dvi.dvi0/r.write_pointer_8
    -------------------------------------------------  ---------------------------
    Total                                      4.647ns (1.204ns logic, 3.443ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Delay:                  9.865ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_28 (FF)
  Data Path Delay:      4.586ns (Levels of Logic = 1)
  Clock Path Skew:      -4.501ns (1.509 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X44Y85.CE      net (fanout=10)       0.664   dvi.dvi0/r_adress_not0002
    SLICE_X44Y85.CLK     Tceck                 0.226   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/r.adress_28
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (0.791ns logic, 3.795ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay:                  9.865ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_29 (FF)
  Data Path Delay:      4.586ns (Levels of Logic = 1)
  Clock Path Skew:      -4.501ns (1.509 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X44Y85.CE      net (fanout=10)       0.664   dvi.dvi0/r_adress_not0002
    SLICE_X44Y85.CLK     Tceck                 0.226   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/r.adress_29
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (0.791ns logic, 3.795ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay:                  9.865ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_26 (FF)
  Data Path Delay:      4.586ns (Levels of Logic = 1)
  Clock Path Skew:      -4.501ns (1.509 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X44Y85.CE      net (fanout=10)       0.664   dvi.dvi0/r_adress_not0002
    SLICE_X44Y85.CLK     Tceck                 0.226   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/r.adress_26
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (0.791ns logic, 3.795ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay:                  9.865ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_27 (FF)
  Data Path Delay:      4.586ns (Levels of Logic = 1)
  Clock Path Skew:      -4.501ns (1.509 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X44Y85.CE      net (fanout=10)       0.664   dvi.dvi0/r_adress_not0002
    SLICE_X44Y85.CLK     Tceck                 0.226   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/r.adress_27
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (0.791ns logic, 3.795ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay:                  9.856ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_1 (FF)
  Data Path Delay:      4.569ns (Levels of Logic = 1)
  Clock Path Skew:      -4.509ns (1.501 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X44Y72.CE      net (fanout=10)       0.647   dvi.dvi0/r_adress_not0002
    SLICE_X44Y72.CLK     Tceck                 0.226   dvi.dvi0/r.adress_3
                                                       dvi.dvi0/r.adress_1
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (0.791ns logic, 3.778ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay:                  9.856ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_0 (FF)
  Data Path Delay:      4.569ns (Levels of Logic = 1)
  Clock Path Skew:      -4.509ns (1.501 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X44Y72.CE      net (fanout=10)       0.647   dvi.dvi0/r_adress_not0002
    SLICE_X44Y72.CLK     Tceck                 0.226   dvi.dvi0/r.adress_3
                                                       dvi.dvi0/r.adress_0
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (0.791ns logic, 3.778ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay:                  9.856ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_3 (FF)
  Data Path Delay:      4.569ns (Levels of Logic = 1)
  Clock Path Skew:      -4.509ns (1.501 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X44Y72.CE      net (fanout=10)       0.647   dvi.dvi0/r_adress_not0002
    SLICE_X44Y72.CLK     Tceck                 0.226   dvi.dvi0/r.adress_3
                                                       dvi.dvi0/r.adress_3
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (0.791ns logic, 3.778ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay:                  9.856ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_2 (FF)
  Data Path Delay:      4.569ns (Levels of Logic = 1)
  Clock Path Skew:      -4.509ns (1.501 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X44Y72.CE      net (fanout=10)       0.647   dvi.dvi0/r_adress_not0002
    SLICE_X44Y72.CLK     Tceck                 0.226   dvi.dvi0/r.adress_3
                                                       dvi.dvi0/r.adress_2
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (0.791ns logic, 3.778ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay:                  9.850ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_5 (FF)
  Data Path Delay:      4.603ns (Levels of Logic = 1)
  Clock Path Skew:      -4.469ns (1.541 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X46Y75.CE      net (fanout=10)       0.678   dvi.dvi0/r_adress_not0002
    SLICE_X46Y75.CLK     Tceck                 0.229   dvi.dvi0/r.adress_5
                                                       dvi.dvi0/r.adress_5
    -------------------------------------------------  ---------------------------
    Total                                      4.603ns (0.794ns logic, 3.809ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay:                  9.850ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_4 (FF)
  Data Path Delay:      4.603ns (Levels of Logic = 1)
  Clock Path Skew:      -4.469ns (1.541 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X46Y75.CE      net (fanout=10)       0.678   dvi.dvi0/r_adress_not0002
    SLICE_X46Y75.CLK     Tceck                 0.229   dvi.dvi0/r.adress_5
                                                       dvi.dvi0/r.adress_4
    -------------------------------------------------  ---------------------------
    Total                                      4.603ns (0.794ns logic, 3.809ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay:                  9.848ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_11 (FF)
  Data Path Delay:      4.576ns (Levels of Logic = 1)
  Clock Path Skew:      -4.494ns (1.516 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X47Y75.CE      net (fanout=10)       0.651   dvi.dvi0/r_adress_not0002
    SLICE_X47Y75.CLK     Tceck                 0.229   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/r.adress_11
    -------------------------------------------------  ---------------------------
    Total                                      4.576ns (0.794ns logic, 3.782ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay:                  9.848ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_13 (FF)
  Data Path Delay:      4.576ns (Levels of Logic = 1)
  Clock Path Skew:      -4.494ns (1.516 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X47Y75.CE      net (fanout=10)       0.651   dvi.dvi0/r_adress_not0002
    SLICE_X47Y75.CLK     Tceck                 0.229   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/r.adress_13
    -------------------------------------------------  ---------------------------
    Total                                      4.576ns (0.794ns logic, 3.782ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay:                  9.848ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_12 (FF)
  Data Path Delay:      4.576ns (Levels of Logic = 1)
  Clock Path Skew:      -4.494ns (1.516 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X47Y75.CE      net (fanout=10)       0.651   dvi.dvi0/r_adress_not0002
    SLICE_X47Y75.CLK     Tceck                 0.229   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/r.adress_12
    -------------------------------------------------  ---------------------------
    Total                                      4.576ns (0.794ns logic, 3.782ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay:                  9.843ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_23 (FF)
  Data Path Delay:      4.567ns (Levels of Logic = 2)
  Clock Path Skew:      -4.498ns (1.512 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X64Y78.D1      net (fanout=70)       1.853   dvi.dvi0/sync_c.s3_1
    SLICE_X64Y78.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X44Y84.B2      net (fanout=35)       2.146   dvi.dvi0/r.status_cst
    SLICE_X44Y84.CLK     Tas                   0.003   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000341
                                                       dvi.dvi0/r.adress_23
    -------------------------------------------------  ---------------------------
    Total                                      4.567ns (0.568ns logic, 3.999ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Delay:                  9.764ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_0 (FF)
  Data Path Delay:      4.463ns (Levels of Logic = 2)
  Clock Path Skew:      -4.523ns (1.487 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X64Y78.D1      net (fanout=70)       1.853   dvi.dvi0/sync_c.s3_1
    SLICE_X64Y78.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X62Y79.D1      net (fanout=35)       0.939   dvi.dvi0/r.status_cst
    SLICE_X62Y79.D       Tilo                  0.094   dvi.dvi0/r.status_1
                                                       dvi.dvi0/r_status_and00002
    SLICE_X63Y79.SR      net (fanout=1)        0.467   dvi.dvi0/r_status_and0000
    SLICE_X63Y79.CLK     Tsrck                 0.545   dvi.dvi0/r.status_0
                                                       dvi.dvi0/r.status_0
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (1.204ns logic, 3.259ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Delay:                  9.717ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_21 (FF)
  Data Path Delay:      4.444ns (Levels of Logic = 1)
  Clock Path Skew:      -4.495ns (1.515 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X44Y83.CE      net (fanout=10)       0.522   dvi.dvi0/r_adress_not0002
    SLICE_X44Y83.CLK     Tceck                 0.226   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/r.adress_21
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (0.791ns logic, 3.653ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay:                  9.717ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_20 (FF)
  Data Path Delay:      4.444ns (Levels of Logic = 1)
  Clock Path Skew:      -4.495ns (1.515 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X44Y83.CE      net (fanout=10)       0.522   dvi.dvi0/r_adress_not0002
    SLICE_X44Y83.CLK     Tceck                 0.226   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/r.adress_20
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (0.791ns logic, 3.653ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay:                  9.717ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_19 (FF)
  Data Path Delay:      4.444ns (Levels of Logic = 1)
  Clock Path Skew:      -4.495ns (1.515 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X44Y83.CE      net (fanout=10)       0.522   dvi.dvi0/r_adress_not0002
    SLICE_X44Y83.CLK     Tceck                 0.226   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/r.adress_19
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (0.791ns logic, 3.653ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay:                  9.717ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_18 (FF)
  Data Path Delay:      4.444ns (Levels of Logic = 1)
  Clock Path Skew:      -4.495ns (1.515 - 6.010)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.DQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A2      net (fanout=70)       3.131   dvi.dvi0/sync_c.s3_1
    SLICE_X47Y78.A       Tilo                  0.094   dvi.dvi0/r_adress_not0002
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X44Y83.CE      net (fanout=10)       0.522   dvi.dvi0/r_adress_not0002
    SLICE_X44Y83.CLK     Tceck                 0.226   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/r.adress_18
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (0.791ns logic, 3.653ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT40_path" TIG;

 7268 paths analyzed, 890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  12.002ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.929ns (Levels of Logic = 5)
  Clock Path Skew:      0.234ns (1.486 - 1.252)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y65.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C5        net (fanout=20)       1.088   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y64.A1        net (fanout=48)       2.668   dvi.dvi0/N47
    SLICE_X74Y64.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y9.ADDRAL13   net (fanout=1)        1.351   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.929ns (1.565ns logic, 10.364ns route)
                                                         (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Delay:                  12.000ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.927ns (Levels of Logic = 5)
  Clock Path Skew:      0.234ns (1.486 - 1.252)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y65.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C5        net (fanout=20)       1.088   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y64.B1        net (fanout=48)       2.662   dvi.dvi0/N47
    SLICE_X74Y64.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y9.ADDRAL7    net (fanout=1)        1.355   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.927ns (1.565ns logic, 10.362ns route)
                                                         (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Delay:                  11.831ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.715ns (Levels of Logic = 5)
  Clock Path Skew:      0.191ns (1.486 - 1.295)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y73.AQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.C1        net (fanout=2)        0.853   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y64.A1        net (fanout=48)       2.668   dvi.dvi0/N47
    SLICE_X74Y64.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y9.ADDRAL13   net (fanout=1)        1.351   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.715ns (1.586ns logic, 10.129ns route)
                                                         (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Delay:                  11.829ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.713ns (Levels of Logic = 5)
  Clock Path Skew:      0.191ns (1.486 - 1.295)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y73.AQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.C1        net (fanout=2)        0.853   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y64.B1        net (fanout=48)       2.662   dvi.dvi0/N47
    SLICE_X74Y64.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y9.ADDRAL7    net (fanout=1)        1.355   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.713ns (1.586ns logic, 10.127ns route)
                                                         (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Delay:                  11.816ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.743ns (Levels of Logic = 5)
  Clock Path Skew:      0.234ns (1.486 - 1.252)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y65.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C5        net (fanout=20)       1.088   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y65.A2        net (fanout=48)       2.388   dvi.dvi0/N47
    SLICE_X76Y65.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X3Y9.ADDRAL9    net (fanout=1)        1.445   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.743ns (1.565ns logic, 10.178ns route)
                                                         (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Delay:                  11.811ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.738ns (Levels of Logic = 5)
  Clock Path Skew:      0.234ns (1.486 - 1.252)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y65.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C5        net (fanout=20)       1.088   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X77Y64.A2        net (fanout=48)       2.335   dvi.dvi0/N47
    SLICE_X77Y64.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y9.ADDRAL12   net (fanout=1)        1.493   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.738ns (1.565ns logic, 10.173ns route)
                                                         (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Delay:                  11.726ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.653ns (Levels of Logic = 5)
  Clock Path Skew:      0.234ns (1.486 - 1.252)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y65.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C5        net (fanout=20)       1.088   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y65.D4        net (fanout=48)       2.136   dvi.dvi0/N47
    SLICE_X76Y65.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y9.ADDRAL8    net (fanout=1)        1.607   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.653ns (1.565ns logic, 10.088ns route)
                                                         (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Delay:                  11.699ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.626ns (Levels of Logic = 5)
  Clock Path Skew:      0.234ns (1.486 - 1.252)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y65.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C5        net (fanout=20)       1.088   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y65.B2        net (fanout=48)       2.380   dvi.dvi0/N47
    SLICE_X76Y65.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X3Y9.ADDRAL6    net (fanout=1)        1.336   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.626ns (1.565ns logic, 10.061ns route)
                                                         (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Delay:                  11.645ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.529ns (Levels of Logic = 5)
  Clock Path Skew:      0.191ns (1.486 - 1.295)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y73.AQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.C1        net (fanout=2)        0.853   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y65.A2        net (fanout=48)       2.388   dvi.dvi0/N47
    SLICE_X76Y65.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X3Y9.ADDRAL9    net (fanout=1)        1.445   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.529ns (1.586ns logic, 9.943ns route)
                                                         (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  11.640ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.524ns (Levels of Logic = 5)
  Clock Path Skew:      0.191ns (1.486 - 1.295)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y73.AQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.C1        net (fanout=2)        0.853   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X77Y64.A2        net (fanout=48)       2.335   dvi.dvi0/N47
    SLICE_X77Y64.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y9.ADDRAL12   net (fanout=1)        1.493   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.524ns (1.586ns logic, 9.938ns route)
                                                         (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  11.587ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.471ns (Levels of Logic = 5)
  Clock Path Skew:      0.191ns (1.486 - 1.295)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y73.BQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_1
    SLICE_X73Y73.C2        net (fanout=2)        0.609   dvi.dvi0/t.read_pointer_out_1
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y64.A1        net (fanout=48)       2.668   dvi.dvi0/N47
    SLICE_X74Y64.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y9.ADDRAL13   net (fanout=1)        1.351   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.471ns (1.586ns logic, 9.885ns route)
                                                         (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  11.585ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.469ns (Levels of Logic = 5)
  Clock Path Skew:      0.191ns (1.486 - 1.295)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y73.BQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_1
    SLICE_X73Y73.C2        net (fanout=2)        0.609   dvi.dvi0/t.read_pointer_out_1
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y64.B1        net (fanout=48)       2.662   dvi.dvi0/N47
    SLICE_X74Y64.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y9.ADDRAL7    net (fanout=1)        1.355   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.469ns (1.586ns logic, 9.883ns route)
                                                         (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  11.555ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.439ns (Levels of Logic = 5)
  Clock Path Skew:      0.191ns (1.486 - 1.295)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y73.AQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.C1        net (fanout=2)        0.853   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y65.D4        net (fanout=48)       2.136   dvi.dvi0/N47
    SLICE_X76Y65.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y9.ADDRAL8    net (fanout=1)        1.607   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.439ns (1.586ns logic, 9.853ns route)
                                                         (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Delay:                  11.547ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.426ns (Levels of Logic = 5)
  Clock Path Skew:      0.186ns (1.486 - 1.300)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y74.CQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y73.C3        net (fanout=2)        0.585   dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y64.A1        net (fanout=48)       2.668   dvi.dvi0/N47
    SLICE_X74Y64.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y9.ADDRAL13   net (fanout=1)        1.351   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.426ns (1.565ns logic, 9.861ns route)
                                                         (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  11.545ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.424ns (Levels of Logic = 5)
  Clock Path Skew:      0.186ns (1.486 - 1.300)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y74.CQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y73.C3        net (fanout=2)        0.585   dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y64.B1        net (fanout=48)       2.662   dvi.dvi0/N47
    SLICE_X74Y64.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y9.ADDRAL7    net (fanout=1)        1.355   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.424ns (1.565ns logic, 9.859ns route)
                                                         (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  11.542ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.469ns (Levels of Logic = 5)
  Clock Path Skew:      0.234ns (1.486 - 1.252)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y65.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C5        net (fanout=20)       1.088   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y65.C4        net (fanout=48)       2.129   dvi.dvi0/N47
    SLICE_X76Y65.C         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X3Y9.ADDRAL10   net (fanout=1)        1.430   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.469ns (1.565ns logic, 9.904ns route)
                                                         (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  11.528ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.412ns (Levels of Logic = 5)
  Clock Path Skew:      0.191ns (1.486 - 1.295)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y73.AQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.C1        net (fanout=2)        0.853   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y65.B2        net (fanout=48)       2.380   dvi.dvi0/N47
    SLICE_X76Y65.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X3Y9.ADDRAL6    net (fanout=1)        1.336   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.412ns (1.586ns logic, 9.826ns route)
                                                         (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Delay:                  11.514ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.441ns (Levels of Logic = 5)
  Clock Path Skew:      0.234ns (1.486 - 1.252)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y65.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C5        net (fanout=20)       1.088   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y64.C6        net (fanout=48)       2.077   dvi.dvi0/N47
    SLICE_X74Y64.C         Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X3Y9.ADDRAL11   net (fanout=1)        1.454   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.441ns (1.565ns logic, 9.876ns route)
                                                         (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  11.499ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.426ns (Levels of Logic = 5)
  Clock Path Skew:      0.234ns (1.486 - 1.252)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y65.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C5        net (fanout=20)       1.088   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.D4        net (fanout=3)        0.608   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y64.A1        net (fanout=48)       2.668   dvi.dvi0/N47
    SLICE_X74Y64.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y9.ADDRAL13   net (fanout=1)        1.351   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.426ns (1.562ns logic, 9.864ns route)
                                                         (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  11.497ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.424ns (Levels of Logic = 5)
  Clock Path Skew:      0.234ns (1.486 - 1.252)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y65.DQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C5        net (fanout=20)       1.088   dvi.dvi0/t.fifo_ren
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.D4        net (fanout=3)        0.608   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y64.B1        net (fanout=48)       2.662   dvi.dvi0/N47
    SLICE_X74Y64.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y9.ADDRAL7    net (fanout=1)        1.355   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.424ns (1.562ns logic, 9.862ns route)
                                                         (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  11.469ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_6 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.348ns (Levels of Logic = 5)
  Clock Path Skew:      0.186ns (1.486 - 1.300)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_6 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y74.DQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_6
    SLICE_X73Y73.C4        net (fanout=2)        0.507   dvi.dvi0/t.read_pointer_out_6
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y64.A1        net (fanout=48)       2.668   dvi.dvi0/N47
    SLICE_X74Y64.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y9.ADDRAL13   net (fanout=1)        1.351   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.348ns (1.565ns logic, 9.783ns route)
                                                         (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  11.467ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_6 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.346ns (Levels of Logic = 5)
  Clock Path Skew:      0.186ns (1.486 - 1.300)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_6 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y74.DQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_6
    SLICE_X73Y73.C4        net (fanout=2)        0.507   dvi.dvi0/t.read_pointer_out_6
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y64.B1        net (fanout=48)       2.662   dvi.dvi0/N47
    SLICE_X74Y64.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y9.ADDRAL7    net (fanout=1)        1.355   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.346ns (1.565ns logic, 9.781ns route)
                                                         (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  11.401ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.285ns (Levels of Logic = 5)
  Clock Path Skew:      0.191ns (1.486 - 1.295)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y73.BQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_1
    SLICE_X73Y73.C2        net (fanout=2)        0.609   dvi.dvi0/t.read_pointer_out_1
    SLICE_X73Y73.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X73Y75.C2        net (fanout=1)        0.899   N1048
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y65.A2        net (fanout=48)       2.388   dvi.dvi0/N47
    SLICE_X76Y65.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X3Y9.ADDRAL9    net (fanout=1)        1.445   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.285ns (1.586ns logic, 9.699ns route)
                                                         (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  11.400ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.index_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.291ns (Levels of Logic = 4)
  Clock Path Skew:      0.198ns (1.486 - 1.288)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.index_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y67.BQ        Tcko                  0.450   dvi.dvi0/t.index_2
                                                         dvi.dvi0/t.index_0
    SLICE_X73Y75.C1        net (fanout=35)       1.443   dvi.dvi0/t.index_0
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y64.A1        net (fanout=48)       2.668   dvi.dvi0/N47
    SLICE_X74Y64.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y9.ADDRAL13   net (fanout=1)        1.351   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.291ns (1.471ns logic, 9.820ns route)
                                                         (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay:                  11.398ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.index_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.289ns (Levels of Logic = 4)
  Clock Path Skew:      0.198ns (1.486 - 1.288)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.index_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y67.BQ        Tcko                  0.450   dvi.dvi0/t.index_2
                                                         dvi.dvi0/t.index_0
    SLICE_X73Y75.C1        net (fanout=35)       1.443   dvi.dvi0/t.index_0
    SLICE_X73Y75.C         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X71Y75.C1        net (fanout=3)        1.108   dvi.dvi0/v1_lock_and0000
    SLICE_X71Y75.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A1        net (fanout=15)       3.250   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y49.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y64.B1        net (fanout=48)       2.662   dvi.dvi0/N47
    SLICE_X74Y64.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y9.ADDRAL7    net (fanout=1)        1.355   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                       11.289ns (1.471ns logic, 9.818ns route)
                                                         (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_pad/xcv2.u0/ol
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_pad/xcv2.u0/ol             |     10.000ns|      7.142ns|      8.521ns|            0|            0|            0|     47000985|
| clkgen0/xc5l.v/clk0B          |     20.000ns|     17.043ns|          N/A|            0|            0|     47000982|            0|
| dvi.dvictrl0/clk_l            |     10.000ns|      8.332ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for clk_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_200                        |      5.000ns|      4.954ns|      4.629ns|            0|            0|         7361|           32|
| ddrsp0.ddrc0/ddr_phy0/ddr_phy0|      5.000ns|      4.629ns|          N/A|            0|            0|           32|            0|
| /xc4v.ddr_phy0/clk_90ro       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   17.043|         |    2.478|         |
clk_200_n      |    4.090|         |         |         |
clk_200_p      |    4.090|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.480|         |         |         |
clk_200_n      |    4.954|    3.472|    2.387|         |
clk_200_p      |    4.954|    3.472|    2.387|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.480|         |         |         |
clk_200_n      |    4.954|    3.472|    2.387|         |
clk_200_p      |    4.954|    3.472|    2.387|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 47068045 paths, 0 nets, and 37601 connections

Design statistics:
   Minimum period:  17.043ns{1}   (Maximum frequency:  58.675MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 27 14:34:16 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 741 MB



