// Seed: 1473494535
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always_ff @(posedge 1) begin
    id_4 = 1;
  end
  assign id_5 = 1'b0;
  wire id_6;
  wire id_7;
endmodule
module module_1;
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    output wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output supply1 id_4,
    output uwire id_5,
    input tri id_6,
    output tri1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    input tri0 id_11
);
  wire id_13;
  module_0(
      id_13, id_13, id_13, id_13, id_13
  );
endmodule
