# system info DEO_SALVA on 2022.05.05.00:29:51
system_info:
name,value
DEVICE,EP3C16F484C6
DEVICE_FAMILY,Cyclone III
GENERATION_ID,1651706932
#
#
# Files generated for DEO_SALVA on 2022.05.05.00:29:51
files:
filepath,kind,attributes,module,is_top
DEO_SALVA/simulation/DEO_SALVA.vhd,VHDL,,DEO_SALVA,true
DEO_SALVA/simulation/deo_salva_rst_controller.vhd,VHDL,,DEO_SALVA,false
DEO_SALVA/simulation/deo_salva_rst_controller_001.vhd,VHDL,,DEO_SALVA,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0.ocp,OTHER,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0.sdc,SDC,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0.vhd,VHDL_ENCRYPT,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0.vho,VHDL,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_bht_ram.dat,DAT,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_bht_ram.hex,HEX,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_bht_ram.mif,MIF,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_dc_tag_ram.dat,DAT,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_dc_tag_ram.hex,HEX,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_dc_tag_ram.mif,MIF,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_ic_tag_ram.dat,DAT,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_ic_tag_ram.hex,HEX,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_ic_tag_ram.mif,MIF,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_jtag_debug_module_sysclk.vhd,VHDL,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_jtag_debug_module_tck.vhd,VHDL,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_jtag_debug_module_wrapper.vhd,VHDL,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_mult_cell.vhd,VHDL,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_nios2_waves.do,OTHER,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_ociram_default_contents.dat,DAT,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_ociram_default_contents.hex,HEX,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_ociram_default_contents.mif,MIF,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_oci_test_bench.vhd,VHDL,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_rf_ram_a.dat,DAT,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_rf_ram_a.hex,HEX,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_rf_ram_a.mif,MIF,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_rf_ram_b.dat,DAT,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_rf_ram_b.hex,HEX,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_rf_ram_b.mif,MIF,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_nios2_qsys_0_test_bench.vhd,VHDL,,DEO_SALVA_nios2_qsys_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_onchip_memory2_0.hex,HEX,,DEO_SALVA_onchip_memory2_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_onchip_memory2_0.vhd,VHDL,,DEO_SALVA_onchip_memory2_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_timer_0.vhd,VHDL,,DEO_SALVA_timer_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_mm_interconnect_0.vhd,VHDL,,DEO_SALVA_mm_interconnect_0,false
DEO_SALVA/simulation/submodules/deo_salva_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator.vhd,VHDL,,DEO_SALVA_mm_interconnect_0,false
DEO_SALVA/simulation/submodules/deo_salva_mm_interconnect_0_onchip_memory2_0_s1_translator.vhd,VHDL,,DEO_SALVA_mm_interconnect_0,false
DEO_SALVA/simulation/submodules/deo_salva_mm_interconnect_0_timer_0_s1_translator.vhd,VHDL,,DEO_SALVA_mm_interconnect_0,false
DEO_SALVA/simulation/submodules/deo_salva_mm_interconnect_0_nios2_qsys_0_instruction_master_translator.vhd,VHDL,,DEO_SALVA_mm_interconnect_0,false
DEO_SALVA/simulation/submodules/deo_salva_mm_interconnect_0_nios2_qsys_0_data_master_translator.vhd,VHDL,,DEO_SALVA_mm_interconnect_0,false
DEO_SALVA/simulation/submodules/DEO_SALVA_irq_mapper.vho,VHDL,,DEO_SALVA_irq_mapper,false
DEO_SALVA/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
DEO_SALVA/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
DEO_SALVA/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
DEO_SALVA/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
DEO_SALVA/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
DEO_SALVA/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
DEO_SALVA/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
DEO_SALVA/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
DEO_SALVA/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
DEO_SALVA/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
DEO_SALVA/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
DEO_SALVA/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
DEO_SALVA/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
DEO_SALVA/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
DEO_SALVA/simulation/submodules/DEO_SALVA_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,DEO_SALVA_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
DEO_SALVA/simulation/submodules/DEO_SALVA_mm_interconnect_0_addr_router.vho,VHDL,,DEO_SALVA_mm_interconnect_0_addr_router,false
DEO_SALVA/simulation/submodules/DEO_SALVA_mm_interconnect_0_addr_router_001.vho,VHDL,,DEO_SALVA_mm_interconnect_0_addr_router_001,false
DEO_SALVA/simulation/submodules/DEO_SALVA_mm_interconnect_0_id_router.vho,VHDL,,DEO_SALVA_mm_interconnect_0_id_router,false
DEO_SALVA/simulation/submodules/DEO_SALVA_mm_interconnect_0_id_router_002.vho,VHDL,,DEO_SALVA_mm_interconnect_0_id_router_002,false
DEO_SALVA/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
DEO_SALVA/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
DEO_SALVA/simulation/submodules/aldec/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
DEO_SALVA/simulation/submodules/aldec/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
DEO_SALVA/simulation/submodules/DEO_SALVA_mm_interconnect_0_cmd_xbar_demux.vho,VHDL,,DEO_SALVA_mm_interconnect_0_cmd_xbar_demux,false
DEO_SALVA/simulation/submodules/DEO_SALVA_mm_interconnect_0_cmd_xbar_demux_001.vho,VHDL,,DEO_SALVA_mm_interconnect_0_cmd_xbar_demux_001,false
DEO_SALVA/simulation/submodules/DEO_SALVA_mm_interconnect_0_cmd_xbar_mux.vho,VHDL,,DEO_SALVA_mm_interconnect_0_cmd_xbar_mux,false
DEO_SALVA/simulation/submodules/DEO_SALVA_mm_interconnect_0_cmd_xbar_mux_002.vho,VHDL,,DEO_SALVA_mm_interconnect_0_cmd_xbar_mux_002,false
DEO_SALVA/simulation/submodules/DEO_SALVA_mm_interconnect_0_rsp_xbar_demux.vho,VHDL,,DEO_SALVA_mm_interconnect_0_rsp_xbar_demux,false
DEO_SALVA/simulation/submodules/DEO_SALVA_mm_interconnect_0_rsp_xbar_demux_002.vho,VHDL,,DEO_SALVA_mm_interconnect_0_rsp_xbar_demux_002,false
DEO_SALVA/simulation/submodules/DEO_SALVA_mm_interconnect_0_rsp_xbar_mux.vho,VHDL,,DEO_SALVA_mm_interconnect_0_rsp_xbar_mux,false
DEO_SALVA/simulation/submodules/DEO_SALVA_mm_interconnect_0_rsp_xbar_mux_001.vho,VHDL,,DEO_SALVA_mm_interconnect_0_rsp_xbar_mux_001,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
DEO_SALVA.nios2_qsys_0,DEO_SALVA_nios2_qsys_0
DEO_SALVA.onchip_memory2_0,DEO_SALVA_onchip_memory2_0
DEO_SALVA.timer_0,DEO_SALVA_timer_0
DEO_SALVA.mm_interconnect_0,DEO_SALVA_mm_interconnect_0
DEO_SALVA.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
DEO_SALVA.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
DEO_SALVA.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
DEO_SALVA.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
DEO_SALVA.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
DEO_SALVA.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
DEO_SALVA.mm_interconnect_0.timer_0_s1_translator,altera_merlin_slave_translator
DEO_SALVA.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
DEO_SALVA.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
DEO_SALVA.mm_interconnect_0.timer_0_s1_translator,altera_merlin_slave_translator
DEO_SALVA.mm_interconnect_0.nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
DEO_SALVA.mm_interconnect_0.nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
DEO_SALVA.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DEO_SALVA.mm_interconnect_0.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DEO_SALVA.mm_interconnect_0.timer_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DEO_SALVA.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,DEO_SALVA_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DEO_SALVA.mm_interconnect_0.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,DEO_SALVA_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DEO_SALVA.mm_interconnect_0.timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,DEO_SALVA_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DEO_SALVA.mm_interconnect_0.addr_router,DEO_SALVA_mm_interconnect_0_addr_router
DEO_SALVA.mm_interconnect_0.addr_router_001,DEO_SALVA_mm_interconnect_0_addr_router_001
DEO_SALVA.mm_interconnect_0.id_router,DEO_SALVA_mm_interconnect_0_id_router
DEO_SALVA.mm_interconnect_0.id_router_001,DEO_SALVA_mm_interconnect_0_id_router
DEO_SALVA.mm_interconnect_0.id_router_002,DEO_SALVA_mm_interconnect_0_id_router_002
DEO_SALVA.mm_interconnect_0.limiter,altera_merlin_traffic_limiter
DEO_SALVA.mm_interconnect_0.limiter_001,altera_merlin_traffic_limiter
DEO_SALVA.mm_interconnect_0.cmd_xbar_demux,DEO_SALVA_mm_interconnect_0_cmd_xbar_demux
DEO_SALVA.mm_interconnect_0.cmd_xbar_demux_001,DEO_SALVA_mm_interconnect_0_cmd_xbar_demux_001
DEO_SALVA.mm_interconnect_0.cmd_xbar_mux,DEO_SALVA_mm_interconnect_0_cmd_xbar_mux
DEO_SALVA.mm_interconnect_0.cmd_xbar_mux_001,DEO_SALVA_mm_interconnect_0_cmd_xbar_mux
DEO_SALVA.mm_interconnect_0.cmd_xbar_mux_002,DEO_SALVA_mm_interconnect_0_cmd_xbar_mux_002
DEO_SALVA.mm_interconnect_0.rsp_xbar_demux,DEO_SALVA_mm_interconnect_0_rsp_xbar_demux
DEO_SALVA.mm_interconnect_0.rsp_xbar_demux_001,DEO_SALVA_mm_interconnect_0_rsp_xbar_demux
DEO_SALVA.mm_interconnect_0.rsp_xbar_demux_002,DEO_SALVA_mm_interconnect_0_rsp_xbar_demux_002
DEO_SALVA.mm_interconnect_0.rsp_xbar_mux,DEO_SALVA_mm_interconnect_0_rsp_xbar_mux
DEO_SALVA.mm_interconnect_0.rsp_xbar_mux_001,DEO_SALVA_mm_interconnect_0_rsp_xbar_mux_001
DEO_SALVA.irq_mapper,DEO_SALVA_irq_mapper
DEO_SALVA.rst_controller,altera_reset_controller
DEO_SALVA.rst_controller_001,altera_reset_controller
DEO_SALVA.rst_controller,altera_reset_controller
DEO_SALVA.rst_controller_001,altera_reset_controller
