MIG: 09:49:35 : xml_input_file: mig_a.prj
MIG: 09:49:35 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/sim_node/ip/sim_node_mig_7series_0_1/mig_a.prj
MIG: 09:49:35 : xml_input_file: mig_a.prj
MIG: 09:49:35 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/sim_node/ip/sim_node_mig_7series_0_1/mig_a.prj
MIG: 16:32:33 : xml_input_file: mig_a.prj
MIG: 16:32:33 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/sim_node/ip/sim_node_mig_7series_0_1/mig_a.prj
MIG: 16:32:33 : xml_input_file: mig_a.prj
MIG: 16:32:33 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/sim_node/ip/sim_node_mig_7series_0_1/mig_a.prj
