<def f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h' l='520' ll='522' type='short llvm::HexagonInstrInfo::changeAddrMode_rr_ur(const llvm::MachineInstr &amp; MI) const'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='140' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode10hasRepFormERN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='496' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode10changeLoadEPN4llvm12MachineInstrENS1_14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='556' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode11changeStoreEPN4llvm12MachineInstrENS1_14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='601' u='c' c='_ZNK12_GLOBAL__N_118HexagonOptAddrMode21getBaseWithLongOffsetERKN4llvm12MachineInstrE'/>
