Single-Port RAM
single_port_ram
-> clock
-> resetn
-> access_enable
-> write
=> address
=> write_data     read_data =>