{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727277687143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727277687144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 00:21:27 2024 " "Processing started: Thu Sep 26 00:21:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727277687144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277687144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FourBitComparator -c FourBitComparator " "Command: quartus_map --read_settings_files=on --write_settings_files=off FourBitComparator -c FourBitComparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277687144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727277687556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727277687557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcomparator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourbitcomparator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitComparator " "Found entity 1: FourBitComparator" {  } { { "FourBitComparator.bdf" "" { Schematic "C:/Users/rnjsa/OneDrive/Desktop/2024/semester 2/LogicCircuitDesignAndExperimentation/FourBitComparator/FourBitComparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727277695838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277695838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FourBitComparator " "Elaborating entity \"FourBitComparator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727277695863 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "a1 TwoBitComparator inst " "Port \"a1\" of type TwoBitComparator of instance \"inst\" is missing source signal" {  } { { "FourBitComparator.bdf" "" { Schematic "C:/Users/rnjsa/OneDrive/Desktop/2024/semester 2/LogicCircuitDesignAndExperimentation/FourBitComparator/FourBitComparator.bdf" { { 96 376 384 96 "" "" } { 112 384 384 120 "" "" } { 192 432 480 192 "" "" } { 120 432 432 192 "" "" } { 208 440 480 208 "" "" } { 112 440 440 208 "" "" } { 96 346 432 120 "A\[3\]" "" } { 112 384 440 112 "" "" } { 96 384 384 104 "" "" } { 104 384 384 112 "" "" } { 192 616 656 192 "" "" } { 104 616 616 192 "" "" } { 80 384 627 104 "A\[1\]" "" } { 208 624 656 208 "" "" } { 96 624 624 208 "" "" } { 96 384 624 96 "" "" } { 160 656 752 288 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1727277695865 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "b0 TwoBitComparator inst " "Port \"b0\" of type TwoBitComparator of instance \"inst\" is missing source signal" {  } { { "FourBitComparator.bdf" "" { Schematic "C:/Users/rnjsa/OneDrive/Desktop/2024/semester 2/LogicCircuitDesignAndExperimentation/FourBitComparator/FourBitComparator.bdf" { { 128 376 384 128 "" "" } { 144 384 384 152 "" "" } { 224 448 480 224 "" "" } { 152 448 448 224 "" "" } { 240 456 480 240 "" "" } { 144 456 456 240 "" "" } { 128 384 384 136 "" "" } { 136 384 384 144 "" "" } { 120 384 456 144 "B\[2\]" "" } { 128 346 448 152 "B\[3\]" "" } { 224 632 656 224 "" "" } { 136 632 632 224 "" "" } { 136 384 632 136 "" "" } { 240 640 656 240 "" "" } { 128 640 640 240 "" "" } { 128 384 640 128 "" "" } { 160 656 752 288 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1727277695865 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "b1 TwoBitComparator inst " "Port \"b1\" of type TwoBitComparator of instance \"inst\" is missing source signal" {  } { { "FourBitComparator.bdf" "" { Schematic "C:/Users/rnjsa/OneDrive/Desktop/2024/semester 2/LogicCircuitDesignAndExperimentation/FourBitComparator/FourBitComparator.bdf" { { 128 376 384 128 "" "" } { 144 384 384 152 "" "" } { 224 448 480 224 "" "" } { 152 448 448 224 "" "" } { 240 456 480 240 "" "" } { 144 456 456 240 "" "" } { 128 384 384 136 "" "" } { 136 384 384 144 "" "" } { 120 384 456 144 "B\[2\]" "" } { 128 346 448 152 "B\[3\]" "" } { 224 632 656 224 "" "" } { 136 632 632 224 "" "" } { 136 384 632 136 "" "" } { 240 640 656 240 "" "" } { 128 640 640 240 "" "" } { 128 384 640 128 "" "" } { 160 656 752 288 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1727277695866 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "a1 TwoBitComparator inst1 " "Port \"a1\" of type TwoBitComparator of instance \"inst1\" is missing source signal" {  } { { "FourBitComparator.bdf" "" { Schematic "C:/Users/rnjsa/OneDrive/Desktop/2024/semester 2/LogicCircuitDesignAndExperimentation/FourBitComparator/FourBitComparator.bdf" { { 96 376 384 96 "" "" } { 112 384 384 120 "" "" } { 192 432 480 192 "" "" } { 120 432 432 192 "" "" } { 208 440 480 208 "" "" } { 112 440 440 208 "" "" } { 96 346 432 120 "A\[3\]" "" } { 112 384 440 112 "" "" } { 96 384 384 104 "" "" } { 104 384 384 112 "" "" } { 192 616 656 192 "" "" } { 104 616 616 192 "" "" } { 80 384 627 104 "A\[1\]" "" } { 208 624 656 208 "" "" } { 96 624 624 208 "" "" } { 96 384 624 96 "" "" } { 160 480 576 288 "inst1" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1727277695866 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727277695866 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727277695926 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 26 00:21:35 2024 " "Processing ended: Thu Sep 26 00:21:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727277695926 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727277695926 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727277695926 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277695926 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277696572 ""}
