

================================================================
== Vitis HLS Report for 'IDCT2B8'
================================================================
* Date:           Mon Dec 22 13:39:39 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct2_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.409 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.999 ns|  9.999 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.90>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_7_val" [src/IDCT2.cpp:57]   --->   Operation 5 'read' 'in_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_6_val" [src/IDCT2.cpp:57]   --->   Operation 6 'read' 'in_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_5_val" [src/IDCT2.cpp:57]   --->   Operation 7 'read' 'in_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_4_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_4_val" [src/IDCT2.cpp:57]   --->   Operation 8 'read' 'in_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_3_val" [src/IDCT2.cpp:57]   --->   Operation 9 'read' 'in_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_2_val" [src/IDCT2.cpp:57]   --->   Operation 10 'read' 'in_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_1_val" [src/IDCT2.cpp:57]   --->   Operation 11 'read' 'in_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_0_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_0_val" [src/IDCT2.cpp:57]   --->   Operation 12 'read' 'in_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node sub_ln65)   --->   "%shl_ln65 = shl i32 %in_1_val_read, i32 7" [src/IDCT2.cpp:65]   --->   Operation 13 'shl' 'shl_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node sub_ln65)   --->   "%shl_ln65_1 = shl i32 %in_1_val_read, i32 5" [src/IDCT2.cpp:65]   --->   Operation 14 'shl' 'shl_ln65_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln65 = sub i32 %shl_ln65, i32 %shl_ln65_1" [src/IDCT2.cpp:65]   --->   Operation 15 'sub' 'sub_ln65' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln65_2 = shl i32 %in_1_val_read, i32 3" [src/IDCT2.cpp:65]   --->   Operation 16 'shl' 'shl_ln65_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_1 = sub i32 %sub_ln65, i32 %shl_ln65_2" [src/IDCT2.cpp:65]   --->   Operation 17 'sub' 'sub_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln65_3 = add i32 %sub_ln65_1, i32 %in_1_val_read" [src/IDCT2.cpp:65]   --->   Operation 18 'add' 'add_ln65_3' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln65_4)   --->   "%shl_ln65_3 = shl i32 %in_3_val_read, i32 6" [src/IDCT2.cpp:65]   --->   Operation 19 'shl' 'shl_ln65_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln65_4 = shl i32 %in_3_val_read, i32 4" [src/IDCT2.cpp:65]   --->   Operation 20 'shl' 'shl_ln65_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln65_4 = add i32 %shl_ln65_3, i32 %shl_ln65_4" [src/IDCT2.cpp:65]   --->   Operation 21 'add' 'add_ln65_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln65_5 = shl i32 %in_3_val_read, i32 2" [src/IDCT2.cpp:65]   --->   Operation 22 'shl' 'shl_ln65_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_2 = sub i32 %add_ln65_4, i32 %shl_ln65_5" [src/IDCT2.cpp:65]   --->   Operation 23 'sub' 'sub_ln65_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln65_3 = sub i32 %sub_ln65_2, i32 %in_3_val_read" [src/IDCT2.cpp:65]   --->   Operation 24 'sub' 'sub_ln65_3' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln66_1 = muxlogic i32 %in_7_val_read"   --->   Operation 25 'muxlogic' 'muxLogicI0_to_mul_ln66_1' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 26 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln66_1 = muxlogic i32 4294967246"   --->   Operation 26 'muxlogic' 'muxLogicI1_to_mul_ln66_1' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 27 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln67 = muxlogic i32 %in_3_val_read"   --->   Operation 27 'muxlogic' 'muxLogicI0_to_mul_ln67' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 28 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln67 = muxlogic i32 4294967207"   --->   Operation 28 'muxlogic' 'muxLogicI1_to_mul_ln67' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 29 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln68 = muxlogic i32 %in_3_val_read"   --->   Operation 29 'muxlogic' 'muxLogicI0_to_mul_ln68' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 30 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln68 = muxlogic i32 4294967246"   --->   Operation 30 'muxlogic' 'muxLogicI1_to_mul_ln68' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 31 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln68_1 = muxlogic i32 %in_7_val_read"   --->   Operation 31 'muxlogic' 'muxLogicI0_to_mul_ln68_1' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 32 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln68_1 = muxlogic i32 4294967207"   --->   Operation 32 'muxlogic' 'muxLogicI1_to_mul_ln68_1' <Predicate = true> <Delay = 0.70>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 33 [2/2] (2.15ns)   --->   "%call_ret = call i128 @IDCT2B4, i26 %in_0_val_read, i32 %in_2_val_read, i26 %in_4_val_read, i32 %in_6_val_read" [src/IDCT2.cpp:64]   --->   Operation 33 'call' 'call_ret' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln65_6 = shl i32 %in_5_val_read, i32 6" [src/IDCT2.cpp:65]   --->   Operation 34 'shl' 'shl_ln65_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln65_7 = shl i32 %in_5_val_read, i32 4" [src/IDCT2.cpp:65]   --->   Operation 35 'shl' 'shl_ln65_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln65_4 = sub i32 %shl_ln65_6, i32 %shl_ln65_7" [src/IDCT2.cpp:65]   --->   Operation 36 'sub' 'sub_ln65_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln65_8 = shl i32 %in_5_val_read, i32 1" [src/IDCT2.cpp:65]   --->   Operation 37 'shl' 'shl_ln65_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln65_5 = add i32 %sub_ln65_4, i32 %shl_ln65_8" [src/IDCT2.cpp:65]   --->   Operation 38 'add' 'add_ln65_5' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln65_9 = shl i32 %in_7_val_read, i32 4" [src/IDCT2.cpp:65]   --->   Operation 39 'shl' 'shl_ln65_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln65_10 = shl i32 %in_7_val_read, i32 1" [src/IDCT2.cpp:65]   --->   Operation 40 'shl' 'shl_ln65_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65_6 = add i32 %shl_ln65_9, i32 %shl_ln65_10" [src/IDCT2.cpp:65]   --->   Operation 41 'add' 'add_ln65_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65 = add i32 %add_ln65_3, i32 %add_ln65_5" [src/IDCT2.cpp:65]   --->   Operation 42 'add' 'add_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln65_1 = add i32 %sub_ln65_3, i32 %add_ln65_6" [src/IDCT2.cpp:65]   --->   Operation 43 'add' 'add_ln65_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln65_2 = add i32 %add_ln65_1, i32 %add_ln65" [src/IDCT2.cpp:65]   --->   Operation 44 'add' 'add_ln65_2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln66 = muxlogic i32 %in_5_val_read"   --->   Operation 45 'muxlogic' 'muxLogicI0_to_mul_ln66' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 46 [2/2] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln66 = muxlogic i32 4294967207"   --->   Operation 46 'muxlogic' 'muxLogicI1_to_mul_ln66' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 47 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln66_1 = muxlogic i32 %in_7_val_read"   --->   Operation 47 'muxlogic' 'muxLogicI0_to_mul_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln66_1 = muxlogic i32 4294967246"   --->   Operation 48 'muxlogic' 'muxLogicI1_to_mul_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.18ns) (share mux size 5)   --->   "%mul_ln66_1 = mul i32 %in_7_val_read, i32 4294967246" [src/IDCT2.cpp:66]   --->   Operation 49 'mul' 'mul_ln66_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln67 = muxlogic i32 %in_3_val_read"   --->   Operation 50 'muxlogic' 'muxLogicI0_to_mul_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln67 = muxlogic i32 4294967207"   --->   Operation 51 'muxlogic' 'muxLogicI1_to_mul_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.15ns) (share mux size 5)   --->   "%mul_ln67 = mul i32 %in_3_val_read, i32 4294967207" [src/IDCT2.cpp:67]   --->   Operation 52 'mul' 'mul_ln67' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.85ns)   --->   "%add_ln67_4 = add i32 %shl_ln65_7, i32 %shl_ln65_8" [src/IDCT2.cpp:67]   --->   Operation 53 'add' 'add_ln67_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln67_1 = shl i32 %in_7_val_read, i32 6" [src/IDCT2.cpp:67]   --->   Operation 54 'shl' 'shl_ln67_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_5 = add i32 %shl_ln67_1, i32 %shl_ln65_9" [src/IDCT2.cpp:67]   --->   Operation 55 'add' 'add_ln67_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln67_2 = shl i32 %in_7_val_read, i32 2" [src/IDCT2.cpp:67]   --->   Operation 56 'shl' 'shl_ln67_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln67_1 = sub i32 %add_ln67_5, i32 %shl_ln67_2" [src/IDCT2.cpp:67]   --->   Operation 57 'sub' 'sub_ln67_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln68 = muxlogic i32 %in_3_val_read"   --->   Operation 58 'muxlogic' 'muxLogicI0_to_mul_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln68 = muxlogic i32 4294967246"   --->   Operation 59 'muxlogic' 'muxLogicI1_to_mul_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (2.18ns) (share mux size 5)   --->   "%mul_ln68 = mul i32 %in_3_val_read, i32 4294967246" [src/IDCT2.cpp:68]   --->   Operation 60 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.85ns)   --->   "%add_ln68_4 = add i32 %shl_ln65_6, i32 %shl_ln65_7" [src/IDCT2.cpp:68]   --->   Operation 61 'add' 'add_ln68_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln68 = shl i32 %in_5_val_read, i32 2" [src/IDCT2.cpp:68]   --->   Operation 62 'shl' 'shl_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln68 = sub i32 %add_ln68_4, i32 %shl_ln68" [src/IDCT2.cpp:68]   --->   Operation 63 'sub' 'sub_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln68_1 = sub i32 %sub_ln68, i32 %in_5_val_read" [src/IDCT2.cpp:68]   --->   Operation 64 'sub' 'sub_ln68_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln68_1 = muxlogic i32 %in_7_val_read"   --->   Operation 65 'muxlogic' 'muxLogicI0_to_mul_ln68_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln68_1 = muxlogic i32 4294967207"   --->   Operation 66 'muxlogic' 'muxLogicI1_to_mul_ln68_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (2.15ns) (share mux size 5)   --->   "%mul_ln68_1 = mul i32 %in_7_val_read, i32 4294967207" [src/IDCT2.cpp:68]   --->   Operation 67 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 68 [1/2] (2.20ns)   --->   "%call_ret = call i128 @IDCT2B4, i26 %in_0_val_read, i32 %in_2_val_read, i26 %in_4_val_read, i32 %in_6_val_read" [src/IDCT2.cpp:64]   --->   Operation 68 'call' 'call_ret' <Predicate = true> <Delay = 2.20> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%evens = extractvalue i128 %call_ret" [src/IDCT2.cpp:64]   --->   Operation 69 'extractvalue' 'evens' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%evens_1 = extractvalue i128 %call_ret" [src/IDCT2.cpp:64]   --->   Operation 70 'extractvalue' 'evens_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%evens_2 = extractvalue i128 %call_ret" [src/IDCT2.cpp:64]   --->   Operation 71 'extractvalue' 'evens_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%evens_3 = extractvalue i128 %call_ret" [src/IDCT2.cpp:64]   --->   Operation 72 'extractvalue' 'evens_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln66 = shl i32 %in_1_val_read, i32 6" [src/IDCT2.cpp:66]   --->   Operation 73 'shl' 'shl_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln66_1 = shl i32 %in_1_val_read, i32 4" [src/IDCT2.cpp:66]   --->   Operation 74 'shl' 'shl_ln66_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.85ns)   --->   "%add_ln66_3 = add i32 %shl_ln66, i32 %shl_ln66_1" [src/IDCT2.cpp:66]   --->   Operation 75 'add' 'add_ln66_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln66_2 = shl i32 %in_1_val_read, i32 2" [src/IDCT2.cpp:66]   --->   Operation 76 'shl' 'shl_ln66_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln66 = sub i32 %add_ln66_3, i32 %shl_ln66_2" [src/IDCT2.cpp:66]   --->   Operation 77 'sub' 'sub_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln66_1 = sub i32 %sub_ln66, i32 %in_1_val_read" [src/IDCT2.cpp:66]   --->   Operation 78 'sub' 'sub_ln66_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.85ns)   --->   "%sub_ln66_2 = sub i32 0, i32 %shl_ln65_4" [src/IDCT2.cpp:66]   --->   Operation 79 'sub' 'sub_ln66_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln66_3 = shl i32 %in_3_val_read, i32 1" [src/IDCT2.cpp:66]   --->   Operation 80 'shl' 'shl_ln66_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln66_3 = sub i32 %sub_ln66_2, i32 %shl_ln66_3" [src/IDCT2.cpp:66]   --->   Operation 81 'sub' 'sub_ln66_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI0_to_mul_ln66 = muxlogic i32 %in_5_val_read"   --->   Operation 82 'muxlogic' 'muxLogicI0_to_mul_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (0.00ns) (share mux size 5)   --->   "%muxLogicI1_to_mul_ln66 = muxlogic i32 4294967207"   --->   Operation 83 'muxlogic' 'muxLogicI1_to_mul_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (2.15ns) (share mux size 5)   --->   "%mul_ln66 = mul i32 %in_5_val_read, i32 4294967207" [src/IDCT2.cpp:66]   --->   Operation 84 'mul' 'mul_ln66' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/2] (0.28ns) (share mux size 5)   --->   "%mul_ln66_1 = mul i32 %in_7_val_read, i32 4294967246" [src/IDCT2.cpp:66]   --->   Operation 85 'mul' 'mul_ln66_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln66_1 = add i32 %sub_ln66_3, i32 %mul_ln66_1" [src/IDCT2.cpp:66]   --->   Operation 86 'add' 'add_ln66_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln67 = sub i32 %shl_ln66, i32 %shl_ln66_1" [src/IDCT2.cpp:67]   --->   Operation 87 'sub' 'sub_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln67 = shl i32 %in_1_val_read, i32 1" [src/IDCT2.cpp:67]   --->   Operation 88 'shl' 'shl_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln67_3 = add i32 %sub_ln67, i32 %shl_ln67" [src/IDCT2.cpp:67]   --->   Operation 89 'add' 'add_ln67_3' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/2] (0.29ns) (share mux size 5)   --->   "%mul_ln67 = mul i32 %in_3_val_read, i32 4294967207" [src/IDCT2.cpp:67]   --->   Operation 90 'mul' 'mul_ln67' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln67_2 = sub i32 %sub_ln67_1, i32 %in_7_val_read" [src/IDCT2.cpp:67]   --->   Operation 91 'sub' 'sub_ln67_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67 = add i32 %add_ln67_3, i32 %add_ln67_4" [src/IDCT2.cpp:67]   --->   Operation 92 'add' 'add_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln67_1 = add i32 %mul_ln67, i32 %sub_ln67_2" [src/IDCT2.cpp:67]   --->   Operation 93 'add' 'add_ln67_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln67_2 = add i32 %add_ln67_1, i32 %add_ln67" [src/IDCT2.cpp:67]   --->   Operation 94 'add' 'add_ln67_2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.85ns)   --->   "%add_ln68_3 = add i32 %shl_ln66_1, i32 %shl_ln67" [src/IDCT2.cpp:68]   --->   Operation 95 'add' 'add_ln68_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/2] (0.28ns) (share mux size 5)   --->   "%mul_ln68 = mul i32 %in_3_val_read, i32 4294967246" [src/IDCT2.cpp:68]   --->   Operation 96 'mul' 'mul_ln68' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/2] (0.29ns) (share mux size 5)   --->   "%mul_ln68_1 = mul i32 %in_7_val_read, i32 4294967207" [src/IDCT2.cpp:68]   --->   Operation 97 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68 = add i32 %add_ln68_3, i32 %sub_ln68_1" [src/IDCT2.cpp:68]   --->   Operation 98 'add' 'add_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (0.85ns)   --->   "%add_ln68_1 = add i32 %mul_ln68, i32 %mul_ln68_1" [src/IDCT2.cpp:68]   --->   Operation 99 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln68_2 = add i32 %add_ln68_1, i32 %add_ln68" [src/IDCT2.cpp:68]   --->   Operation 100 'add' 'add_ln68_2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.20>
ST_4 : Operation 101 [1/2] (0.29ns) (share mux size 5)   --->   "%mul_ln66 = mul i32 %in_5_val_read, i32 4294967207" [src/IDCT2.cpp:66]   --->   Operation 101 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66 = add i32 %sub_ln66_1, i32 %mul_ln66" [src/IDCT2.cpp:66]   --->   Operation 102 'add' 'add_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln66_2 = add i32 %add_ln66_1, i32 %add_ln66" [src/IDCT2.cpp:66]   --->   Operation 103 'add' 'add_ln66_2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.85ns)   --->   "%add_ln70 = add i32 %evens, i32 %add_ln65_2" [src/IDCT2.cpp:70]   --->   Operation 104 'add' 'add_ln70' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.85ns)   --->   "%add_ln71 = add i32 %evens_1, i32 %add_ln66_2" [src/IDCT2.cpp:71]   --->   Operation 105 'add' 'add_ln71' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.85ns)   --->   "%add_ln72 = add i32 %evens_2, i32 %add_ln67_2" [src/IDCT2.cpp:72]   --->   Operation 106 'add' 'add_ln72' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.85ns)   --->   "%add_ln73 = add i32 %evens_3, i32 %add_ln68_2" [src/IDCT2.cpp:73]   --->   Operation 107 'add' 'add_ln73' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.85ns)   --->   "%sub_ln74 = sub i32 %evens_3, i32 %add_ln68_2" [src/IDCT2.cpp:74]   --->   Operation 108 'sub' 'sub_ln74' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.85ns)   --->   "%sub_ln75 = sub i32 %evens_2, i32 %add_ln67_2" [src/IDCT2.cpp:75]   --->   Operation 109 'sub' 'sub_ln75' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.85ns)   --->   "%sub_ln76 = sub i32 %evens_1, i32 %add_ln66_2" [src/IDCT2.cpp:76]   --->   Operation 110 'sub' 'sub_ln76' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.85ns)   --->   "%sub_ln77 = sub i32 %evens, i32 %add_ln65_2" [src/IDCT2.cpp:77]   --->   Operation 111 'sub' 'sub_ln77' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%mrv = insertvalue i256 <undef>, i32 %add_ln70" [src/IDCT2.cpp:78]   --->   Operation 112 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i256 %mrv, i32 %add_ln71" [src/IDCT2.cpp:78]   --->   Operation 113 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i256 %mrv_1, i32 %add_ln72" [src/IDCT2.cpp:78]   --->   Operation 114 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i256 %mrv_2, i32 %add_ln73" [src/IDCT2.cpp:78]   --->   Operation 115 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i256 %mrv_3, i32 %sub_ln74" [src/IDCT2.cpp:78]   --->   Operation 116 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i256 %mrv_4, i32 %sub_ln75" [src/IDCT2.cpp:78]   --->   Operation 117 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i256 %mrv_5, i32 %sub_ln76" [src/IDCT2.cpp:78]   --->   Operation 118 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i256 %mrv_6, i32 %sub_ln77" [src/IDCT2.cpp:78]   --->   Operation 119 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln78 = ret i256 %mrv_7" [src/IDCT2.cpp:78]   --->   Operation 120 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.907ns
The critical path consists of the following:
	wire read operation ('in_1_val_read', src/IDCT2.cpp:57) on port 'in_1_val' (src/IDCT2.cpp:57) [15]  (0.000 ns)
	'shl' operation 32 bit ('shl_ln65', src/IDCT2.cpp:65) [22]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln65', src/IDCT2.cpp:65) [24]  (0.850 ns)
	'sub' operation 32 bit ('sub_ln65_1', src/IDCT2.cpp:65) [26]  (0.000 ns)
	'add' operation 32 bit ('add_ln65_3', src/IDCT2.cpp:65) [27]  (1.057 ns)

 <State 2>: 2.189ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln66_1') [57]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln66_1', src/IDCT2.cpp:66) [59]  (2.189 ns)

 <State 3>: 2.409ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln67', src/IDCT2.cpp:67) [68]  (0.295 ns)
	'add' operation 32 bit ('add_ln67_1', src/IDCT2.cpp:67) [76]  (1.057 ns)
	'add' operation 32 bit ('add_ln67_2', src/IDCT2.cpp:67) [77]  (1.057 ns)

 <State 4>: 2.202ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln66', src/IDCT2.cpp:66) [56]  (0.295 ns)
	'add' operation 32 bit ('add_ln66', src/IDCT2.cpp:66) [60]  (0.000 ns)
	'add' operation 32 bit ('add_ln66_2', src/IDCT2.cpp:66) [62]  (1.057 ns)
	'add' operation 32 bit ('add_ln71', src/IDCT2.cpp:71) [93]  (0.850 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
