INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/SPM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/Binary_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/BinarytoBCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinarytoBCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/CSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/Clock_Dvider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Dvider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/DigitDisplayDriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitDisplayDriver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/Digit_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digit_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/Meelay_RisingEdge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Meelay_RisingEdge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/PushButton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PushButton
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/Seven_Segment_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment_Display
WARNING: [VRFC 10-8497] literal value 'b11111110 truncated to fit in 7 bits [D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/Seven_Segment_Display.v:37]
WARNING: [VRFC 10-8497] literal value 'b11111111 truncated to fit in 7 bits [D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/Seven_Segment_Display.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/Sign_Producer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Producer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/TCMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TCMP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SignedSPM/Eight_bit_SPM/Eight_bit_SPM.srcs/sim_1/new/SPM_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPM_Tb
