Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov  9 01:19:07 2022
| Host         : DESKTOP-D1FV9G7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file aic_rv32_control_sets_placed.rpt
| Design       : aic_rv32
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   421 |
|    Minimum number of control sets                        |   421 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1048 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   421 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |    47 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |   124 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     4 |
| >= 16              |   207 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              60 |           33 |
| No           | No                    | Yes                    |             887 |          342 |
| No           | Yes                   | No                     |              14 |            5 |
| Yes          | No                    | No                     |            2470 |         1211 |
| Yes          | No                    | Yes                    |            4757 |         1456 |
| Yes          | Yes                   | No                     |             372 |          125 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                                 Clock Signal                                                                                 |                                                                                               Enable Signal                                                                                               |                                                                                                            Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/part_remd_ena                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                1 |              1 |
|  CLK32768KHZ_BUFG                                                                                                                                                            |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst                                                                                                                                                     |                1 |              2 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt1                                                                                     |                                                                                                                                                                                                                                        |                1 |              2 |
| ~dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                            |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                                                              |                1 |              2 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                               |                1 |              2 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                1 |              2 |
|  CLK32768KHZ_BUFG                                                                                                                                                            |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/wdog_io_rst                                                                                                                         |                1 |              2 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                            |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/corerst                                                                                                                       |                1 |              3 |
|  CLK32768KHZ_BUFG                                                                                                                                                            |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg_1                                                                                                                       |                1 |              3 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              3 |
|  CLK32768KHZ_BUFG                                                                                                                                                            |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg_0                                                                                                                             |                1 |              3 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/tx_fifo_clr_q_reg_0[0]                                                                                         | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/r_ctrl_reg[7]                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_out[3]_i_1__1_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/r_ctrl_reg[7]                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/E[0]                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]_3[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/E[0]                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___292_n_0                                                                                                                                 |                                                                                                                                                                                                                                        |                1 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt[3]_i_1__3_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_out[3]_i_1__2_n_0                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_hsked                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                2 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___289_n_0                                                                                                                                 |                                                                                                                                                                                                                                        |                3 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___289_n_0                                                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___67_n_0                                                                                                                                                               |                1 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/pointer_out[3]_i_1_n_0                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/E[0]                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/pointer_in[3]_i_1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              4 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/ip_head_byte_num                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                3 |              4 |
|  CLK32768KHZ_BUFG                                                                                                                                                            |                                                                                                                                                                                                           |                                                                                                                                                                                                                                        |                2 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/E[0]                                         | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___286_n_0                                                                                                                                 |                                                                                                                                                                                                                                        |                3 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___31_n_0                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___286_n_0                                                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___87_n_0                                                                                                                                                               |                2 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/E[0]                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              4 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___292_n_0                                                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___47_n_0                                                                                                                                                               |                2 |              4 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cnt                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                4 |              5 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/cnt[4]_i_1_n_0                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                1 |              5 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/rx_fifo_clr_q_reg[0]                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              5 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/tx_fifo_clr_q_reg[0]                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              5 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___25_n_0                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              5 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt                                                                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                2 |              5 |
| ~dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/irReg[4]_i_1_n_0                                                                                                                   | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                                                              |                1 |              5 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i/E[0]                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              5 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/rx_fifo_clr_q_reg[0]                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              5 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/dp_gt0.fifo_rf_en_1                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[18]_i_1_n_0                                                               |                1 |              5 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/data_cnt[4]_i_1_n_0                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                2 |              5 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/dp_gt0.fifo_rf_en_0                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[18]_i_1_n_0                                                               |                2 |              5 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_i/E[0]                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              5 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/rx_fifo_clr_q_reg[0]                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              5 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]_3[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              5 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0[4]_i_2_n_0                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0                                                                                                                  |                3 |              5 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_4[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                     |                2 |              5 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_14[0]                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                3 |              5 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/cnt                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                3 |              5 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_1[0]                                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              5 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_1[0]                                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              5 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/dp_gt_0.vld_set                                 |                                                                                                                                                                                                                                        |                3 |              5 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___2_n_0                                                                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              5 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_2[0]                                             |                                                                                                                                                                                                                                        |                4 |              6 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/cnt[5]_i_1_n_0                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                3 |              6 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1__0_n_0                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              6 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              6 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[5]_0[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                     |                3 |              6 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0  |                3 |              6 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/E[0]                                 |                                                                                                                                                                                                                                        |                4 |              6 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/E[0]                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                2 |              6 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_2[0]                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              7 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/E[0]                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              7 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/E[0]                                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              7 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_5[0]     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                3 |              7 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/countall                                                                                 |                                                                                                                                                                                                                                        |                2 |              7 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out13_out                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                3 |              7 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_read_and_out/FSM_onehot_cnt[6]_i_1_n_0                                                               |                                                                                                                                                                                                                                        |                2 |              7 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[12][7]_i_1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_valid_reg_0[0]                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[13][7]_i_1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[10][7]_i_1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_read_reg[0]_0[0]                                                                                                         | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                     |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___63_n_0                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___83_n_0                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___62_n_0                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/p_0_in                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer                                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___82_n_0                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___42_n_0                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___43_n_0                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[14][7]_i_1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___285_n_0                                                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[31]_i_1__0_n_0                                                                                      |                8 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___298_n_0                                                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___15_n_0                                                                                                                                                               |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[9][7]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[6][7]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              8 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_27[0] |                                                                                                                                                                                                           |                                                                                                                                                                                                                                        |                4 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[2][7]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___298_n_0                                                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[50]_5                                                               |                3 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/dp_gt0.fifo_rf_en_0                                       |                                                                                                                                                                                                                                        |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[4][7]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[11][7]_i_1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[5][7]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/dp_gt0.fifo_rf_en_1                                |                                                                                                                                                                                                                                        |                4 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[8][7]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[3][7]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[7][7]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/sampleData                                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/udp_byte_num_0[15]                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                1 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___297_n_0                                                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___11_n_0                                                                                                                                                               |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___297_n_0                                                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[50]_4                                                               |                3 |              8 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/udp_byte_num_0[7]                                                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                1 |              8 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/eth_type[11]                                                                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                3 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___284_n_0                                                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[31]_i_1_n_0                                                                                         |                8 |              8 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_tx_en_i_1_n_0                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                4 |              8 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/gmii_txd[7]_i_1_n_0                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                3 |              8 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/op_data[7]_i_1_n_0                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                1 |              8 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/op_data[15]_i_1_n_0                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                1 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___318_n_0                                                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              8 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/eth_type[15]_i_1_n_0                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                3 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_19[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[1][7]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_61[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_63[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                1 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_65[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_60[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_40[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/i___36_i_1_0[0]                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              8 |
|  sys_clk_gen/inst/CLK_O_8M388                                                                                                                                                |                                                                                                                                                                                                           | rtc_clk_gen/reset0                                                                                                                                                                                                                     |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_valid_reg_0[0]                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_30                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_26                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_36                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_35                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/p_0_in                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[0][7]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_31                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_25                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              8 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[6][8]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[3][8]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[14][8]_i_1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[13][8]_i_1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[9][8]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[4][8]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[5][8]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[7][8]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[1][8]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer                                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[0][8]_i_1__0_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[10][8]_i_1__0_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[11][8]_i_1__0_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[12][8]_i_1__0_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[13][8]_i_1__0_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[3][8]_i_1__0_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[4][8]_i_1__0_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[5][8]_i_1__0_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[2][8]_i_1__0_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[6][8]_i_1__0_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[7][8]_i_1__0_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                5 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[9][8]_i_1__0_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                5 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[14][8]_i_1__0_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[1][8]_i_1__0_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[8][8]_i_1__0_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[13][8]_i_1__1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[6][8]_i_1__1_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer                                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[10][8]_i_1__1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[11][8]_i_1__1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/E[0]                                                                                                                         | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                4 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[0][8]_i_1__1_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[12][8]_i_1__1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[1][8]_i_1__1_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_1[0]                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                4 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_10[0]                                                                                                           | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                3 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[2][8]_i_1__1_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[3][8]_i_1__1_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[14][8]_i_1__1_n_0                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[4][8]_i_1__1_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[5][8]_i_1__1_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[8][8]_i_1__1_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[7][8]_i_1__1_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                6 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[9][8]_i_1__1_n_0                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                5 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg[0]                                                                                                              | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                3 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_0[0]                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                5 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_4[0]                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                2 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_6[0]                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                2 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_9[0]                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                2 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_12[0]                                                                                                           | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                2 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_5[0]                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                2 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_3[0]                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                2 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_2[0]                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                3 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_8[0]                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                2 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_7[0]                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                2 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_11[0]                                                                                                           | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                2 |              9 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_13[0]                                                                                                           | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[0][8]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[10][8]_i_1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[11][8]_i_1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer                                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[12][8]_i_1_n_0                                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[2][8]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[8][8]_i_1_n_0                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |              9 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ir_rs2idx_ena          | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                2 |             10 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/reg_bit_count_next                                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |             11 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_bit_count_next                                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |             11 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_bit_count_next                                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |             11 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_47[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |             11 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |             11 |
|  CLK32768KHZ_BUFG                                                                                                                                                            |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                                                                   |                4 |             11 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/dcnt                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |             11 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_54[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |             11 |
|  CLK32768KHZ_BUFG                                                                                                                                                            |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                5 |             12 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_flash_qspi/mac/phy/ctrl_sck_pol                                                                                                      | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                2 |             12 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/ctrl_cs_mode[1]_i_3_0[0]                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                5 |             12 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ren                                                                                              |                                                                                                                                                                                                                                        |                4 |             13 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/ren                                                                                              |                                                                                                                                                                                                                                        |                5 |             14 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/E[0]                                              |                                                                                                                                                                                                                                        |               10 |             15 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  |                                                                                                                                                                                                           |                                                                                                                                                                                                                                        |               12 |             15 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_5[0]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_4                                                   |                5 |             15 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt[15]_i_1_n_0                                                                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |             16 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_62[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                5 |             16 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_flash_qspi/p_17_in                                                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |             16 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/cnt[15]_i_1__0_n_0                                                                         | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                3 |             16 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/FSM_sequential_state_reg[2][0]                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                7 |             16 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/tx_CS_reg[0]_3                                                                                         | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |             16 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/E[0]                                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                7 |             16 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_byte_num                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                5 |             16 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/rec_pkt_done_i_1_n_0                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                2 |             16 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/FSM_sequential_state_reg[2][0]                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                7 |             16 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                4 |             16 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_dfflr/qout_r[15]_i_3__0[0]                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                5 |             16 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head[2][15]_i_1_n_0                                                                  |                                                                                                                                                                                                                                        |                4 |             16 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/E[0]                                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                6 |             16 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/E[0]                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                5 |             16 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/tx_CS_reg[0]_3                                                                                         | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |             16 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/p_1_in                                                                                          |                                                                                                                                                                                                                                        |                2 |             16 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_66[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                6 |             16 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/p_0_in2_out                                       |                                                                                                                                                                                                                                        |                2 |             16 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___274_n_0                                                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |             16 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___244_n_0                                                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |             16 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_flash_qspi/p_20_in                                                                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                5 |             16 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/run                                                                                                              | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                                    |                4 |             16 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_0[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                     |                5 |             16 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_2[1]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                     |                5 |             16 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/E[0]                                                                         |                                                                                                                                                                                                                                        |               15 |             16 |
|  CLK32768KHZ_BUFG                                                                                                                                                            |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                     |               11 |             17 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_5[0]                   |                                                                                                                                                                                                                                        |               10 |             17 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_cnt                                                                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                5 |             18 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/icb_wr_en_pllcfg                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                9 |             18 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                5 |             18 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_dfflr/qout_r_reg[0]_1[0]                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |               10 |             19 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/corerst                                                                                                                       |                4 |             20 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/dp_gt0.fifo_rf_en_0                                       | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[31]_i_1_n_0                                                               |                7 |             20 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/check_buffer                                                                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                3 |             20 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/dp_gt0.fifo_rf_en_1                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[31]_i_1_n_0                                                               |                4 |             20 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                7 |             22 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]      | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0  |                8 |             22 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_22[5]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                5 |             24 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_22[4]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                6 |             24 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_10[3]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               10 |             24 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_22[6]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                7 |             24 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_ip                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                8 |             24 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_22[7]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                6 |             24 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_22[1]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                5 |             24 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_22[2]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                9 |             24 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___284_n_0                                                                                                                                 |                                                                                                                                                                                                                                        |               24 |             24 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___285_n_0                                                                                                                                 |                                                                                                                                                                                                                                        |               24 |             24 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_22[3]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                7 |             24 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_22[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                6 |             24 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_10[4]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                9 |             24 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_10[1]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                9 |             24 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_10[5]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                4 |             24 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_10[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                5 |             24 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_10[2]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                7 |             24 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_10[6]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                9 |             24 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_10[7]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                7 |             24 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_rd_en | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0  |                8 |             26 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/zerocmp_reg[0]                                                                                                               | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                     |               10 |             26 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_2[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                     |               10 |             26 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_52[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                9 |             28 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/a_source_reg[1][0]                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                9 |             28 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_45[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                8 |             28 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/T_1540                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               11 |             30 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_1[0]                                | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               16 |             30 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                            |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                                                              |                6 |             30 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head[6][31]_i_1_n_0                                                                  |                                                                                                                                                                                                                                        |                8 |             31 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/E[0]                                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               17 |             31 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_dfflr/E[0]                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |               11 |             31 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_13[0]                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |               18 |             31 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r_reg[0]_4[0]                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |               13 |             31 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]_51[0]                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               11 |             31 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___116_n_0                                                                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                8 |             31 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_14[0]                                                |                                                                                                                                                                                                                                        |               20 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_5[0]                                                 |                                                                                                                                                                                                                                        |               18 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_13[0]                                                |                                                                                                                                                                                                                                        |               15 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3][0]                                                   |                                                                                                                                                                                                                                        |               22 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_19[0]                                                |                                                                                                                                                                                                                                        |               25 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_1[0]                                                 |                                                                                                                                                                                                                                        |               25 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[2]_0[0]                                                 |                                                                                                                                                                                                                                        |               18 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_5[0]                                                 |                                                                                                                                                                                                                                        |               25 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_15[0]                                                |                                                                                                                                                                                                                                        |               14 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_3[0]                                                 |                                                                                                                                                                                                                                        |               20 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_2[0]                                                 |                                                                                                                                                                                                                                        |               22 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4][0]                                                   |                                                                                                                                                                                                                                        |               17 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_17[0]                                                |                                                                                                                                                                                                                                        |               18 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_15[0]                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |               13 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_12[0]                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |               15 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_11[0]                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |               19 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_1[0]                                                 |                                                                                                                                                                                                                                        |               20 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[10]_4[0]                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               12 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[2]_1[0]                                                 |                                                                                                                                                                                                                                        |               16 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_9[0]                                                 |                                                                                                                                                                                                                                        |               20 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_7[0]                                                 |                                                                                                                                                                                                                                        |               21 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_16[0]                                                |                                                                                                                                                                                                                                        |               23 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/E[0]                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                6 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_6[0]                                                 |                                                                                                                                                                                                                                        |               24 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/minstret_dfflr/minstreth_ena                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                8 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycle_dfflr/mcycleh_ena                                                                         | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                8 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]_54[0]                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               13 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]_53[0]                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               13 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_51[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               11 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_46[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               10 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_7[0]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               11 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_44[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                9 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_53[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               11 |             32 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/des_ip_t[31]_i_1_n_0                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                8 |             32 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t[31]_i_1_n_0                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |               11 |             32 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/E[0]                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |               11 |             32 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head[6][31]_i_1_n_0                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/master_gen.rst_sync_r_reg[1]                                                                                         |                6 |             32 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_done_reg_0[0]                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                8 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_41[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               10 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/minstret_ena                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                8 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_49[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                9 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_6[0]                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                9 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_11[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                8 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_14[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                6 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_10[0]                                                                                                       |                                                                                                                                                                                                                                        |               13 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_15[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                8 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_16[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                7 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_8[0]                                                                                                        |                                                                                                                                                                                                                                        |               10 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_3[0]                                                                                                        |                                                                                                                                                                                                                                        |                9 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_12[0]                                                                                                       |                                                                                                                                                                                                                                        |               14 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_0[0]                                                                                                        |                                                                                                                                                                                                                                        |               12 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_14[0]                                                                                                       |                                                                                                                                                                                                                                        |                9 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_4[0]                                                                                                        |                                                                                                                                                                                                                                        |               11 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_13[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                9 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_1[0]                                                                                                        |                                                                                                                                                                                                                                        |                9 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_12[0]                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                6 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_9[0]                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               10 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__23[0]                                                          | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                6 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_6[0]                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                8 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_8[0]                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                9 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_4[0]                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                6 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_7[0]                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                7 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mcycle_ena                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                8 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_12[0]                                                |                                                                                                                                                                                                                                        |               26 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_10[0]                                                |                                                                                                                                                                                                                                        |               17 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_4[0]                                                 |                                                                                                                                                                                                                                        |               18 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_3[0]                                                 |                                                                                                                                                                                                                                        |               16 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_18[0]                                                |                                                                                                                                                                                                                                        |               18 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_2[0]                                                 |                                                                                                                                                                                                                                        |               22 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_11[0]                                                |                                                                                                                                                                                                                                        |               22 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___295_n_0                                                                                                                                 |                                                                                                                                                                                                                                        |               19 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/E[0]                                                                | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                                                                   |               14 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_4[0]                                                 |                                                                                                                                                                                                                                        |               19 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_2[0]                                                                                                        |                                                                                                                                                                                                                                        |                9 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_8[0]                                                 |                                                                                                                                                                                                                                        |               19 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_9[0]                                                                                                        |                                                                                                                                                                                                                                        |               16 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/i___296_n_0                                                                                                                                 |                                                                                                                                                                                                                                        |               16 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_6[0]                                                                                                        |                                                                                                                                                                                                                                        |                9 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_3[0]                                                                                                        | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                     |               10 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_11[0]                                                                                                       |                                                                                                                                                                                                                                        |               11 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_7[0]                                                                                                        |                                                                                                                                                                                                                                        |               11 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_13[0]                                                                                                       |                                                                                                                                                                                                                                        |               10 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_5[0]                                                                                                        |                                                                                                                                                                                                                                        |               12 |             32 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_15[0]                                                                                                       |                                                                                                                                                                                                                                        |                8 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_0[0]                                                 |                                                                                                                                                                                                                                        |               21 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[2][0]                                                   |                                                                                                                                                                                                                                        |               17 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_0[0]                                                 |                                                                                                                                                                                                                                        |               16 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/E[0]                                                                                                                              | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                8 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_0[0]                                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               13 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_4[0]                                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |                9 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_1[0]                                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               13 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_6[0]                                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               13 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_5[0]                                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               12 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_2[0]                                                                                                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               11 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_5[0]                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               10 |             32 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_24[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               13 |             33 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/dp_gt0.wen_0                                    |                                                                                                                                                                                                                                        |               13 |             33 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[1]_7[0]                                      |                                                                                                                                                                                                                                        |               18 |             33 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[1]_2[0]                                      |                                                                                                                                                                                                                                        |               16 |             33 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/dp_gt0.wen_0                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_0                                                                                           |               15 |             33 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_7[0]                                                           |                                                                                                                                                                                                                                        |               11 |             33 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/E[0]                                            |                                                                                                                                                                                                                                        |               10 |             33 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                             |                                                                                                                                                                                                                                        |                9 |             33 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/E[0]                                                    |                                                                                                                                                                                                                                        |                7 |             33 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_23[0]                               | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               17 |             33 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/E[0]                                                                                             | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                                                              |                6 |             34 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   |                                                                                                                                                                                                           |                                                                                                                                                                                                                                        |               15 |             34 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                                             | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               12 |             34 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_86[0]                                                           |                                                                                                                                                                                                                                        |               15 |             37 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87[0]                                                           |                                                                                                                                                                                                                                        |               16 |             37 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/dp_gt_0.vld_set                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_1                                                              |               12 |             38 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg                                                                                                                           | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg0                                                                                                                                                       |               12 |             41 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_0                                                                                                                          | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                                                              |                8 |             41 |
|  dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                            | dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                                                              |                7 |             41 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_reg[0]_0[0]                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               10 |             41 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/p_1_in                                                                                                                                | dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r_reg[0]_0                                                                                                                                                    |                8 |             43 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num0                                                                            | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |               12 |             45 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                        | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |               18 |             48 |
|  CLK32768KHZ_BUFG                                                                                                                                                            | dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/E[0]                                                                                                                                  | dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                                                                   |                7 |             48 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac                                                                                 | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                8 |             48 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/E[0]                                                                                    | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |                9 |             48 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_mac_t[47]_i_1_n_0                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |               14 |             48 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/des_mac_t[47]_i_1_n_0                                                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |               14 |             48 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/E[0]                                               |                                                                                                                                                                                                                                        |               24 |             51 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |               13 |             54 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_83[0]                                                           |                                                                                                                                                                                                                                        |               25 |             55 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/E[0]                                                      |                                                                                                                                                                                                                                        |               23 |             65 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                               |                                                                                                                                                                                                                                        |               21 |             65 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                             |                                                                                                                                                                                                                                        |               25 |             65 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]_0[0]                                      |                                                                                                                                                                                                                                        |               23 |             65 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |               45 |             75 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/tx_en_d1_reg[0]                                                                         | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |               16 |             80 |
|  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk                                   | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/arp_rx_done_i_1_n_0                                                                     | dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/master_gen.rst_sync_r_reg[1]                                                                                                        |               14 |             81 |
|  sys_clk_gen/inst/CLK_O_16M                                                                                                                                                  |                                                                                                                                                                                                           | dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AR[0]                                                                                                                                    |              245 |            646 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


