<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=5086" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2009-04-18T15:31:10-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=5086</id>
<entry>
<author><name><![CDATA[tanoatnd]]></name></author>
<updated>2009-04-18T15:31:10-07:00</updated>
<published>2009-04-18T15:31:10-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45916#p45916</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45916#p45916"/>
<title type="html"><![CDATA[some issues about NES cpu]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45916#p45916"><![CDATA[
Ok, now I have understood<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3883">tanoatnd</a> — Sat Apr 18, 2009 3:31 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Dwedit]]></name></author>
<updated>2009-04-18T13:03:17-07:00</updated>
<published>2009-04-18T13:03:17-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45913#p45913</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45913#p45913"/>
<title type="html"><![CDATA[some issues about NES cpu]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45913#p45913"><![CDATA[
example:<br /><br />8FFF: BNE 9008<br />&lt;--  this is the address after the branch instruction (9001)<br /><br />9008:<br />&lt;-   this is the destination address<br /><br />This example does not cross pages.<br /><br />another example:<br /><br />8FFC: BNE 9008<br />This one DOES cross pages since 8FFE and 9008 are on different pages.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=53">Dwedit</a> — Sat Apr 18, 2009 1:03 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tanoatnd]]></name></author>
<updated>2009-04-18T12:42:21-07:00</updated>
<published>2009-04-18T12:42:21-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45910#p45910</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45910#p45910"/>
<title type="html"><![CDATA[some issues about NES cpu]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45910#p45910"><![CDATA[
Thanks!<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3883">tanoatnd</a> — Sat Apr 18, 2009 12:42 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[blargg]]></name></author>
<updated>2009-04-18T10:30:50-07:00</updated>
<published>2009-04-18T10:30:50-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45901#p45901</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45901#p45901"/>
<title type="html"><![CDATA[some issues about NES cpu]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45901#p45901"><![CDATA[
Status bits 4 and 5 doesn't even exist. Lots of docs say otherwise, unfortunately. The 6502 remembers only 6 status bits. When pushing them on the stack as a byte, the two extra bits are set to fixed values based on the cause of the push. Bit 5 is always set, and bit 4 is set for BRK and PHP, clear for an interrupt (IRQ/NMI).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=17">blargg</a> — Sat Apr 18, 2009 10:30 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tanoatnd]]></name></author>
<updated>2009-04-18T09:10:49-07:00</updated>
<published>2009-04-18T09:10:49-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45896#p45896</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45896#p45896"/>
<title type="html"><![CDATA[some issues about NES cpu]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45896#p45896"><![CDATA[
For "address after the branch instruction" do you intend the<br />address of the relative offset of the branch (i.e. the next<br />one following the bne opcode), or the address of the next instruction<br />(i.e. that following offset, the opcode of the next instr., as I think)<br />Excuse me if I appear to be redundant, but I learn that,<br />speaking of low level things, it is important to be precise <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":-)" title="Smile" /><br />Bye,<br />            tano<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3883">tanoatnd</a> — Sat Apr 18, 2009 9:10 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Dwedit]]></name></author>
<updated>2009-04-18T01:17:42-07:00</updated>
<published>2009-04-18T01:17:42-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45885#p45885</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45885#p45885"/>
<title type="html"><![CDATA[some issues about NES cpu]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45885#p45885"><![CDATA[
Branches:<br />2 cycles if a branch is not taken<br />3 cycles if it is taken<br />4 cycles if it is taken AND crosses pages<br /><br />A branch crosses pages if address after the branch instruction and branch destination have different high bytes.<br /><br />Yeah, I just added page crossing checks to branches in my emulator <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=53">Dwedit</a> — Sat Apr 18, 2009 1:17 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tanoatnd]]></name></author>
<updated>2009-04-18T00:54:17-07:00</updated>
<published>2009-04-18T00:54:17-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45882#p45882</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45882#p45882"/>
<title type="html"><![CDATA[some issues about NES cpu]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=5086&amp;p=45882#p45882"><![CDATA[
Hello,<br />I have reading the 6502 bugs doc on your site and I have a few questions<br />about it.<br />I read that "the status bits pushed on the stack by PHP have the<br />breakpoint bit set", however, the 6502 emulator by Marat Fayzullin<br />seems to handle the situation so that the PLP instruction sets the B bit<br />when it pops the P register from the stack.<br />It is a little different, because if I write code like:<br /><br />PHP<br />PLA<br /><br />in the first case I should get an 1 in the breakpoint bit,<br />but in the second I get 0, and so for the 5th bit of the P register, <br />that should be always 1. So, what is the right way?<br /><br />Moreover, I would like to know, in the official rockwell docs seems<br />that 2 CPU cycles must be added if branch occurs to different page<br />in instructions like BCS, BNE. What it means exactly? It refers<br />to a different page from the address the branch instruction is, or<br />it expects that the pc counter is already incremented (even if it needs<br />to be updated). The page crossing 1 cycle for instructions like AND (IND), Y<br />seems not to be handled by Marat code. Why?<br /><br />All my questions refers specifically to NES cpu, not to 6502<br />in general.<br /><br />Your help will be much appreciated,<br />Thanks,<br />             tano<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3883">tanoatnd</a> — Sat Apr 18, 2009 12:54 am</p><hr />
]]></content>
</entry>
</feed>