
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1800548                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486264                       # Number of bytes of host memory used
host_op_rate                                  2120358                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1525.39                       # Real time elapsed on the host
host_tick_rate                              666588522                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2746537245                       # Number of instructions simulated
sim_ops                                    3234372412                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016808                       # Number of seconds simulated
sim_ticks                                1016807501408                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2135697                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4267915                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 147719746                       # Number of branches fetched
system.switch_cpus.committedInsts           746537244                       # Number of instructions committed
system.switch_cpus.committedOps             876886855                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2438387284                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2438387284                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    277411671                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    274078881                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    107625363                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            34352237                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     758277376                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            758277376                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1189159822                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    663656596                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           154886003                       # Number of load instructions
system.switch_cpus.num_mem_refs             255441582                       # number of memory refs
system.switch_cpus.num_store_insts          100555579                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      43267354                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             43267354                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     54960847                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     32421975                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         548632966     62.57%     62.57% # Class of executed instruction
system.switch_cpus.op_class::IntMult         47238936      5.39%     67.95% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         5039542      0.57%     68.53% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         3332934      0.38%     68.91% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         1371890      0.16%     69.06% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        4544868      0.52%     69.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc      5469712      0.62%     70.21% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv          765518      0.09%     70.29% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc        4745950      0.54%     70.83% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.83% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.83% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.83% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           302976      0.03%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::MemRead        154886003     17.66%     88.53% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       100555579     11.47%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          876886874                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         3475                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3475                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2147486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2144007                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4294973                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2147482                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2118584                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       261447                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1870775                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17109                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2118584                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3260224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3143384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6403608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6403608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    156918016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    149915904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    306833920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               306833920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2135693                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2135693    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2135693                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4257739358                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4030888633                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        20084079822                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2128339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       534683                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4021732                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19147                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19147                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2128338                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6442453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6442459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    309852160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              309852672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2408931                       # Total snoops (count)
system.tol2bus.snoopTraffic                  33465216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4556418                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.472835                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.500787                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2405461     52.79%     52.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2147482     47.13%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3475      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4556418                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2246764725                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4477504140                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4170                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    139250944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         139251072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     17666944                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       17666944                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1087898                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1087899                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       138023                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            138023                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    136949171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            136949297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      17374915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            17374915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      17374915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    136949171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           154324212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    272539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2131913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001787409588                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        15377                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        15377                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3594947                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            257322                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1087899                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    138023                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2175798                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  276046                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 43883                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                 3507                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           101251                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           336073                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           316073                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           296641                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           145805                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            54123                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            53871                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            52512                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            39910                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            63852                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           42814                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           39680                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           66725                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          380096                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           56437                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           86052                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            49478                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            19134                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            11340                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            12204                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             8927                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            25559                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            10204                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             5448                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             5222                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             5360                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            5336                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            5594                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            6678                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            6120                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           21635                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           74271                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.10                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 33320922966                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               10659575000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            73294329216                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15629.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34379.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1544805                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 185420                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                72.46                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               68.03                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2175798                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              276046                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1066690                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1065225                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 12938                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 13072                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 15314                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 15381                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 15379                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 15378                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 15379                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 15380                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 15379                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 15380                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 15381                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 15379                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 15380                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 15384                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 15381                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 15377                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 15377                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 15377                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   508                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       674198                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   228.245922                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   176.126094                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   209.152535                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        14023      2.08%      2.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       491443     72.89%     74.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        51619      7.66%     82.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        18716      2.78%     85.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        13690      2.03%     87.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        38254      5.67%     93.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        37427      5.55%     98.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         3490      0.52%     99.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         5536      0.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       674198                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        15377                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    138.623919                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean   107.343851                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   124.304893                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-63          2863     18.62%     18.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-127         8205     53.36%     71.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-191         2385     15.51%     87.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-255           60      0.39%     87.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-383           70      0.46%     88.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-447          997      6.48%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::448-511          680      4.42%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-575           68      0.44%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::576-639            1      0.01%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::704-767            1      0.01%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::768-831           24      0.16%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::832-895           20      0.13%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1216-1279            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1280-1343            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        15377                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        15377                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.721922                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.705253                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.750431                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2303     14.98%     14.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             137      0.89%     15.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           12486     81.20%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             435      2.83%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              16      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        15377                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             136442560                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                2808512                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               17440640                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              139251072                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            17666944                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      134.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       17.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   136.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    17.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.18                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016806956996                       # Total gap between requests
system.mem_ctrls0.avgGap                    829422.23                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    136442432                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     17440640                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 134187082.423236042261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 17152351.822591286153                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2175796                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       276046                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  73294259216                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23504733132047                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     33686.18                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  85147885.25                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   71.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2077204500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1104056580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         5537541240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         679727520                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    205917728040                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    217049585280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      512631680760                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       504.158044                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 562353475746                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 420500625662                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2736583500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1454524830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         9684331860                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         742774680                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    400044509610                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     53574232320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      548502794400                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       539.436219                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 135802981216                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 847051120192                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    134117504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         134117632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     15798272                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       15798272                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1047793                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1047794                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       123424                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            123424                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    131900585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            131900711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      15537132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            15537132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      15537132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    131900585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           147437842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    243229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2057536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002223463990                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        13727                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        13727                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3469016                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            229627                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1047794                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    123424                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2095588                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  246848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 38050                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                 3619                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            86677                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           342507                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           306108                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           296424                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           144523                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            62622                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            59668                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            41566                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            35296                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            44532                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           40312                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           35499                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           55308                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          375658                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           53662                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           77176                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            45421                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            22445                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            11548                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            12026                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             5514                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            25540                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            10027                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             5971                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             5128                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             5498                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            5320                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            5690                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            6954                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            6304                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           12777                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           57035                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.18                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 31436993517                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               10287690000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            70015831017                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15278.94                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34028.94                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1501396                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 161286                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                72.97                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               66.31                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2095588                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              246848                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1029430                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1028108                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 11530                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 11649                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 13657                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 13729                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 13729                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 13729                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 13728                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 13728                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 13728                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 13728                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 13729                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 13729                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 13729                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 13730                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 13729                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 13728                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 13727                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 13727                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   450                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       638052                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   230.775623                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   177.077178                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   212.437429                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        13244      2.08%      2.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       465638     72.98%     75.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        43919      6.88%     81.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        19290      3.02%     84.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        11957      1.87%     86.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        38219      5.99%     92.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        36940      5.79%     98.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         3458      0.54%     99.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         5387      0.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       638052                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        13727                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    149.868289                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean   117.960250                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   130.832770                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-63          1653     12.04%     12.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-127         7628     55.57%     67.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-191         2518     18.34%     85.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-255           89      0.65%     86.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-319            3      0.02%     86.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-383           60      0.44%     87.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-447          881      6.42%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-511          723      5.27%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-575           93      0.68%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::576-639            2      0.01%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::768-831           35      0.25%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::832-895           35      0.25%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::896-959            6      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1216-1279            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        13727                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        13727                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.716763                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.700089                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.750286                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2075     15.12%     15.12% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             123      0.90%     16.01% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           11154     81.26%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             365      2.66%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              10      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        13727                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             131682432                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                2435200                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               15564672                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              134117632                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            15798272                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      129.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       15.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   131.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    15.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.13                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.01                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016806958664                       # Total gap between requests
system.mem_ctrls1.avgGap                    868162.00                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    131682304                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     15564672                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 129505637.810161769390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 15307392.971085667610                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2095586                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       246848                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  70015761017                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23578093281968                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33411.07                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  95516647.01                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   72.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1865867640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           991728375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         5122543020                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         546565320                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    201557887530                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    220720579200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      511071008685                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       502.623169                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 571933466656                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 410920634752                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2689837920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1429678965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         9568278300                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         722928240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    398633821740                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     54762308160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      548072690925                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       539.013225                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 138902019296                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 843952082112                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        11793                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11793                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        11793                       # number of overall hits
system.l2.overall_hits::total                   11793                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2135692                       # number of demand (read+write) misses
system.l2.demand_misses::total                2135694                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2135692                       # number of overall misses
system.l2.overall_misses::total               2135694                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       172221                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 179543876118                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     179544048339                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       172221                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 179543876118                       # number of overall miss cycles
system.l2.overall_miss_latency::total    179544048339                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2147485                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2147487                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2147485                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2147487                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.994508                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994508                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.994508                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994508                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86110.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84068.243978                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84068.245891                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86110.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84068.243978                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84068.245891                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              261447                       # number of writebacks
system.l2.writebacks::total                    261447                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2135692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2135694                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2135692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2135694                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       155142                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 161307057525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 161307212667                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       155142                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 161307057525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 161307212667                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.994508                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994508                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.994508                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994508                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        77571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75529.176269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75529.178181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        77571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75529.176269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75529.178181                       # average overall mshr miss latency
system.l2.replacements                        2408931                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       273236                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           273236                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       273236                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       273236                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1870773                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1870773                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2038                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2038                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        17109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1157757132                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1157757132                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        19147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.893560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.893560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 67669.479923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67669.479923                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        17109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1011278938                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1011278938                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.893560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.893560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 59108.009702                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59108.009702                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       172221                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       172221                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86110.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86110.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       155142                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       155142                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        77571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        77571                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2118583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2118583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 178386118986                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 178386118986                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2128338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2128338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.995417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.995417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84200.675162                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84200.675162                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2118583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2118583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 160295778587                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 160295778587                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.995417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.995417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75661.788368                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75661.788368                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                     2420756                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2408963                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.004895                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.736559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    28.263323                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.116767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.883229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  71072899                       # Number of tag accesses
system.l2.tags.data_accesses                 71072899                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192498592                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807501408                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289298                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    746537262                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2746826560                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289298                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    746537262                       # number of overall hits
system.cpu.icache.overall_hits::total      2746826560                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            925                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          923                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total           925                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       176391                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       176391                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       176391                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       176391                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    746537264                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2746827485                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    746537264                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2746827485                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 88195.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   190.692973                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 88195.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   190.692973                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          301                       # number of writebacks
system.cpu.icache.writebacks::total               301                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       174723                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       174723                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       174723                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       174723                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87361.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87361.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87361.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87361.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                    301                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289298                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    746537262                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2746826560                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           925                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       176391                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       176391                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    746537264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2746827485                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 88195.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   190.692973                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       174723                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       174723                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87361.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87361.500000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.927185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2746827485                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               925                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2969543.227027                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.651033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.276152                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000443                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      107126272840                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     107126272840                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666242068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    248559890                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        914801958                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666242068                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    248559890                       # number of overall hits
system.cpu.dcache.overall_hits::total       914801958                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5589468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2145740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7735208                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5589468                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2145740                       # number of overall misses
system.cpu.dcache.overall_misses::total       7735208                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 183992507595                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 183992507595                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 183992507595                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 183992507595                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    250705630                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    922537166                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831536                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    250705630                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    922537166                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.008559                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008385                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.008559                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008385                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 85747.810823                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23786.368459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 85747.810823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23786.368459                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1203583                       # number of writebacks
system.cpu.dcache.writebacks::total           1203583                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2145740                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2145740                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2145740                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2145740                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 182202961269                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 182202961269                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 182202961269                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 182202961269                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008559                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002326                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008559                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002326                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 84913.811212                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84913.811212                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 84913.811212                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84913.811212                       # average overall mshr miss latency
system.cpu.dcache.replacements                7741630                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402295572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    150749988                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       553045560                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5229138                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2126593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7355731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 182776982202                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 182776982202                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    152876581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    560401291                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 85948.266642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24848.241759                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2126593                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2126593                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 181003404474                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 181003404474                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013911                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 85114.267034                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85114.267034                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263946496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     97809902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      361756398                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       360330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       379477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1215525393                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1215525393                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     97829049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    362135875                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 63483.856113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  3203.159593                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1199556795                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1199556795                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000196                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 62649.856113                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62649.856113                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      2725153                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      8652961                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         1745                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         6679                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    139291761                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    139291761                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      2726898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      8659640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000640                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000771                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 79823.358739                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 20855.182063                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         1745                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1745                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data    137836431                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    137836431                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000640                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000202                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 78989.358739                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78989.358739                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      2726898                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      8659640                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      2726898                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      8659640                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           939856445                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7741886                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.398900                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   128.061259                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   127.938040                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.500239                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.499758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       30083148158                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      30083148158                       # Number of data accesses

---------- End Simulation Statistics   ----------
