coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   0   457.8   209   2458.4
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   210.892   457.8   209   2458.4
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   0   0   261.25   308
coh_wrapper_l2_inclusive_cache_bank_sched_0   0   308   419.892   149.8
NONE   -1315.9   -21   1984.9   2957.34
bank   -1159.76   1232   0   0
serial_tl_domain_phy_in_phits_in_async_4_source   -1295.76   1232   0   0
(root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   -851.485   1353.17   0   0
(tile_prci_domain_core1)_glue_logic   -754.695   1741.09   0   0
(tile_prci_domain_core2)_glue_logic   -616.208   1201.4   0   0
(tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   -762.29   2328.65   0   0
(tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   -657.79   600.7   0   0
tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/dfma_fma   -1191.26   1368.47   0   0
tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/fpiu   -911.89   1741.09   0   0
tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/ifpu   -754.695   1741.09   0   0
(tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   -1103.83   1623.02   0   0
tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/dfma_fma   -833.293   1623.02   0   0
tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/fpiu   -616.208   1398.36   0   0
tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/ifpu   -616.207   1201.4   0   0
(tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   -561.266   1623.02   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_0   -1086.76   0.000499725   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   -114.409   1458.1   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_1   -370.875   1398.36   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_1   -370.875   1398.37   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_0   -492.022   1353.17   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   -298.328   1471.25   0   0
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   -1191.26   616   0   0
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   524.392   1229.2   0   0
