LIBRARY ieee ;
USE ieee.std logic 1164.all ;
USE ieee.std logic unsigned.all ;

ENTITY adder4 IS
PORT ( Cin : IN STD LOGIC ;
X, Y : IN STD LOGIC VECTOR(3 DOWNTO 0) ;
S : OUT STD LOGIC VECTOR(3 DOWNTO 0) ;
Cout, Overflow : OUT STD LOGIC ) ;
END adder4 ;


ARCHITECTURE Behavior OF adder4 IS
SIGNAL Sum : STD LOGIC VECTOR(4 DOWNTO 0) ;
BEGIN
Sum < = (’0’&X) + (’0’&Y) + Cin ;
S < = Sum(3 DOWNTO0) ;
Cout < = Sum(4) ;
Overflow < = Sum(4) XOR X(3) XOR Y(3) XOR Sum(3) ;
END Behavior ;