vhdl work "C:\Users\msp72\GitHub\ECEC-302-Projects\xilinx_projects\sequence_detector\seq_det.vhd"
