
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33+6 (git sha1 41b34a193, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1694128612374/work=/usr/local/src/conda/yosys-0.33_7_g41b34a193 -fdebug-prefix-map=/home/juannova/gitPackages/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Parsing `top.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: top.v
Parsing Verilog input from `top.v' to AST representation.
Storing AST representation for module `$abstract\servomotor_finish'.
Storing AST representation for module `$abstract\sensor_finish'.
Storing AST representation for module `$abstract\stepper_motor_control'.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top -json build/top.json' --

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

2.3.1. Analyzing design hierarchy..
Top module:  \top

2.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\stepper_motor_control'.
Generating RTLIL representation for module `\stepper_motor_control'.

2.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\servomotor_finish'.
Generating RTLIL representation for module `\servomotor_finish'.

2.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\sensor_finish'.
Generating RTLIL representation for module `\sensor_finish'.

2.3.5. Analyzing design hierarchy..
Top module:  \top
Used module:     \stepper_motor_control
Used module:     \servomotor_finish
Used module:     \sensor_finish

2.3.6. Analyzing design hierarchy..
Top module:  \top
Used module:     \stepper_motor_control
Used module:     \servomotor_finish
Used module:     \sensor_finish
Removing unused module `$abstract\top'.
Removing unused module `$abstract\stepper_motor_control'.
Removing unused module `$abstract\sensor_finish'.
Removing unused module `$abstract\servomotor_finish'.
Removed 4 unused modules.

2.4. Executing PROC pass (convert processes to netlists).

2.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1414$241 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1353$234 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1273$230 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1212$223 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1138$220 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1088$217 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1017$214 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:967$211 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:803$203 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:742$196 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:662$192 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:601$185 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:527$182 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:477$179 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:406$176 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:356$173 in module SB_DFFSR.
Marked 3 switch rules as full_case in process $proc$./sensor_finish.v:38$433 in module sensor_finish.
Marked 1 switch rules as full_case in process $proc$./sensor_finish.v:26$430 in module sensor_finish.
Marked 4 switch rules as full_case in process $proc$./servomotor_finish.v:18$423 in module servomotor_finish.
Marked 1 switch rules as full_case in process $proc$./stepper_motor_control.v:27$401 in module stepper_motor_control.
Marked 4 switch rules as full_case in process $proc$top.v:64$381 in module top.
Removed a total of 0 dead cases.

2.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 13 redundant assignments.
Promoted 38 assignments to connections.

2.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$244'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$240'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$233'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$229'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$222'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$219'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$216'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$213'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$210'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$208'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$206'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$202'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$191'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$184'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$181'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$178'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$175'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$172'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$170'.
  Set init value: \Q = 1'0
Found init rule in `\sensor_finish.$proc$./sensor_finish.v:13$444'.
  Set init value: \counter_timer = 0
Found init rule in `\sensor_finish.$proc$./sensor_finish.v:12$443'.
  Set init value: \counter = 0
Found init rule in `\sensor_finish.$proc$./sensor_finish.v:11$442'.
  Set init value: \periodo = 0
Found init rule in `\servomotor_finish.$proc$./servomotor_finish.v:7$428'.
  Set init value: \pwm_counter = 0
Found init rule in `\top.$proc$top.v:26$392'.
  Set init value: \contador_main = 0
Found init rule in `\top.$proc$top.v:25$391'.
  Set init value: \cont_iniciado = 1'0
Found init rule in `\top.$proc$top.v:24$390'.
  Set init value: \estado_servos = 2'00

2.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
Found async reset \R in `\SB_DFFNER.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
Found async reset \S in `\SB_DFFNS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
Found async reset \R in `\SB_DFFNR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
Found async reset \S in `\SB_DFFES.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:803$203'.
Found async reset \R in `\SB_DFFER.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:662$192'.
Found async reset \S in `\SB_DFFS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:527$182'.
Found async reset \R in `\SB_DFFR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:406$176'.

2.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$244'.
Creating decoders for process `\SB_DFFNES.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$240'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$233'.
Creating decoders for process `\SB_DFFNER.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$229'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$222'.
Creating decoders for process `\SB_DFFNS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$219'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$216'.
Creating decoders for process `\SB_DFFNR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$213'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:967$211'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Creating decoders for process `\SB_DFFNE.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:922$209'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Creating decoders for process `\SB_DFFN.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:882$207'.
Creating decoders for process `\SB_DFFES.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$206'.
Creating decoders for process `\SB_DFFES.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:803$203'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$202'.
Creating decoders for process `\SB_DFFESS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:742$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$195'.
Creating decoders for process `\SB_DFFER.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:662$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$191'.
Creating decoders for process `\SB_DFFESR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:601$185'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$184'.
Creating decoders for process `\SB_DFFS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:527$182'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$181'.
Creating decoders for process `\SB_DFFSS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:477$179'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$178'.
Creating decoders for process `\SB_DFFR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:406$176'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$175'.
Creating decoders for process `\SB_DFFSR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:356$173'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Creating decoders for process `\SB_DFFE.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:311$171'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$170'.
Creating decoders for process `\SB_DFF.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:271$169'.
Creating decoders for process `\sensor_finish.$proc$./sensor_finish.v:13$444'.
Creating decoders for process `\sensor_finish.$proc$./sensor_finish.v:12$443'.
Creating decoders for process `\sensor_finish.$proc$./sensor_finish.v:11$442'.
Creating decoders for process `\sensor_finish.$proc$./sensor_finish.v:38$433'.
     1/2: $0\counter_timer[31:0]
     2/2: $0\color_detectado[2:0]
Creating decoders for process `\sensor_finish.$proc$./sensor_finish.v:26$430'.
     1/2: $0\counter[31:0]
     2/2: $0\periodo[31:0]
Creating decoders for process `\servomotor_finish.$proc$./servomotor_finish.v:8$429'.
Creating decoders for process `\servomotor_finish.$proc$./servomotor_finish.v:7$428'.
Creating decoders for process `\servomotor_finish.$proc$./servomotor_finish.v:18$423'.
     1/2: $0\pwm_out[0:0]
     2/2: $0\pwm_counter[31:0]
Creating decoders for process `\stepper_motor_control.$proc$./stepper_motor_control.v:0$414'.
Creating decoders for process `\stepper_motor_control.$proc$./stepper_motor_control.v:27$401'.
     1/3: $0\counter[31:0]
     2/3: $0\step_index[2:0]
     3/3: $0\motor[3:0]
Creating decoders for process `\top.$proc$top.v:26$392'.
Creating decoders for process `\top.$proc$top.v:25$391'.
Creating decoders for process `\top.$proc$top.v:24$390'.
Creating decoders for process `\top.$proc$top.v:64$381'.
     1/3: $0\contador_main[31:0]
     2/3: $0\cont_iniciado[0:0]
     3/3: $0\estado_servos[1:0]

2.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\servomotor_finish.\wait_counter' from process `\servomotor_finish.$proc$./servomotor_finish.v:8$429'.
No latch inferred for signal `\stepper_motor_control.$memwr$\step_sequence$./stepper_motor_control.v:17$393_EN' from process `\stepper_motor_control.$proc$./stepper_motor_control.v:0$414'.
No latch inferred for signal `\stepper_motor_control.$memwr$\step_sequence$./stepper_motor_control.v:18$394_EN' from process `\stepper_motor_control.$proc$./stepper_motor_control.v:0$414'.
No latch inferred for signal `\stepper_motor_control.$memwr$\step_sequence$./stepper_motor_control.v:19$395_EN' from process `\stepper_motor_control.$proc$./stepper_motor_control.v:0$414'.
No latch inferred for signal `\stepper_motor_control.$memwr$\step_sequence$./stepper_motor_control.v:20$396_EN' from process `\stepper_motor_control.$proc$./stepper_motor_control.v:0$414'.
No latch inferred for signal `\stepper_motor_control.$memwr$\step_sequence$./stepper_motor_control.v:21$397_EN' from process `\stepper_motor_control.$proc$./stepper_motor_control.v:0$414'.
No latch inferred for signal `\stepper_motor_control.$memwr$\step_sequence$./stepper_motor_control.v:22$398_EN' from process `\stepper_motor_control.$proc$./stepper_motor_control.v:0$414'.
No latch inferred for signal `\stepper_motor_control.$memwr$\step_sequence$./stepper_motor_control.v:23$399_EN' from process `\stepper_motor_control.$proc$./stepper_motor_control.v:0$414'.
No latch inferred for signal `\stepper_motor_control.$memwr$\step_sequence$./stepper_motor_control.v:24$400_EN' from process `\stepper_motor_control.$proc$./stepper_motor_control.v:0$414'.

2.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
  created $adff cell `$procdff$560' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
  created $dff cell `$procdff$561' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
  created $adff cell `$procdff$562' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
  created $dff cell `$procdff$563' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
  created $adff cell `$procdff$564' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
  created $dff cell `$procdff$565' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
  created $adff cell `$procdff$566' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:967$211'.
  created $dff cell `$procdff$567' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:922$209'.
  created $dff cell `$procdff$568' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:882$207'.
  created $dff cell `$procdff$569' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:803$203'.
  created $adff cell `$procdff$570' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:742$196'.
  created $dff cell `$procdff$571' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:662$192'.
  created $adff cell `$procdff$572' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:601$185'.
  created $dff cell `$procdff$573' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:527$182'.
  created $adff cell `$procdff$574' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:477$179'.
  created $dff cell `$procdff$575' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:406$176'.
  created $adff cell `$procdff$576' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:356$173'.
  created $dff cell `$procdff$577' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:311$171'.
  created $dff cell `$procdff$578' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:271$169'.
  created $dff cell `$procdff$579' with positive edge clock.
Creating register for signal `\sensor_finish.\counter_timer' using process `\sensor_finish.$proc$./sensor_finish.v:38$433'.
  created $dff cell `$procdff$580' with positive edge clock.
Creating register for signal `\sensor_finish.\color_detectado' using process `\sensor_finish.$proc$./sensor_finish.v:38$433'.
  created $dff cell `$procdff$581' with positive edge clock.
Creating register for signal `\sensor_finish.\counter' using process `\sensor_finish.$proc$./sensor_finish.v:26$430'.
  created $dff cell `$procdff$582' with positive edge clock.
Creating register for signal `\sensor_finish.\periodo' using process `\sensor_finish.$proc$./sensor_finish.v:26$430'.
  created $dff cell `$procdff$583' with positive edge clock.
Creating register for signal `\servomotor_finish.\pwm_out' using process `\servomotor_finish.$proc$./servomotor_finish.v:18$423'.
  created $dff cell `$procdff$584' with positive edge clock.
Creating register for signal `\servomotor_finish.\pwm_counter' using process `\servomotor_finish.$proc$./servomotor_finish.v:18$423'.
  created $dff cell `$procdff$585' with positive edge clock.
Creating register for signal `\stepper_motor_control.\motor' using process `\stepper_motor_control.$proc$./stepper_motor_control.v:27$401'.
  created $dff cell `$procdff$586' with positive edge clock.
Creating register for signal `\stepper_motor_control.\counter' using process `\stepper_motor_control.$proc$./stepper_motor_control.v:27$401'.
  created $dff cell `$procdff$587' with positive edge clock.
Creating register for signal `\stepper_motor_control.\step_index' using process `\stepper_motor_control.$proc$./stepper_motor_control.v:27$401'.
  created $dff cell `$procdff$588' with positive edge clock.
Creating register for signal `\top.\estado_servos' using process `\top.$proc$top.v:64$381'.
  created $dff cell `$procdff$589' with positive edge clock.
Creating register for signal `\top.\cont_iniciado' using process `\top.$proc$top.v:64$381'.
  created $dff cell `$procdff$590' with positive edge clock.
Creating register for signal `\top.\contador_main' using process `\top.$proc$top.v:64$381'.
  created $dff cell `$procdff$591' with positive edge clock.

2.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$244'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNES.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNESS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$240'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNESS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNER.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$233'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNER.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNESR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$229'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNESR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$222'.
Removing empty process `SB_DFFNS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
Removing empty process `SB_DFFNSS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$219'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNSS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$216'.
Removing empty process `SB_DFFNR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
Removing empty process `SB_DFFNSR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$213'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNSR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNE.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFNE.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFN.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Removing empty process `SB_DFFN.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:882$207'.
Removing empty process `SB_DFFES.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$206'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFES.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFESS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$202'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFESS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFER.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$195'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFER.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFESR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$191'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFESR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$184'.
Removing empty process `SB_DFFS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:527$182'.
Removing empty process `SB_DFFSS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$181'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFSS.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$178'.
Removing empty process `SB_DFFR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:406$176'.
Removing empty process `SB_DFFSR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$175'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFSR.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFE.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFFE.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFF.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$170'.
Removing empty process `SB_DFF.$proc$/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:271$169'.
Removing empty process `sensor_finish.$proc$./sensor_finish.v:13$444'.
Removing empty process `sensor_finish.$proc$./sensor_finish.v:12$443'.
Removing empty process `sensor_finish.$proc$./sensor_finish.v:11$442'.
Found and cleaned up 3 empty switches in `\sensor_finish.$proc$./sensor_finish.v:38$433'.
Removing empty process `sensor_finish.$proc$./sensor_finish.v:38$433'.
Found and cleaned up 2 empty switches in `\sensor_finish.$proc$./sensor_finish.v:26$430'.
Removing empty process `sensor_finish.$proc$./sensor_finish.v:26$430'.
Removing empty process `servomotor_finish.$proc$./servomotor_finish.v:8$429'.
Removing empty process `servomotor_finish.$proc$./servomotor_finish.v:7$428'.
Found and cleaned up 4 empty switches in `\servomotor_finish.$proc$./servomotor_finish.v:18$423'.
Removing empty process `servomotor_finish.$proc$./servomotor_finish.v:18$423'.
Removing empty process `stepper_motor_control.$proc$./stepper_motor_control.v:0$414'.
Found and cleaned up 1 empty switch in `\stepper_motor_control.$proc$./stepper_motor_control.v:27$401'.
Removing empty process `stepper_motor_control.$proc$./stepper_motor_control.v:27$401'.
Removing empty process `top.$proc$top.v:26$392'.
Removing empty process `top.$proc$top.v:25$391'.
Removing empty process `top.$proc$top.v:24$390'.
Found and cleaned up 5 empty switches in `\top.$proc$top.v:64$381'.
Removing empty process `top.$proc$top.v:64$381'.
Cleaned up 33 empty switches.

2.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module sensor_finish.
Optimizing module servomotor_finish.
Optimizing module stepper_motor_control.
Optimizing module top.

2.5. Executing FLATTEN pass (flatten design).
Deleting now unused module sensor_finish.
Deleting now unused module servomotor_finish.
Deleting now unused module stepper_motor_control.

2.6. Executing TRIBUF pass.

2.7. Executing DEMINOUT pass (demote inout ports to input or output).

2.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 91 unused wires.

2.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.6. Executing OPT_DFF pass (perform DFF optimizations).

2.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.9. Finished OPT passes. (There is nothing left to do.)

2.12. Executing FSM pass (extract and optimize FSM).

2.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.estado_servos as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.sensor.color_detectado as FSM state register:
    Users of register don't seem to benefit from recoding.

2.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.13. Executing OPT pass (performing simple optimizations).

2.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$591 ($dff) from module top (D = $procmux$533_Y, Q = \contador_main).
Adding SRST signal on $procdff$590 ($dff) from module top (D = $procmux$541_Y, Q = \cont_iniciado, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$599 ($sdff) from module top (D = 1'0, Q = \cont_iniciado).
Adding EN signal on $procdff$589 ($dff) from module top (D = $0\estado_servos[1:0], Q = \estado_servos).
Adding SRST signal on $flatten\servo2.$procdff$585 ($dff) from module top (D = $flatten\servo2.$add$./servomotor_finish.v:23$425_Y, Q = \servo2.pwm_counter, rval = 0).
Adding SRST signal on $flatten\servo1.$procdff$585 ($dff) from module top (D = $flatten\servo1.$add$./servomotor_finish.v:23$425_Y, Q = \servo1.pwm_counter, rval = 0).
Adding EN signal on $flatten\sensor.$procdff$583 ($dff) from module top (D = \sensor.counter, Q = \sensor.periodo).
Adding SRST signal on $flatten\sensor.$procdff$582 ($dff) from module top (D = $flatten\sensor.$add$./sensor_finish.v:28$431_Y, Q = \sensor.counter, rval = 0).
Adding EN signal on $flatten\sensor.$procdff$581 ($dff) from module top (D = $flatten\sensor.$procmux$497_Y, Q = \sensor.color_detectado).
Adding SRST signal on $auto$ff.cc:266:slice$620 ($dffe) from module top (D = $flatten\sensor.$procmux$494_Y, Q = \sensor.color_detectado, rval = 3'100).
Adding SRST signal on $flatten\sensor.$procdff$580 ($dff) from module top (D = $flatten\sensor.$add$./sensor_finish.v:53$441_Y, Q = \sensor.counter_timer, rval = 0).
Adding EN signal on $flatten\motor_control2.$procdff$588 ($dff) from module top (D = $flatten\motor_control2.$add$./stepper_motor_control.v:30$403_Y [2:0], Q = \motor_control2.step_index).
Adding SRST signal on $flatten\motor_control2.$procdff$587 ($dff) from module top (D = $flatten\motor_control2.$add$./stepper_motor_control.v:33$405_Y, Q = \motor_control2.counter, rval = 0).
Adding EN signal on $flatten\motor_control2.$procdff$586 ($dff) from module top (D = $flatten\motor_control2.$memrd$\step_sequence$./stepper_motor_control.v:31$404_DATA, Q = \motor_control2.motor).
Adding EN signal on $flatten\motor_control.$procdff$588 ($dff) from module top (D = $flatten\motor_control.$add$./stepper_motor_control.v:30$403_Y [2:0], Q = \motor_control.step_index).
Adding SRST signal on $flatten\motor_control.$procdff$587 ($dff) from module top (D = $flatten\motor_control.$add$./stepper_motor_control.v:33$405_Y, Q = \motor_control.counter, rval = 0).
Adding EN signal on $flatten\motor_control.$procdff$586 ($dff) from module top (D = $flatten\motor_control.$memrd$\step_sequence$./stepper_motor_control.v:31$404_DATA, Q = \motor_control.motor).

2.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 18 unused cells and 18 unused wires.

2.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.13.9. Rerunning OPT passes. (Maybe there is more to do..)

2.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.13.13. Executing OPT_DFF pass (perform DFF optimizations).

2.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.13.16. Finished OPT passes. (There is nothing left to do.)

2.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 address bits (of 32) from memory init port top.$flatten\motor_control.$meminit$\step_sequence$./stepper_motor_control.v:17$406 (motor_control.step_sequence).
Removed top 29 address bits (of 32) from memory init port top.$flatten\motor_control.$meminit$\step_sequence$./stepper_motor_control.v:18$407 (motor_control.step_sequence).
Removed top 29 address bits (of 32) from memory init port top.$flatten\motor_control.$meminit$\step_sequence$./stepper_motor_control.v:19$408 (motor_control.step_sequence).
Removed top 29 address bits (of 32) from memory init port top.$flatten\motor_control.$meminit$\step_sequence$./stepper_motor_control.v:20$409 (motor_control.step_sequence).
Removed top 29 address bits (of 32) from memory init port top.$flatten\motor_control.$meminit$\step_sequence$./stepper_motor_control.v:21$410 (motor_control.step_sequence).
Removed top 29 address bits (of 32) from memory init port top.$flatten\motor_control.$meminit$\step_sequence$./stepper_motor_control.v:22$411 (motor_control.step_sequence).
Removed top 29 address bits (of 32) from memory init port top.$flatten\motor_control.$meminit$\step_sequence$./stepper_motor_control.v:23$412 (motor_control.step_sequence).
Removed top 29 address bits (of 32) from memory init port top.$flatten\motor_control.$meminit$\step_sequence$./stepper_motor_control.v:24$413 (motor_control.step_sequence).
Removed top 29 address bits (of 32) from memory init port top.$flatten\motor_control2.$meminit$\step_sequence$./stepper_motor_control.v:17$406 (motor_control2.step_sequence).
Removed top 29 address bits (of 32) from memory init port top.$flatten\motor_control2.$meminit$\step_sequence$./stepper_motor_control.v:18$407 (motor_control2.step_sequence).
Removed top 29 address bits (of 32) from memory init port top.$flatten\motor_control2.$meminit$\step_sequence$./stepper_motor_control.v:19$408 (motor_control2.step_sequence).
Removed top 29 address bits (of 32) from memory init port top.$flatten\motor_control2.$meminit$\step_sequence$./stepper_motor_control.v:20$409 (motor_control2.step_sequence).
Removed top 29 address bits (of 32) from memory init port top.$flatten\motor_control2.$meminit$\step_sequence$./stepper_motor_control.v:21$410 (motor_control2.step_sequence).
Removed top 29 address bits (of 32) from memory init port top.$flatten\motor_control2.$meminit$\step_sequence$./stepper_motor_control.v:22$411 (motor_control2.step_sequence).
Removed top 29 address bits (of 32) from memory init port top.$flatten\motor_control2.$meminit$\step_sequence$./stepper_motor_control.v:23$412 (motor_control2.step_sequence).
Removed top 29 address bits (of 32) from memory init port top.$flatten\motor_control2.$meminit$\step_sequence$./stepper_motor_control.v:24$413 (motor_control2.step_sequence).
Removed top 6 bits (of 32) from port B of cell top.$lt$top.v:78$385 ($lt).
Removed top 31 bits (of 32) from port B of cell top.$add$top.v:80$387 ($add).
Removed top 6 bits (of 32) from port B of cell top.$ge$top.v:82$388 ($ge).
Removed top 1 bits (of 2) from mux cell top.$procmux$553 ($mux).
Removed top 1 bits (of 3) from mux cell top.$flatten\sensor.$procmux$494 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\sensor.$add$./sensor_finish.v:53$441 ($add).
Removed top 17 bits (of 32) from port B of cell top.$flatten\sensor.$lt$./sensor_finish.v:45$439 ($lt).
Removed top 18 bits (of 32) from port B of cell top.$flatten\sensor.$gt$./sensor_finish.v:45$438 ($gt).
Removed top 17 bits (of 32) from port B of cell top.$flatten\sensor.$lt$./sensor_finish.v:41$436 ($lt).
Removed top 17 bits (of 32) from port B of cell top.$flatten\sensor.$gt$./sensor_finish.v:41$435 ($gt).
Removed top 7 bits (of 32) from port B of cell top.$flatten\sensor.$ge$./sensor_finish.v:39$434 ($ge).
Removed top 31 bits (of 32) from port B of cell top.$flatten\sensor.$add$./sensor_finish.v:28$431 ($add).
Removed top 17 bits (of 32) from port B of cell top.$flatten\servo1.$le$./servomotor_finish.v:37$427 ($le).
Removed top 16 bits (of 32) from port B of cell top.$flatten\servo1.$le$./servomotor_finish.v:29$426 ($le).
Removed top 31 bits (of 32) from port B of cell top.$flatten\servo1.$add$./servomotor_finish.v:23$425 ($add).
Removed top 13 bits (of 32) from port B of cell top.$flatten\servo1.$ge$./servomotor_finish.v:20$424 ($ge).
Removed top 17 bits (of 32) from port B of cell top.$flatten\servo2.$le$./servomotor_finish.v:37$427 ($le).
Removed top 16 bits (of 32) from port B of cell top.$flatten\servo2.$le$./servomotor_finish.v:29$426 ($le).
Removed top 31 bits (of 32) from port B of cell top.$flatten\servo2.$add$./servomotor_finish.v:23$425 ($add).
Removed top 13 bits (of 32) from port B of cell top.$flatten\servo2.$ge$./servomotor_finish.v:20$424 ($ge).
Removed top 31 bits (of 32) from port B of cell top.$flatten\motor_control.$add$./stepper_motor_control.v:33$405 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\motor_control.$add$./stepper_motor_control.v:30$403 ($add).
Removed top 29 bits (of 32) from port Y of cell top.$flatten\motor_control.$add$./stepper_motor_control.v:30$403 ($add).
Removed top 17 bits (of 32) from port B of cell top.$flatten\motor_control.$ge$./stepper_motor_control.v:28$402 ($ge).
Removed top 31 bits (of 32) from port B of cell top.$flatten\motor_control2.$add$./stepper_motor_control.v:33$405 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\motor_control2.$add$./stepper_motor_control.v:30$403 ($add).
Removed top 29 bits (of 32) from port Y of cell top.$flatten\motor_control2.$add$./stepper_motor_control.v:30$403 ($add).
Removed top 17 bits (of 32) from port B of cell top.$flatten\motor_control2.$ge$./stepper_motor_control.v:28$402 ($ge).
Removed top 29 bits (of 32) from wire top.$flatten\motor_control.$add$./stepper_motor_control.v:30$403_Y.
Removed top 18 bits (of 32) from wire top.$flatten\motor_control.$add$./stepper_motor_control.v:33$405_Y.
Removed top 29 bits (of 32) from wire top.$flatten\motor_control2.$add$./stepper_motor_control.v:30$403_Y.
Removed top 21 bits (of 32) from wire top.$flatten\motor_control2.$add$./stepper_motor_control.v:33$405_Y.
Removed top 1 bits (of 3) from wire top.$flatten\sensor.$procmux$494_Y.
Removed top 1 bits (of 2) from wire top.$procmux$553_Y.

2.15. Executing PEEPOPT pass (run peephole optimizers).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6 unused wires.

2.17. Executing SHARE pass (SAT-based resource sharing).

2.18. Executing TECHMAP pass (map to technology primitives).

2.18.1. Executing Verilog-2005 frontend: /home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.18.2. Continuing TECHMAP pass.
No more expansions possible.

2.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.21. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$top.v:80$387 ($add).
  creating $macc model for $flatten\motor_control.$add$./stepper_motor_control.v:30$403 ($add).
  creating $macc model for $flatten\motor_control.$add$./stepper_motor_control.v:33$405 ($add).
  creating $macc model for $flatten\motor_control2.$add$./stepper_motor_control.v:30$403 ($add).
  creating $macc model for $flatten\motor_control2.$add$./stepper_motor_control.v:33$405 ($add).
  creating $macc model for $flatten\sensor.$add$./sensor_finish.v:28$431 ($add).
  creating $macc model for $flatten\sensor.$add$./sensor_finish.v:53$441 ($add).
  creating $macc model for $flatten\servo1.$add$./servomotor_finish.v:23$425 ($add).
  creating $macc model for $flatten\servo2.$add$./servomotor_finish.v:23$425 ($add).
  creating $alu model for $macc $flatten\servo2.$add$./servomotor_finish.v:23$425.
  creating $alu model for $macc $flatten\servo1.$add$./servomotor_finish.v:23$425.
  creating $alu model for $macc $flatten\sensor.$add$./sensor_finish.v:53$441.
  creating $alu model for $macc $flatten\sensor.$add$./sensor_finish.v:28$431.
  creating $alu model for $macc $flatten\motor_control2.$add$./stepper_motor_control.v:33$405.
  creating $alu model for $macc $flatten\motor_control2.$add$./stepper_motor_control.v:30$403.
  creating $alu model for $macc $flatten\motor_control.$add$./stepper_motor_control.v:33$405.
  creating $alu model for $macc $flatten\motor_control.$add$./stepper_motor_control.v:30$403.
  creating $alu model for $macc $add$top.v:80$387.
  creating $alu model for $flatten\motor_control.$ge$./stepper_motor_control.v:28$402 ($ge): new $alu
  creating $alu model for $flatten\motor_control2.$ge$./stepper_motor_control.v:28$402 ($ge): new $alu
  creating $alu model for $flatten\sensor.$ge$./sensor_finish.v:39$434 ($ge): new $alu
  creating $alu model for $flatten\sensor.$gt$./sensor_finish.v:41$435 ($gt): new $alu
  creating $alu model for $flatten\sensor.$gt$./sensor_finish.v:45$438 ($gt): new $alu
  creating $alu model for $flatten\sensor.$lt$./sensor_finish.v:41$436 ($lt): new $alu
  creating $alu model for $flatten\sensor.$lt$./sensor_finish.v:45$439 ($lt): new $alu
  creating $alu model for $flatten\servo1.$ge$./servomotor_finish.v:20$424 ($ge): new $alu
  creating $alu model for $flatten\servo1.$le$./servomotor_finish.v:29$426 ($le): new $alu
  creating $alu model for $flatten\servo1.$le$./servomotor_finish.v:37$427 ($le): new $alu
  creating $alu model for $flatten\servo2.$ge$./servomotor_finish.v:20$424 ($ge): new $alu
  creating $alu model for $flatten\servo2.$le$./servomotor_finish.v:29$426 ($le): new $alu
  creating $alu model for $flatten\servo2.$le$./servomotor_finish.v:37$427 ($le): new $alu
  creating $alu model for $ge$top.v:82$388 ($ge): new $alu
  creating $alu model for $lt$top.v:78$385 ($lt): merged with $ge$top.v:82$388.
  creating $alu cell for $ge$top.v:82$388, $lt$top.v:78$385: $auto$alumacc.cc:485:replace_alu$650
  creating $alu cell for $flatten\servo2.$le$./servomotor_finish.v:37$427: $auto$alumacc.cc:485:replace_alu$663
  creating $alu cell for $flatten\servo2.$le$./servomotor_finish.v:29$426: $auto$alumacc.cc:485:replace_alu$676
  creating $alu cell for $flatten\servo2.$ge$./servomotor_finish.v:20$424: $auto$alumacc.cc:485:replace_alu$689
  creating $alu cell for $flatten\servo1.$le$./servomotor_finish.v:37$427: $auto$alumacc.cc:485:replace_alu$698
  creating $alu cell for $flatten\servo1.$le$./servomotor_finish.v:29$426: $auto$alumacc.cc:485:replace_alu$711
  creating $alu cell for $flatten\servo1.$ge$./servomotor_finish.v:20$424: $auto$alumacc.cc:485:replace_alu$724
  creating $alu cell for $flatten\sensor.$lt$./sensor_finish.v:45$439: $auto$alumacc.cc:485:replace_alu$733
  creating $alu cell for $flatten\sensor.$lt$./sensor_finish.v:41$436: $auto$alumacc.cc:485:replace_alu$744
  creating $alu cell for $flatten\sensor.$gt$./sensor_finish.v:45$438: $auto$alumacc.cc:485:replace_alu$755
  creating $alu cell for $flatten\sensor.$gt$./sensor_finish.v:41$435: $auto$alumacc.cc:485:replace_alu$760
  creating $alu cell for $flatten\sensor.$ge$./sensor_finish.v:39$434: $auto$alumacc.cc:485:replace_alu$765
  creating $alu cell for $flatten\motor_control2.$ge$./stepper_motor_control.v:28$402: $auto$alumacc.cc:485:replace_alu$774
  creating $alu cell for $flatten\motor_control.$ge$./stepper_motor_control.v:28$402: $auto$alumacc.cc:485:replace_alu$783
  creating $alu cell for $add$top.v:80$387: $auto$alumacc.cc:485:replace_alu$792
  creating $alu cell for $flatten\motor_control.$add$./stepper_motor_control.v:30$403: $auto$alumacc.cc:485:replace_alu$795
  creating $alu cell for $flatten\motor_control.$add$./stepper_motor_control.v:33$405: $auto$alumacc.cc:485:replace_alu$798
  creating $alu cell for $flatten\motor_control2.$add$./stepper_motor_control.v:30$403: $auto$alumacc.cc:485:replace_alu$801
  creating $alu cell for $flatten\motor_control2.$add$./stepper_motor_control.v:33$405: $auto$alumacc.cc:485:replace_alu$804
  creating $alu cell for $flatten\sensor.$add$./sensor_finish.v:28$431: $auto$alumacc.cc:485:replace_alu$807
  creating $alu cell for $flatten\sensor.$add$./sensor_finish.v:53$441: $auto$alumacc.cc:485:replace_alu$810
  creating $alu cell for $flatten\servo1.$add$./servomotor_finish.v:23$425: $auto$alumacc.cc:485:replace_alu$813
  creating $alu cell for $flatten\servo2.$add$./servomotor_finish.v:23$425: $auto$alumacc.cc:485:replace_alu$816
  created 23 $alu and 0 $macc cells.

2.22. Executing OPT pass (performing simple optimizations).

2.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.22.6. Executing OPT_DFF pass (perform DFF optimizations).

2.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 15 unused wires.

2.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.22.9. Rerunning OPT passes. (Maybe there is more to do..)

2.22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.22.13. Executing OPT_DFF pass (perform DFF optimizations).

2.22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.22.16. Finished OPT passes. (There is nothing left to do.)

2.23. Executing MEMORY pass.

2.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\motor_control.step_sequence'[0] in module `\top': merging output FF to cell.
Checking read port `\motor_control2.step_sequence'[0] in module `\top': merging output FF to cell.

2.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 10 unused wires.

2.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory top.motor_control.step_sequence
using FF mapping for memory top.motor_control2.step_sequence

2.26. Executing TECHMAP pass (map to technology primitives).

2.26.1. Executing Verilog-2005 frontend: /home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

2.26.2. Executing Verilog-2005 frontend: /home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

2.26.3. Continuing TECHMAP pass.
No more expansions possible.

2.27. Executing ICE40_BRAMINIT pass.

2.28. Executing OPT pass (performing simple optimizations).

2.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$605 ($dffe) from module top (D = $auto$wreduce.cc:461:run$634 [0], Q = \estado_servos [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$605 ($dffe) from module top (D = $procmux$556_Y [1], Q = \estado_servos [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$592 ($dffe) from module top (D = $add$top.v:80$387_Y, Q = \contador_main, rval = 0).

2.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 12 unused wires.

2.28.5. Rerunning OPT passes. (Removed registers in this run.)

2.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 1 cells.

2.28.8. Executing OPT_DFF pass (perform DFF optimizations).

2.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.

2.28.10. Finished fast OPT passes.

2.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \motor_control.step_sequence in module \top:
  created 8 $dff cells and 0 static cells of width 4.
Extracted data FF from read port 0 of top.motor_control.step_sequence: $\motor_control.step_sequence$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \motor_control2.step_sequence in module \top:
  created 8 $dff cells and 0 static cells of width 4.
Extracted data FF from read port 0 of top.motor_control2.step_sequence: $\motor_control2.step_sequence$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.

2.30. Executing OPT pass (performing simple optimizations).

2.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\motor_control2.step_sequence$rdmux[0][2][2]$892:
      Old ports: A=4'0010, B=4'0011, Y=$memory\motor_control2.step_sequence$rdmux[0][1][1]$a$884
      New ports: A=1'0, B=1'1, Y=$memory\motor_control2.step_sequence$rdmux[0][1][1]$a$884 [0]
      New connections: $memory\motor_control2.step_sequence$rdmux[0][1][1]$a$884 [3:1] = 3'001
    Consolidated identical input bits for $mux cell $memory\motor_control2.step_sequence$rdmux[0][2][1]$889:
      Old ports: A=4'0100, B=4'0110, Y=$memory\motor_control2.step_sequence$rdmux[0][1][0]$b$882
      New ports: A=1'0, B=1'1, Y=$memory\motor_control2.step_sequence$rdmux[0][1][0]$b$882 [1]
      New connections: { $memory\motor_control2.step_sequence$rdmux[0][1][0]$b$882 [3:2] $memory\motor_control2.step_sequence$rdmux[0][1][0]$b$882 [0] } = 3'010
    Consolidated identical input bits for $mux cell $memory\motor_control2.step_sequence$rdmux[0][2][0]$886:
      Old ports: A=4'1000, B=4'1100, Y=$memory\motor_control2.step_sequence$rdmux[0][1][0]$a$881
      New ports: A=1'0, B=1'1, Y=$memory\motor_control2.step_sequence$rdmux[0][1][0]$a$881 [2]
      New connections: { $memory\motor_control2.step_sequence$rdmux[0][1][0]$a$881 [3] $memory\motor_control2.step_sequence$rdmux[0][1][0]$a$881 [1:0] } = 3'100
    Consolidated identical input bits for $mux cell $memory\motor_control.step_sequence$rdmux[0][2][2]$871:
      Old ports: A=4'0010, B=4'0011, Y=$memory\motor_control.step_sequence$rdmux[0][1][1]$a$863
      New ports: A=1'0, B=1'1, Y=$memory\motor_control.step_sequence$rdmux[0][1][1]$a$863 [0]
      New connections: $memory\motor_control.step_sequence$rdmux[0][1][1]$a$863 [3:1] = 3'001
    Consolidated identical input bits for $mux cell $memory\motor_control.step_sequence$rdmux[0][2][1]$868:
      Old ports: A=4'0100, B=4'0110, Y=$memory\motor_control.step_sequence$rdmux[0][1][0]$b$861
      New ports: A=1'0, B=1'1, Y=$memory\motor_control.step_sequence$rdmux[0][1][0]$b$861 [1]
      New connections: { $memory\motor_control.step_sequence$rdmux[0][1][0]$b$861 [3:2] $memory\motor_control.step_sequence$rdmux[0][1][0]$b$861 [0] } = 3'010
    Consolidated identical input bits for $mux cell $memory\motor_control.step_sequence$rdmux[0][2][0]$865:
      Old ports: A=4'1000, B=4'1100, Y=$memory\motor_control.step_sequence$rdmux[0][1][0]$a$860
      New ports: A=1'0, B=1'1, Y=$memory\motor_control.step_sequence$rdmux[0][1][0]$a$860 [2]
      New connections: { $memory\motor_control.step_sequence$rdmux[0][1][0]$a$860 [3] $memory\motor_control.step_sequence$rdmux[0][1][0]$a$860 [1:0] } = 3'100
    Consolidated identical input bits for $mux cell $memory\motor_control.step_sequence$rdmux[0][2][3]$874:
      Old ports: A=4'0001, B=4'1001, Y=$memory\motor_control.step_sequence$rdmux[0][1][1]$b$864
      New ports: A=1'0, B=1'1, Y=$memory\motor_control.step_sequence$rdmux[0][1][1]$b$864 [3]
      New connections: $memory\motor_control.step_sequence$rdmux[0][1][1]$b$864 [2:0] = 3'001
    Consolidated identical input bits for $mux cell $memory\motor_control2.step_sequence$rdmux[0][2][3]$895:
      Old ports: A=4'0001, B=4'1001, Y=$memory\motor_control2.step_sequence$rdmux[0][1][1]$b$885
      New ports: A=1'0, B=1'1, Y=$memory\motor_control2.step_sequence$rdmux[0][1][1]$b$885 [3]
      New connections: $memory\motor_control2.step_sequence$rdmux[0][1][1]$b$885 [2:0] = 3'001
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\motor_control2.step_sequence$rdmux[0][1][1]$883:
      Old ports: A=$memory\motor_control2.step_sequence$rdmux[0][1][1]$a$884, B=$memory\motor_control2.step_sequence$rdmux[0][1][1]$b$885, Y=$memory\motor_control2.step_sequence$rdmux[0][0][0]$b$879
      New ports: A={ 2'01 $memory\motor_control2.step_sequence$rdmux[0][1][1]$a$884 [0] }, B={ $memory\motor_control2.step_sequence$rdmux[0][1][1]$b$885 [3] 2'01 }, Y={ $memory\motor_control2.step_sequence$rdmux[0][0][0]$b$879 [3] $memory\motor_control2.step_sequence$rdmux[0][0][0]$b$879 [1:0] }
      New connections: $memory\motor_control2.step_sequence$rdmux[0][0][0]$b$879 [2] = 1'0
    Consolidated identical input bits for $mux cell $memory\motor_control2.step_sequence$rdmux[0][1][0]$880:
      Old ports: A=$memory\motor_control2.step_sequence$rdmux[0][1][0]$a$881, B=$memory\motor_control2.step_sequence$rdmux[0][1][0]$b$882, Y=$memory\motor_control2.step_sequence$rdmux[0][0][0]$a$878
      New ports: A={ 1'1 $memory\motor_control2.step_sequence$rdmux[0][1][0]$a$881 [2] 1'0 }, B={ 2'01 $memory\motor_control2.step_sequence$rdmux[0][1][0]$b$882 [1] }, Y=$memory\motor_control2.step_sequence$rdmux[0][0][0]$a$878 [3:1]
      New connections: $memory\motor_control2.step_sequence$rdmux[0][0][0]$a$878 [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\motor_control.step_sequence$rdmux[0][1][1]$862:
      Old ports: A=$memory\motor_control.step_sequence$rdmux[0][1][1]$a$863, B=$memory\motor_control.step_sequence$rdmux[0][1][1]$b$864, Y=$memory\motor_control.step_sequence$rdmux[0][0][0]$b$858
      New ports: A={ 2'01 $memory\motor_control.step_sequence$rdmux[0][1][1]$a$863 [0] }, B={ $memory\motor_control.step_sequence$rdmux[0][1][1]$b$864 [3] 2'01 }, Y={ $memory\motor_control.step_sequence$rdmux[0][0][0]$b$858 [3] $memory\motor_control.step_sequence$rdmux[0][0][0]$b$858 [1:0] }
      New connections: $memory\motor_control.step_sequence$rdmux[0][0][0]$b$858 [2] = 1'0
    Consolidated identical input bits for $mux cell $memory\motor_control.step_sequence$rdmux[0][1][0]$859:
      Old ports: A=$memory\motor_control.step_sequence$rdmux[0][1][0]$a$860, B=$memory\motor_control.step_sequence$rdmux[0][1][0]$b$861, Y=$memory\motor_control.step_sequence$rdmux[0][0][0]$a$857
      New ports: A={ 1'1 $memory\motor_control.step_sequence$rdmux[0][1][0]$a$860 [2] 1'0 }, B={ 2'01 $memory\motor_control.step_sequence$rdmux[0][1][0]$b$861 [1] }, Y=$memory\motor_control.step_sequence$rdmux[0][0][0]$a$857 [3:1]
      New connections: $memory\motor_control.step_sequence$rdmux[0][0][0]$a$857 [0] = 1'0
  Optimizing cells in module \top.
Performed a total of 12 changes.

2.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 6 cells.

2.30.6. Executing OPT_DFF pass (perform DFF optimizations).

2.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 22 unused wires.

2.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.9. Rerunning OPT passes. (Maybe there is more to do..)

2.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\motor_control2.step_sequence$rdreg[0] ($dffe) from module top (D = $memory\motor_control2.step_sequence$rdmux[0][0][0]$b$879 [0], Q = \motor_control2.motor [0], rval = 1'0).
Adding SRST signal on $\motor_control2.step_sequence$rdreg[0] ($dffe) from module top (D = $memory\motor_control2.step_sequence$rdmux[0][0][0]$a$878 [2], Q = \motor_control2.motor [2], rval = 1'0).
Adding SRST signal on $\motor_control.step_sequence$rdreg[0] ($dffe) from module top (D = $memory\motor_control.step_sequence$rdmux[0][0][0]$b$858 [0], Q = \motor_control.motor [0], rval = 1'0).
Adding SRST signal on $\motor_control.step_sequence$rdreg[0] ($dffe) from module top (D = $memory\motor_control.step_sequence$rdmux[0][0][0]$a$857 [2], Q = \motor_control.motor [2], rval = 1'0).

2.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.16. Rerunning OPT passes. (Maybe there is more to do..)

2.30.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.30.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.30.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.20. Executing OPT_DFF pass (perform DFF optimizations).

2.30.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.30.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.23. Finished OPT passes. (There is nothing left to do.)

2.31. Executing ICE40_WRAPCARRY pass (wrap carries).

2.32. Executing TECHMAP pass (map to technology primitives).

2.32.1. Executing Verilog-2005 frontend: /home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.32.2. Executing Verilog-2005 frontend: /home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$67570b4127ce7524f360108b2bcb408862bad8c6\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using template $paramod$531b0e8664cf0177363f10a943e616839f246c95\_80_ice40_alu for cells of type $alu.
Using template $paramod$400c7651a899d7a17809b04e69e36ebc18745d70\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$2bd81f420048247ff6903399c560fe0f8bd48ccc\_80_ice40_alu for cells of type $alu.
Using template $paramod$00d9d1baddc80ebb9ab569b9359cb573b538f9a2\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$a54505a20ae3d90601910914642f49e8f9eb7e29\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.

2.33. Executing OPT pass (performing simple optimizations).

2.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 524 cells.

2.33.3. Executing OPT_DFF pass (perform DFF optimizations).

2.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 43 unused cells and 513 unused wires.

2.33.5. Finished fast OPT passes.

2.34. Executing ICE40_OPT pass (performing simple optimizations).

2.34.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$650.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$650.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$663.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$663.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$676.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$663.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$689.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$663.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$698.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$698.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$711.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$698.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$724.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$698.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$733.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$733.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$744.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$733.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$755.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$733.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$760.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$733.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$765.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$765.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$774.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$774.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$783.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$783.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$792.slice[0].carry: CO=\contador_main [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$795.slice[0].carry: CO=\motor_control.step_index [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$798.slice[0].carry: CO=\motor_control.counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$801.slice[0].carry: CO=\motor_control2.step_index [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$804.slice[0].carry: CO=\motor_control2.counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$807.slice[0].carry: CO=\sensor.counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$810.slice[0].carry: CO=\sensor.counter_timer [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$813.slice[0].carry: CO=\servo1.pwm_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$816.slice[0].carry: CO=\servo2.pwm_counter [0]

2.34.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.34.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 7 cells.

2.34.4. Executing OPT_DFF pass (perform DFF optimizations).

2.34.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 7 unused cells and 0 unused wires.

2.34.6. Rerunning OPT passes. (Removed registers in this run.)

2.34.7. Running ICE40 specific optimizations.

2.34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.34.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.34.10. Executing OPT_DFF pass (perform DFF optimizations).

2.34.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.34.12. Finished OPT passes. (There is nothing left to do.)

2.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.36. Executing TECHMAP pass (map to technology primitives).

2.36.1. Executing Verilog-2005 frontend: /home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.36.2. Continuing TECHMAP pass.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.

2.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$792.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$795.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$798.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$801.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$804.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$807.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$810.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$813.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$816.slice[0].carry ($lut).

2.39. Executing ICE40_OPT pass (performing simple optimizations).

2.39.1. Running ICE40 specific optimizations.

2.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 71 cells.

2.39.4. Executing OPT_DFF pass (perform DFF optimizations).

2.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1525 unused wires.

2.39.6. Rerunning OPT passes. (Removed registers in this run.)

2.39.7. Running ICE40 specific optimizations.

2.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.39.10. Executing OPT_DFF pass (perform DFF optimizations).

2.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.39.12. Finished OPT passes. (There is nothing left to do.)

2.40. Executing TECHMAP pass (map to technology primitives).

2.40.1. Executing Verilog-2005 frontend: /home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.40.2. Continuing TECHMAP pass.
No more expansions possible.

2.41. Executing ABC pass (technology mapping using ABC).

2.41.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 612 gates and 894 wires to a netlist network with 282 inputs and 253 outputs.

2.41.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =     294.
ABC: Participating nodes from both networks       =     595.
ABC: Participating nodes from the first network   =     295. (  81.49 % of nodes)
ABC: Participating nodes from the second network  =     300. (  82.87 % of nodes)
ABC: Node pairs (any polarity)                    =     295. (  81.49 % of names can be moved)
ABC: Node pairs (same polarity)                   =     283. (  78.18 % of names can be moved)
ABC: Total runtime =     0.08 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

2.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      361
ABC RESULTS:        internal signals:      359
ABC RESULTS:           input signals:      282
ABC RESULTS:          output signals:      253
Removing temp directory.

2.42. Executing ICE40_WRAPCARRY pass (wrap carries).

2.43. Executing TECHMAP pass (map to technology primitives).

2.43.1. Executing Verilog-2005 frontend: /home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.43.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 443 unused cells and 665 unused wires.

2.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      581
  1-LUT              231
  2-LUT               21
  3-LUT              228
  4-LUT              101
  with \SB_CARRY    (#0)  212
  with \SB_CARRY    (#1)  216

Eliminating LUTs.
Number of LUTs:      581
  1-LUT              231
  2-LUT               21
  3-LUT              228
  4-LUT              101
  with \SB_CARRY    (#0)  212
  with \SB_CARRY    (#1)  216

Combining LUTs.
Number of LUTs:      581
  1-LUT              231
  2-LUT               21
  3-LUT              228
  4-LUT              101
  with \SB_CARRY    (#0)  212
  with \SB_CARRY    (#1)  216

Eliminated 0 LUTs.
Combined 0 LUTs.

2.45. Executing TECHMAP pass (map to technology primitives).

2.45.1. Executing Verilog-2005 frontend: /home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/juannova/gitPackages/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.45.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
No more expansions possible.
Removed 0 unused cells and 1227 unused wires.

2.46. Executing AUTONAME pass.
Renamed 24902 objects in module top (38 iterations).

2.47. Executing HIERARCHY pass (managing design hierarchy).

2.47.1. Analyzing design hierarchy..
Top module:  \top

2.47.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

2.48. Printing statistics.

=== top ===

   Number of wires:                167
   Number of wire bits:           2137
   Number of public wires:         167
   Number of public wire bits:    2137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1504
     SB_CARRY                      646
     SB_DFF                          2
     SB_DFFE                        42
     SB_DFFESR                      39
     SB_DFFESS                       2
     SB_DFFSR                      192
     SB_LUT4                       581

2.49. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.50. Executing JSON backend.

End of script. Logfile hash: 213183d053, CPU: user 1.37s system 0.02s, MEM: 31.82 MB peak
Yosys 0.33+6 (git sha1 41b34a193, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1694128612374/work=/usr/local/src/conda/yosys-0.33_7_g41b34a193 -fdebug-prefix-map=/home/juannova/gitPackages/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 26% 13x read_verilog (0 sec), 19% 1x abc (0 sec), ...
