{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750130533502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750130533514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 20:22:13 2025 " "Processing started: Mon Jun 16 20:22:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750130533514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130533514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130533514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750130534487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750130534488 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting an identifier FSM_Start.sv(16) " "Verilog HDL syntax error at FSM_Start.sv(16) near text: \"\}\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../FSM_Start/FSM_Start.sv" "" { Text "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/FSM_Start/FSM_Start.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1750130551978 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FSM_Start FSM_Start.sv(3) " "Ignored design unit \"FSM_Start\" at FSM_Start.sv(3) due to previous errors" {  } { { "../FSM_Start/FSM_Start.sv" "" { Text "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/FSM_Start/FSM_Start.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1750130551978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mudzo/desktop/cpen311/rc4_decryption/rtl/fsm_start/fsm_start.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/mudzo/desktop/cpen311/rc4_decryption/rtl/fsm_start/fsm_start.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130551979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.v" "" { Text "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/template_de1soc/s_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750130551984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130551984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mudzo/desktop/cpen311/rc4_decryption/rtl/fsm_init/fsm_init.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mudzo/desktop/cpen311/rc4_decryption/rtl/fsm_init/fsm_init.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Init " "Found entity 1: FSM_Init" {  } { { "../FSM_Init/FSM_Init.sv" "" { Text "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/FSM_Init/FSM_Init.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750130551988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130551988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Init_Start INIT_START FSM_Controller.sv(7) " "Verilog HDL Declaration information at FSM_Controller.sv(7): object \"Init_Start\" differs only in case from object \"INIT_START\" in the same scope" {  } { { "../FSM_Controller+FSM_MUX/FSM_Controller.sv" "" { Text "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/FSM_Controller+FSM_MUX/FSM_Controller.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750130551993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Decrypt_Start DECRYPT_START FSM_Controller.sv(7) " "Verilog HDL Declaration information at FSM_Controller.sv(7): object \"Decrypt_Start\" differs only in case from object \"DECRYPT_START\" in the same scope" {  } { { "../FSM_Controller+FSM_MUX/FSM_Controller.sv" "" { Text "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/FSM_Controller+FSM_MUX/FSM_Controller.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750130551993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mudzo/desktop/cpen311/rc4_decryption/rtl/fsm_controller+fsm_mux/fsm_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mudzo/desktop/cpen311/rc4_decryption/rtl/fsm_controller+fsm_mux/fsm_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Controller " "Found entity 1: FSM_Controller" {  } { { "../FSM_Controller+FSM_MUX/FSM_Controller.sv" "" { Text "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/FSM_Controller+FSM_MUX/FSM_Controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750130551993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130551993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mudzo/desktop/cpen311/rc4_decryption/rtl/fsm_controller+fsm_mux/fsm_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mudzo/desktop/cpen311/rc4_decryption/rtl/fsm_controller+fsm_mux/fsm_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_MUX " "Found entity 1: FSM_MUX" {  } { { "../FSM_Controller+FSM_MUX/FSM_MUX.sv" "" { Text "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/FSM_Controller+FSM_MUX/FSM_MUX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750130551997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130551997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mudzo/desktop/cpen311/rc4_decryption/rtl/fsm_shuffler/fsm_shuffler.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mudzo/desktop/cpen311/rc4_decryption/rtl/fsm_shuffler/fsm_shuffler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Shuffler " "Found entity 1: FSM_Shuffler" {  } { { "../FSM_Shuffler/FSM_Shuffler.sv" "" { Text "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/FSM_Shuffler/FSM_Shuffler.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750130552001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130552001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_c_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_c_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_C_memory " "Found entity 1: ROM_C_memory" {  } { { "ROM_C_memory.v" "" { Text "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/template_de1soc/ROM_C_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750130552005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130552005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file d_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_memory " "Found entity 1: d_memory" {  } { { "d_memory.v" "" { Text "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/template_de1soc/d_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750130552010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130552010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mudzo/desktop/cpen311/rc4_decryption/rtl/fsm_shuffler_b/fsm_shuffler_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mudzo/desktop/cpen311/rc4_decryption/rtl/fsm_shuffler_b/fsm_shuffler_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Shuffler_B " "Found entity 1: FSM_Shuffler_B" {  } { { "../FSM_Shuffler_B/FSM_Shuffler_B.sv" "" { Text "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/FSM_Shuffler_B/FSM_Shuffler_B.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750130552013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130552013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mudzo/desktop/cpen311/rc4_decryption/rtl/fsm_checker/fsm_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mudzo/desktop/cpen311/rc4_decryption/rtl/fsm_checker/fsm_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Checker " "Found entity 1: FSM_Checker" {  } { { "../FSM_Checker/FSM_Checker.sv" "" { Text "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/FSM_Checker/FSM_Checker.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750130552019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130552019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "ksa.sv" "" { Text "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/template_de1soc/ksa.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750130552024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130552024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mudzo/desktop/cpen311/rc4_decryption/rtl/fsm_get_key/fsm_get_key.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mudzo/desktop/cpen311/rc4_decryption/rtl/fsm_get_key/fsm_get_key.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Get_Key " "Found entity 1: FSM_Get_Key" {  } { { "../FSM_Get_Key/FSM_Get_Key.sv" "" { Text "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/FSM_Get_Key/FSM_Get_Key.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750130552027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130552027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mudzo/desktop/cpen311/rc4_decryption/rtl/cracking_rc4/cracking_rc4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mudzo/desktop/cpen311/rc4_decryption/rtl/cracking_rc4/cracking_rc4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cracking_RC4 " "Found entity 1: Cracking_RC4" {  } { { "../Cracking_RC4/Cracking_RC4.sv" "" { Text "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/Cracking_RC4/Cracking_RC4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750130552031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130552031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mudzo/desktop/cpen311/rc4_decryption/rtl/cracking_rc4/key_selecter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mudzo/desktop/cpen311/rc4_decryption/rtl/cracking_rc4/key_selecter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Key_Selecter " "Found entity 1: Key_Selecter" {  } { { "../Cracking_RC4/Key_Selecter.sv" "" { Text "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/Cracking_RC4/Key_Selecter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750130552035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130552035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/template_de1soc/output_files/rc4.map.smsg " "Generated suppressed messages file C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/template_de1soc/output_files/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130552106 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750130552254 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 16 20:22:32 2025 " "Processing ended: Mon Jun 16 20:22:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750130552254 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750130552254 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750130552254 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130552254 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750130553000 ""}
