$date
	Mon Dec 14 15:44:09 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MUX4_32 $end
$var wire 32 ! data1_i [31:0] $end
$var wire 32 " data2_i [31:0] $end
$var wire 32 # data3_i [31:0] $end
$var wire 32 $ data4_i [31:0] $end
$var wire 2 % select_i [1:0] $end
$var wire 32 & data_o [31:0] $end
$upscope $end
$scope module TestBench $end
$var reg 1 ' Clk $end
$var reg 1 ( Reset $end
$var reg 1 ) Start $end
$var integer 32 * counter [31:0] $end
$var integer 32 + flush [31:0] $end
$var integer 32 , i [31:0] $end
$var integer 32 - outfile [31:0] $end
$var integer 32 . stall [31:0] $end
$scope module CPU $end
$var wire 1 ' clk_i $end
$var wire 1 ( rst_i $end
$var wire 1 ) start_i $end
$var wire 1 / stall $end
$var wire 32 0 reg_data2_temp [31:0] $end
$var wire 32 1 reg_data1_temp [31:0] $end
$var wire 32 2 mux_pc [31:0] $end
$var wire 32 3 muxB_o [31:0] $end
$var wire 32 4 muxA_o [31:0] $end
$var wire 32 5 instr [31:0] $end
$var wire 32 6 imm_out [31:0] $end
$var wire 1 7 flush $end
$var wire 1 8 ctrl_reg_write $end
$var wire 1 9 ctrl_memwrite $end
$var wire 1 : ctrl_memtoreg $end
$var wire 1 ; ctrl_memread $end
$var wire 1 < ctrl_alu_src $end
$var wire 1 = branch $end
$var wire 32 > alu_result [31:0] $end
$var wire 4 ? alu_ctrl [3:0] $end
$var wire 32 @ WB_Write_Data [31:0] $end
$var wire 32 A PC_o [31:0] $end
$var wire 32 B PC_i [31:0] $end
$var wire 1 C PCWrite $end
$var wire 1 D NoOp $end
$var wire 1 E MEM_WB_RegWrite_o $end
$var wire 5 F MEM_WB_RDaddr_o [4:0] $end
$var wire 1 G MEM_WB_MemtoReg_o $end
$var wire 32 H MEM_WB_DM_o [31:0] $end
$var wire 32 I MEM_WB_ALUResult [31:0] $end
$var wire 32 J IF_ID_pc_o [31:0] $end
$var wire 32 K IF_ID_instr [31:0] $end
$var wire 32 L ID_EX_imm_o [31:0] $end
$var wire 10 M ID_EX_funct_o [9:0] $end
$var wire 1 N ID_EX_RegWrite_o $end
$var wire 32 O ID_EX_RS2data_o [31:0] $end
$var wire 32 P ID_EX_RS1data_o [31:0] $end
$var wire 5 Q ID_EX_RDaddr_o [4:0] $end
$var wire 1 R ID_EX_MemtoReg_o $end
$var wire 1 S ID_EX_MemWrite_o $end
$var wire 1 T ID_EX_MemRead_o $end
$var wire 1 U ID_EX_ALUSrc_o $end
$var wire 3 V ID_EX_ALUOp_o [2:0] $end
$var wire 2 W ForwardB [1:0] $end
$var wire 2 X ForwardA [1:0] $end
$var wire 5 Y ExRs2 [4:0] $end
$var wire 5 Z ExRs1 [4:0] $end
$var wire 32 [ EX_MEM_muxB [31:0] $end
$var wire 1 \ EX_MEM_RegWrite_o $end
$var wire 5 ] EX_MEM_RDaddr_o [4:0] $end
$var wire 1 ^ EX_MEM_MemtoReg_o $end
$var wire 1 _ EX_MEM_MemWrite_o $end
$var wire 1 ` EX_MEM_MemRead_o $end
$var wire 32 a EX_MEM_ALUResult [31:0] $end
$var wire 32 b DM_o [31:0] $end
$var wire 32 c Add_imm_data_o [31:0] $end
$var wire 32 d ALU_i1 [31:0] $end
$var wire 3 e ALUOp [2:0] $end
$scope module ALU $end
$var wire 32 f data_o [31:0] $end
$var wire 32 g data2_i [31:0] $end
$var wire 32 h data1_i [31:0] $end
$var wire 4 i ALUCtrl_i [3:0] $end
$upscope $end
$scope module ALU_Control $end
$var wire 10 j funct_i [9:0] $end
$var wire 3 k ALUOp_i [2:0] $end
$var wire 4 l ALUCtrl_o [3:0] $end
$upscope $end
$scope module Add_PC $end
$var wire 32 m data2_in [31:0] $end
$var wire 32 n data_o [31:0] $end
$var wire 32 o data1_in [31:0] $end
$upscope $end
$scope module Add_imm $end
$var wire 32 p data_o [31:0] $end
$var wire 32 q data2_in [31:0] $end
$var wire 32 r data1_in [31:0] $end
$upscope $end
$scope module Branch_Unit $end
$var wire 32 s RS2 [31:0] $end
$var wire 32 t RS1 [31:0] $end
$var wire 1 7 FLUSH $end
$var wire 1 = BRANCH $end
$upscope $end
$scope module Control $end
$var wire 7 u Op_i [6:0] $end
$var wire 1 8 RegWrite_o $end
$var wire 1 D No_Op_i $end
$var wire 1 : MemtoReg_o $end
$var wire 1 9 MemWrite_o $end
$var wire 1 ; MemRead_o $end
$var wire 1 = Branch_o $end
$var wire 1 < ALUSrc_o $end
$var wire 3 v ALUOp_o [2:0] $end
$upscope $end
$scope module Data_Memory $end
$var wire 1 ' clk_i $end
$var wire 32 w data_o [31:0] $end
$var wire 32 x data_i [31:0] $end
$var wire 32 y addr_i [31:0] $end
$var wire 1 _ MemWrite_i $end
$var wire 1 ` MemRead_i $end
$upscope $end
$scope module Forward_MUX_A $end
$var wire 2 z forward_control [1:0] $end
$var wire 32 { VALUE_OUT [31:0] $end
$var wire 32 | RS_VALUE [31:0] $end
$var wire 32 } MEM_WB_VALUE [31:0] $end
$var wire 32 ~ EX_MEM_VALUE [31:0] $end
$upscope $end
$scope module Forward_MUX_B $end
$var wire 2 !" forward_control [1:0] $end
$var wire 32 "" VALUE_OUT [31:0] $end
$var wire 32 #" RS_VALUE [31:0] $end
$var wire 32 $" MEM_WB_VALUE [31:0] $end
$var wire 32 %" EX_MEM_VALUE [31:0] $end
$upscope $end
$scope module Forward_Unit $end
$var wire 2 &" forward2 [1:0] $end
$var wire 2 '" forward1 [1:0] $end
$var wire 5 (" RS2 [4:0] $end
$var wire 5 )" RS1 [4:0] $end
$var wire 5 *" MEM_WB_Rd [4:0] $end
$var wire 1 E MEM_WB_RW $end
$var wire 5 +" EX_MEM_Rd [4:0] $end
$var wire 1 \ EX_MEM_RW $end
$upscope $end
$scope module HazardMUX $end
$var wire 32 ," data1_i [31:0] $end
$var wire 32 -" data2_i [31:0] $end
$var wire 1 7 select_i $end
$var wire 32 ." data_o [31:0] $end
$upscope $end
$scope module Hazard_Detection_Unit $end
$var wire 5 /" RS1 [4:0] $end
$var wire 5 0" RS2 [4:0] $end
$var wire 1 / STALL $end
$var wire 1 C PC_write $end
$var wire 1 D No_Op $end
$var wire 5 1" ID_EX_Rd [4:0] $end
$var wire 1 T ID_EX_MR $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 32 2" instr_o [31:0] $end
$var wire 32 3" addr_i [31:0] $end
$upscope $end
$scope module MUX_ALUSrc $end
$var wire 32 4" data1_i [31:0] $end
$var wire 1 U select_i $end
$var wire 32 5" data_o [31:0] $end
$var wire 32 6" data2_i [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 C PCWrite_i $end
$var wire 1 ' clk_i $end
$var wire 32 7" pc_i [31:0] $end
$var wire 1 ( rst_i $end
$var wire 1 ) start_i $end
$var reg 32 8" pc_o [31:0] $end
$upscope $end
$scope module RegisterEX_MEM $end
$var wire 32 9" ALU_Result_i [31:0] $end
$var wire 1 ' clk_i $end
$var wire 32 :" muxBresult_i [31:0] $end
$var wire 1 ( rst_i $end
$var wire 1 N RegWrite_i $end
$var wire 5 ;" RDaddr_i [4:0] $end
$var wire 1 R MemtoReg_i $end
$var wire 1 S MemWrite_i $end
$var wire 1 T MemRead_i $end
$var reg 32 <" ALU_Result_o [31:0] $end
$var reg 1 ` MemRead_o $end
$var reg 1 _ MemWrite_o $end
$var reg 1 ^ MemtoReg_o $end
$var reg 5 =" RDaddr_o [4:0] $end
$var reg 1 \ RegWrite_o $end
$var reg 32 >" muxBresult_o [31:0] $end
$upscope $end
$scope module RegisterID_EX $end
$var wire 3 ?" ALUOp_i [2:0] $end
$var wire 1 < ALUSrc_i $end
$var wire 1 @" Branch_i $end
$var wire 1 ; MemRead_i $end
$var wire 1 9 MemWrite_i $end
$var wire 1 : MemtoReg_i $end
$var wire 5 A" RDaddr_i [4:0] $end
$var wire 5 B" RSaddr_i [4:0] $end
$var wire 5 C" RTaddr_i [4:0] $end
$var wire 1 8 RegWrite_i $end
$var wire 1 ' clk_i $end
$var wire 10 D" funct_i [9:0] $end
$var wire 32 E" pc_i [31:0] $end
$var wire 1 ( rst_i $end
$var wire 32 F" imm_i [31:0] $end
$var wire 32 G" RS2data_i [31:0] $end
$var wire 32 H" RS1data_i [31:0] $end
$var reg 3 I" ALUOp_o [2:0] $end
$var reg 1 U ALUSrc_o $end
$var reg 1 J" Branch_o $end
$var reg 1 T MemRead_o $end
$var reg 1 S MemWrite_o $end
$var reg 1 R MemtoReg_o $end
$var reg 5 K" RDaddr_o [4:0] $end
$var reg 32 L" RS1data_o [31:0] $end
$var reg 32 M" RS2data_o [31:0] $end
$var reg 5 N" RSaddr_o [4:0] $end
$var reg 5 O" RTaddr_o [4:0] $end
$var reg 1 N RegWrite_o $end
$var reg 10 P" funct_o [9:0] $end
$var reg 32 Q" imm_o [31:0] $end
$var reg 32 R" pc_o [31:0] $end
$upscope $end
$scope module RegisterIF_ID $end
$var wire 1 ' clk_i $end
$var wire 1 7 flush_i $end
$var wire 32 S" instr_i [31:0] $end
$var wire 32 T" pc_i [31:0] $end
$var wire 1 ( rst_i $end
$var wire 1 / stall_i $end
$var reg 32 U" instr_o [31:0] $end
$var reg 32 V" pc_o [31:0] $end
$upscope $end
$scope module RegisterMEM_WB $end
$var wire 32 W" ALU_Result_i [31:0] $end
$var wire 1 ^ MemtoReg_i $end
$var wire 5 X" RDaddr_i [4:0] $end
$var wire 1 \ RegWrite_i $end
$var wire 1 ' clk_i $end
$var wire 32 Y" data_i [31:0] $end
$var wire 1 ( rst_i $end
$var reg 32 Z" ALU_Result_o [31:0] $end
$var reg 1 G MemtoReg_o $end
$var reg 5 [" RDaddr_o [4:0] $end
$var reg 1 E RegWrite_o $end
$var reg 32 \" data_o [31:0] $end
$upscope $end
$scope module Registers $end
$var wire 5 ]" RDaddr_i [4:0] $end
$var wire 5 ^" RS1addr_i [4:0] $end
$var wire 5 _" RS2addr_i [4:0] $end
$var wire 1 E RegWrite_i $end
$var wire 1 ' clk_i $end
$var wire 32 `" RS2data_o [31:0] $end
$var wire 32 a" RS1data_o [31:0] $end
$var wire 32 b" RDdata_i [31:0] $end
$upscope $end
$scope module WB_MUX32 $end
$var wire 32 c" data1_i [31:0] $end
$var wire 32 d" data2_i [31:0] $end
$var wire 1 G select_i $end
$var wire 32 e" data_o [31:0] $end
$upscope $end
$scope module immeGen $end
$var wire 32 f" data_i [31:0] $end
$var wire 32 g" data_o [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b101100000000001010010011 S"
bx R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
xJ"
b0 I"
b0 H"
b0 G"
b0 F"
bz E"
b0 D"
b0 C"
b0 B"
b0 A"
z@"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b100 7"
b0 6"
b0 5"
b0 4"
b0 3"
b101100000000001010010011 2"
b0 1"
b0 0"
b0 /"
b100 ."
b0 -"
b100 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b100 n
b100 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
0`
0_
0^
b0 ]
0\
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
0U
0T
0S
0R
b0 Q
b0 P
b0 O
0N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
0G
b0 F
0E
0D
1C
b100 B
b0 A
b0 @
b0 ?
b0 >
0=
0<
0;
0:
09
08
07
b0 6
b101100000000001010010011 5
b0 4
b0 3
b100 2
b0 1
b0 0
0/
b0 .
b11 -
b100000 ,
b0 +
b0 *
0)
1(
1'
bz &
bz %
bz $
bz #
bz "
bz !
$end
#12
1)
0(
#25
0'
#50
b1 e
b1 v
b1 ?"
b1011 c
b1011 p
b1011 -"
b1011 6
b1011 r
b1011 F"
b1011 g"
18
0:
0;
1<
b1011 0"
b1011 C"
b101 A"
b1011 _"
b10011 u
b101000000000001100010011 5
b101000000000001100010011 2"
b101000000000001100010011 S"
b1000 2
b1000 ."
b1000 7"
zJ"
b101100000000001010010011 K
b101100000000001010010011 U"
b101100000000001010010011 f"
b1000 B
b1000 n
b1000 ,"
b100 A
b100 o
b100 3"
b100 8"
b100 T"
b1 *
1'
#75
0'
#100
b1011 >
b1011 f
b1011 9"
b110 ?
b110 i
b110 l
b1010 6
b1010 r
b1010 F"
b1010 g"
b100010111100000011 5
b100010111100000011 2"
b100010111100000011 S"
b1100 2
b1100 ."
b1100 7"
b1010 0"
b1010 C"
b110 A"
b1010 _"
b1011 d
b1011 g
b1011 5"
b1100 B
b1100 n
b1100 ,"
b1000 A
b1000 o
b1000 3"
b1000 8"
b1000 T"
b101000000000001100010011 K
b101000000000001100010011 U"
b101000000000001100010011 f"
b1110 c
b1110 p
b1110 -"
b100 J
b100 q
b100 V"
b1011 Y
b1011 ("
b1011 O"
b101 Q
b101 1"
b101 ;"
b101 K"
b1011 L
b1011 6"
b1011 Q"
1N
1U
b1 V
b1 k
b1 I"
b10 *
1'
#125
0'
#150
b1010 >
b1010 f
b1010 9"
1:
1;
b0 e
b0 v
b0 ?"
b0 6
b0 r
b0 F"
b0 g"
b1010 d
b1010 g
b1010 5"
b0 0"
b100 /"
b0 C"
b100 B"
b11110 A"
b10 D"
b0 _"
b100 ^"
b11 u
b111100000000001110010011 5
b111100000000001110010011 2"
b111100000000001110010011 S"
b10000 2
b10000 ."
b10000 7"
b101 ]
b101 +"
b101 ="
b101 X"
b1011 a
b1011 y
b1011 ~
b1011 %"
b1011 <"
b1011 W"
1\
b1010 Y
b1010 ("
b1010 O"
b110 Q
b110 1"
b110 ;"
b110 K"
b1010 L
b1010 6"
b1010 Q"
b100010111100000011 K
b100010111100000011 U"
b100010111100000011 f"
b1000 c
b1000 p
b1000 -"
b1000 J
b1000 q
b1000 V"
b10000 B
b10000 n
b10000 ,"
b1100 A
b1100 o
b1100 3"
b1100 8"
b1100 T"
b11 *
1'
#175
0'
#200
b0 >
b0 f
b0 9"
b1000 ?
b1000 i
b1000 l
0:
0;
b1 e
b1 v
b1 ?"
b1111 6
b1111 r
b1111 F"
b1111 g"
b1100000000010000010011 5
b1100000000010000010011 2"
b1100000000010000010011 S"
b10100 2
b10100 ."
b10100 7"
b1111 0"
b0 /"
b1111 C"
b0 B"
b111 A"
b0 D"
b1111 _"
b0 ^"
b10011 u
b0 d
b0 g
b0 5"
b1011 @
b1011 }
b1011 $"
b1011 b"
b1011 e"
b10100 B
b10100 n
b10100 ,"
b10000 A
b10000 o
b10000 3"
b10000 8"
b10000 T"
b111100000000001110010011 K
b111100000000001110010011 U"
b111100000000001110010011 f"
b11011 c
b11011 p
b11011 -"
b1100 J
b1100 q
b1100 V"
b0 Y
b0 ("
b0 O"
b100 Z
b100 )"
b100 N"
b11110 Q
b11110 1"
b11110 ;"
b11110 K"
b10 M
b10 j
b10 P"
b0 L
b0 6"
b0 Q"
1R
1T
b0 V
b0 k
b0 I"
b110 ]
b110 +"
b110 ="
b110 X"
b1010 a
b1010 y
b1010 ~
b1010 %"
b1010 <"
b1010 W"
b101 F
b101 *"
b101 ["
b101 ]"
b1011 I
b1011 Z"
b1011 c"
1E
b100 *
1'
#225
0'
#250
b1111 >
b1111 f
b1111 9"
b110 ?
b110 i
b110 l
b101 b
b101 w
b101 Y"
b11 6
b11 r
b11 F"
b11 g"
b1010 @
b1010 }
b1010 $"
b1010 b"
b1010 e"
b1111 d
b1111 g
b1111 5"
b11 0"
b11 C"
b1000 A"
b11 _"
b101100010010110011 5
b101100010010110011 2"
b101100010010110011 S"
b11000 2
b11000 ."
b11000 7"
b110 F
b110 *"
b110 ["
b110 ]"
b1010 I
b1010 Z"
b1010 c"
b11110 ]
b11110 +"
b11110 ="
b11110 X"
b0 a
b0 y
b0 ~
b0 %"
b0 <"
b0 W"
1^
1`
b1111 Y
b1111 ("
b1111 O"
b0 Z
b0 )"
b0 N"
b111 Q
b111 1"
b111 ;"
b111 K"
b0 M
b0 j
b0 P"
b1111 L
b1111 6"
b1111 Q"
0R
0T
b1 V
b1 k
b1 I"
b1100000000010000010011 K
b1100000000010000010011 U"
b1100000000010000010011 f"
b10011 c
b10011 p
b10011 -"
b10000 J
b10000 q
b10000 V"
b11000 B
b11000 n
b11000 ,"
b10100 A
b10100 o
b10100 3"
b10100 8"
b10100 T"
b101 *
1'
#275
0'
#300
b11 >
b11 f
b11 9"
0<
b11 e
b11 v
b11 ?"
b1001 6
b1001 r
b1001 F"
b1001 g"
b1011 1
b1011 t
b1011 H"
b1011 a"
b11000101111111000110011 5
b11000101111111000110011 2"
b11000101111111000110011 S"
b11100 2
b11100 ."
b11100 7"
b0 0"
b101 /"
b0 C"
b101 B"
b1001 A"
b100 D"
b0 _"
b101 ^"
b110011 u
b11 d
b11 g
b11 5"
b0 b
b0 w
b0 Y"
b101 @
b101 }
b101 $"
b101 b"
b101 e"
b11100 B
b11100 n
b11100 ,"
b11000 A
b11000 o
b11000 3"
b11000 8"
b11000 T"
b101100010010110011 K
b101100010010110011 U"
b101100010010110011 f"
b11101 c
b11101 p
b11101 -"
b10100 J
b10100 q
b10100 V"
b11 Y
b11 ("
b11 O"
b1000 Q
b1000 1"
b1000 ;"
b1000 K"
b11 L
b11 6"
b11 Q"
b111 ]
b111 +"
b111 ="
b111 X"
b1111 a
b1111 y
b1111 ~
b1111 %"
b1111 <"
b1111 W"
0^
0`
b11110 F
b11110 *"
b11110 ["
b11110 ]"
b0 I
b0 Z"
b0 c"
b101 H
b101 \"
b101 d"
1G
b110 *
1'
#325
0'
#350
b1011 >
b1011 f
b1011 9"
b1 ?
b1 i
b1 l
b11100 6
b11100 r
b11100 F"
b11100 g"
b1010 0
b1010 s
b1010 G"
b1010 `"
b1111 @
b1111 }
b1111 $"
b1111 b"
b1111 e"
b1011 4
b1011 h
b1011 {
b0 d
b0 g
b0 5"
b110 0"
b110 C"
b11100 A"
b111 D"
b110 _"
b1000000011000101000010000110011 5
b1000000011000101000010000110011 2"
b1000000011000101000010000110011 S"
b100000 2
b100000 ."
b100000 7"
b111 F
b111 *"
b111 ["
b111 ]"
b1111 I
b1111 Z"
b1111 c"
b0 H
b0 \"
b0 d"
0G
b1000 ]
b1000 +"
b1000 ="
b1000 X"
b11 a
b11 y
b11 ~
b11 %"
b11 <"
b11 W"
b0 Y
b0 ("
b0 O"
b101 Z
b101 )"
b101 N"
b1001 Q
b1001 1"
b1001 ;"
b1001 K"
b100 M
b100 j
b100 P"
b1001 L
b1001 6"
b1001 Q"
b1011 P
b1011 |
b1011 L"
0U
b11 V
b11 k
b11 I"
b11000101111111000110011 K
b11000101111111000110011 U"
b11000101111111000110011 f"
b110100 c
b110100 p
b110100 -"
b11000 J
b11000 q
b11000 V"
b100000 B
b100000 n
b100000 ,"
b11100 A
b11100 o
b11100 3"
b11100 8"
b11100 T"
b111 *
1'
#375
0'
#400
b1010 >
b1010 f
b1010 9"
b10000001000 6
b10000001000 r
b10000001000 F"
b10000001000 g"
b0 ?
b0 i
b0 l
b1010 d
b1010 g
b1010 5"
b10011000110000111010110011 5
b10011000110000111010110011 2"
b10011000110000111010110011 S"
b100100 2
b100100 ."
b100100 7"
b1000 A"
b100000000 D"
b1010 3
b1010 ""
b1010 4"
b1010 :"
b11 @
b11 }
b11 $"
b11 b"
b11 e"
b100100 B
b100100 n
b100100 ,"
b100000 A
b100000 o
b100000 3"
b100000 8"
b100000 T"
b1000000011000101000010000110011 K
b1000000011000101000010000110011 U"
b1000000011000101000010000110011 f"
b10000100100 c
b10000100100 p
b10000100100 -"
b11100 J
b11100 q
b11100 V"
b110 Y
b110 ("
b110 O"
b11100 Q
b11100 1"
b11100 ;"
b11100 K"
b111 M
b111 j
b111 P"
b11100 L
b11100 6"
b11100 Q"
b1010 O
b1010 #"
b1010 M"
b1001 ]
b1001 +"
b1001 ="
b1001 X"
b1011 a
b1011 y
b1011 ~
b1011 %"
b1011 <"
b1011 W"
b1000 F
b1000 *"
b1000 ["
b1000 ]"
b11 I
b11 Z"
b11 c"
b1000 *
1'
#425
0'
#450
b1 >
b1 f
b1 9"
b100 ?
b100 i
b100 l
b111101 6
b111101 r
b111101 F"
b111101 g"
b1010 1
b1010 t
b1010 H"
b1010 a"
b1011 @
b1011 }
b1011 $"
b1011 b"
b1011 e"
b110 /"
b110 B"
b11101 A"
b1000 D"
b110 ^"
b10011101001000111100110011 5
b10011101001000111100110011 2"
b10011101001000111100110011 S"
b101000 2
b101000 ."
b101000 7"
b1001 F
b1001 *"
b1001 ["
b1001 ]"
b1011 I
b1011 Z"
b1011 c"
b11100 ]
b11100 +"
b11100 ="
b11100 X"
b1010 [
b1010 x
b1010 >"
b1010 a
b1010 y
b1010 ~
b1010 %"
b1010 <"
b1010 W"
b1000 Q
b1000 1"
b1000 ;"
b1000 K"
b100000000 M
b100000000 j
b100000000 P"
b10000001000 L
b10000001000 6"
b10000001000 Q"
b10011000110000111010110011 K
b10011000110000111010110011 U"
b10011000110000111010110011 f"
b1011101 c
b1011101 p
b1011101 -"
b100000 J
b100000 q
b100000 V"
b101000 B
b101000 n
b101000 ,"
b100100 A
b100100 o
b100100 3"
b100100 8"
b100100 T"
b1001 *
1'
#475
0'
#500
b101 ?
b101 i
b101 l
b1100100 >
b1100100 f
b1100100 9"
b111110 6
b111110 r
b111110 F"
b111110 g"
b1111 0
b1111 s
b1111 G"
b1111 `"
b1011 1
b1011 t
b1011 H"
b1011 a"
b100100101010001010100011 5
b100100101010001010100011 2"
b100100101010001010100011 S"
b101100 2
b101100 ."
b101100 7"
b111 0"
b1001 /"
b111 C"
b1001 B"
b11110 A"
b111 _"
b1001 ^"
b1010 4
b1010 h
b1010 {
b1010 @
b1010 }
b1010 $"
b1010 b"
b1010 e"
b101100 B
b101100 n
b101100 ,"
b101000 A
b101000 o
b101000 3"
b101000 8"
b101000 T"
b10011101001000111100110011 K
b10011101001000111100110011 U"
b10011101001000111100110011 f"
b1100010 c
b1100010 p
b1100010 -"
b100100 J
b100100 q
b100100 V"
b110 Z
b110 )"
b110 N"
b11101 Q
b11101 1"
b11101 ;"
b11101 K"
b1000 M
b1000 j
b1000 P"
b111101 L
b111101 6"
b111101 Q"
b1010 P
b1010 |
b1010 L"
b1000 ]
b1000 +"
b1000 ="
b1000 X"
b1 a
b1 y
b1 ~
b1 %"
b1 <"
b1 W"
b11100 F
b11100 *"
b11100 ["
b11100 ]"
b1010 I
b1010 Z"
b1010 c"
b1010 *
1'
#525
0'
#550
b10100101 >
b10100101 f
b10100101 9"
08
19
b10 e
b10 v
b10 ?"
1<
b1111 d
b1111 g
b1111 5"
b101 6
b101 r
b101 F"
b101 g"
b1011 0
b1011 s
b1011 G"
b1011 `"
b1 @
b1 }
b1 $"
b1 b"
b1 e"
b1111 3
b1111 ""
b1111 4"
b1111 :"
b1011 4
b1011 h
b1011 {
b1001 0"
b101 /"
b1001 C"
b101 B"
b101 A"
b10 D"
b1001 _"
b101 ^"
b100011 u
b0 5
b0 2"
b0 S"
b110000 2
b110000 ."
b110000 7"
b1000 F
b1000 *"
b1000 ["
b1000 ]"
b1 I
b1 Z"
b1 c"
b11101 ]
b11101 +"
b11101 ="
b11101 X"
b1100100 a
b1100100 y
b1100100 ~
b1100100 %"
b1100100 <"
b1100100 W"
b111 Y
b111 ("
b111 O"
b1001 Z
b1001 )"
b1001 N"
b11110 Q
b11110 1"
b11110 ;"
b11110 K"
b111110 L
b111110 6"
b111110 Q"
b1111 O
b1111 #"
b1111 M"
b1011 P
b1011 |
b1011 L"
b100100101010001010100011 K
b100100101010001010100011 U"
b100100101010001010100011 f"
b101101 c
b101101 p
b101101 -"
b101000 J
b101000 q
b101000 V"
b110000 B
b110000 n
b110000 ,"
b101100 A
b101100 o
b101100 3"
b101100 8"
b101100 T"
b1011 *
1'
#575
0'
#600
b10000 >
b10000 f
b10000 9"
b1001 ?
b1001 i
b1001 l
b0 6
b0 r
b0 F"
b0 g"
b0 0
b0 s
b0 G"
b0 `"
b0 1
b0 t
b0 H"
b0 a"
09
b0 e
b0 v
b0 ?"
0<
b110100 2
b110100 ."
b110100 7"
b0 0"
b0 /"
b0 C"
b0 B"
b0 A"
b0 D"
b0 _"
b0 ^"
b0 u
b1011 3
b1011 ""
b1011 4"
b1011 :"
b101 d
b101 g
b101 5"
b1100100 @
b1100100 }
b1100100 $"
b1100100 b"
b1100100 e"
b110100 B
b110100 n
b110100 ,"
b110000 A
b110000 o
b110000 3"
b110000 8"
b110000 T"
b0 K
b0 U"
b0 f"
b101100 c
b101100 p
b101100 -"
b101100 J
b101100 q
b101100 V"
b1001 Y
b1001 ("
b1001 O"
b101 Z
b101 )"
b101 N"
b101 Q
b101 1"
b101 ;"
b101 K"
b10 M
b10 j
b10 P"
b101 L
b101 6"
b101 Q"
b1011 O
b1011 #"
b1011 M"
1S
0N
1U
b10 V
b10 k
b10 I"
b11110 ]
b11110 +"
b11110 ="
b11110 X"
b1111 [
b1111 x
b1111 >"
b10100101 a
b10100101 y
b10100101 ~
b10100101 %"
b10100101 <"
b10100101 W"
b11101 F
b11101 *"
b11101 ["
b11101 ]"
b1100100 I
b1100100 Z"
b1100100 c"
b1100 *
1'
#625
0'
#650
b0 >
b0 f
b0 9"
b0 ?
b0 i
b0 l
b10100101 @
b10100101 }
b10100101 $"
b10100101 b"
b10100101 e"
b0 3
b0 ""
b0 4"
b0 :"
b0 4
b0 h
b0 {
b0 d
b0 g
b0 5"
b111000 2
b111000 ."
b111000 7"
b11110 F
b11110 *"
b11110 ["
b11110 ]"
b10100101 I
b10100101 Z"
b10100101 c"
b101 ]
b101 +"
b101 ="
b101 X"
b1011 [
b1011 x
b1011 >"
b10000 a
b10000 y
b10000 ~
b10000 %"
b10000 <"
b10000 W"
1_
0\
b0 Y
b0 ("
b0 O"
b0 Z
b0 )"
b0 N"
b0 Q
b0 1"
b0 ;"
b0 K"
b0 M
b0 j
b0 P"
b0 L
b0 6"
b0 Q"
b0 O
b0 #"
b0 M"
b0 P
b0 |
b0 L"
0S
0U
b0 V
b0 k
b0 I"
b110000 c
b110000 p
b110000 -"
b110000 J
b110000 q
b110000 V"
b111000 B
b111000 n
b111000 ,"
b110100 A
b110100 o
b110100 3"
b110100 8"
b110100 T"
b1101 *
1'
#675
0'
#700
b111100 2
b111100 ."
b111100 7"
b10000 @
b10000 }
b10000 $"
b10000 b"
b10000 e"
b111100 B
b111100 n
b111100 ,"
b111000 A
b111000 o
b111000 3"
b111000 8"
b111000 T"
b110100 c
b110100 p
b110100 -"
b110100 J
b110100 q
b110100 V"
b0 ]
b0 +"
b0 ="
b0 X"
b0 [
b0 x
b0 >"
b0 a
b0 y
b0 ~
b0 %"
b0 <"
b0 W"
0_
b101 F
b101 *"
b101 ["
b101 ]"
b10000 I
b10000 Z"
b10000 c"
0E
b1110 *
1'
#725
0'
#750
b0 @
b0 }
b0 $"
b0 b"
b0 e"
b1000000 2
b1000000 ."
b1000000 7"
b0 F
b0 *"
b0 ["
b0 ]"
b0 I
b0 Z"
b0 c"
b111000 c
b111000 p
b111000 -"
b111000 J
b111000 q
b111000 V"
b1000000 B
b1000000 n
b1000000 ,"
b111100 A
b111100 o
b111100 3"
b111100 8"
b111100 T"
b1111 *
1'
#775
0'
#800
b1000100 2
b1000100 ."
b1000100 7"
b1000100 B
b1000100 n
b1000100 ,"
b1000000 A
b1000000 o
b1000000 3"
b1000000 8"
b1000000 T"
b111100 c
b111100 p
b111100 -"
b111100 J
b111100 q
b111100 V"
b10000 *
1'
#825
0'
#850
b1001000 2
b1001000 ."
b1001000 7"
b1000000 c
b1000000 p
b1000000 -"
b1000000 J
b1000000 q
b1000000 V"
b1001000 B
b1001000 n
b1001000 ,"
b1000100 A
b1000100 o
b1000100 3"
b1000100 8"
b1000100 T"
b10001 *
1'
#875
0'
#900
b1001100 2
b1001100 ."
b1001100 7"
b1001100 B
b1001100 n
b1001100 ,"
b1001000 A
b1001000 o
b1001000 3"
b1001000 8"
b1001000 T"
b1000100 c
b1000100 p
b1000100 -"
b1000100 J
b1000100 q
b1000100 V"
b10010 *
1'
#925
0'
#950
b1010000 2
b1010000 ."
b1010000 7"
b1001000 c
b1001000 p
b1001000 -"
b1001000 J
b1001000 q
b1001000 V"
b1010000 B
b1010000 n
b1010000 ,"
b1001100 A
b1001100 o
b1001100 3"
b1001100 8"
b1001100 T"
b10011 *
1'
#975
0'
#1000
b1010100 2
b1010100 ."
b1010100 7"
b1010100 B
b1010100 n
b1010100 ,"
b1010000 A
b1010000 o
b1010000 3"
b1010000 8"
b1010000 T"
b1001100 c
b1001100 p
b1001100 -"
b1001100 J
b1001100 q
b1001100 V"
b10100 *
1'
#1025
0'
#1050
b1011000 2
b1011000 ."
b1011000 7"
b1010000 c
b1010000 p
b1010000 -"
b1010000 J
b1010000 q
b1010000 V"
b1011000 B
b1011000 n
b1011000 ,"
b1010100 A
b1010100 o
b1010100 3"
b1010100 8"
b1010100 T"
b10101 *
1'
#1075
0'
#1100
b1011100 2
b1011100 ."
b1011100 7"
b1011100 B
b1011100 n
b1011100 ,"
b1011000 A
b1011000 o
b1011000 3"
b1011000 8"
b1011000 T"
b1010100 c
b1010100 p
b1010100 -"
b1010100 J
b1010100 q
b1010100 V"
b10110 *
1'
#1125
0'
#1150
b1100000 2
b1100000 ."
b1100000 7"
b1011000 c
b1011000 p
b1011000 -"
b1011000 J
b1011000 q
b1011000 V"
b1100000 B
b1100000 n
b1100000 ,"
b1011100 A
b1011100 o
b1011100 3"
b1011100 8"
b1011100 T"
b10111 *
1'
#1175
0'
#1200
b1100100 2
b1100100 ."
b1100100 7"
b1100100 B
b1100100 n
b1100100 ,"
b1100000 A
b1100000 o
b1100000 3"
b1100000 8"
b1100000 T"
b1011100 c
b1011100 p
b1011100 -"
b1011100 J
b1011100 q
b1011100 V"
b11000 *
1'
#1225
0'
#1250
b1101000 2
b1101000 ."
b1101000 7"
b1100000 c
b1100000 p
b1100000 -"
b1100000 J
b1100000 q
b1100000 V"
b1101000 B
b1101000 n
b1101000 ,"
b1100100 A
b1100100 o
b1100100 3"
b1100100 8"
b1100100 T"
b11001 *
1'
#1275
0'
#1300
b1101100 2
b1101100 ."
b1101100 7"
b1101100 B
b1101100 n
b1101100 ,"
b1101000 A
b1101000 o
b1101000 3"
b1101000 8"
b1101000 T"
b1100100 c
b1100100 p
b1100100 -"
b1100100 J
b1100100 q
b1100100 V"
b11010 *
1'
#1325
0'
#1350
b1110000 2
b1110000 ."
b1110000 7"
b1101000 c
b1101000 p
b1101000 -"
b1101000 J
b1101000 q
b1101000 V"
b1110000 B
b1110000 n
b1110000 ,"
b1101100 A
b1101100 o
b1101100 3"
b1101100 8"
b1101100 T"
b11011 *
1'
#1375
0'
#1400
b1110100 2
b1110100 ."
b1110100 7"
b1110100 B
b1110100 n
b1110100 ,"
b1110000 A
b1110000 o
b1110000 3"
b1110000 8"
b1110000 T"
b1101100 c
b1101100 p
b1101100 -"
b1101100 J
b1101100 q
b1101100 V"
b11100 *
1'
#1425
0'
#1450
b1111000 2
b1111000 ."
b1111000 7"
b1110000 c
b1110000 p
b1110000 -"
b1110000 J
b1110000 q
b1110000 V"
b1111000 B
b1111000 n
b1111000 ,"
b1110100 A
b1110100 o
b1110100 3"
b1110100 8"
b1110100 T"
b11101 *
1'
#1475
0'
#1500
b1111100 2
b1111100 ."
b1111100 7"
b1111100 B
b1111100 n
b1111100 ,"
b1111000 A
b1111000 o
b1111000 3"
b1111000 8"
b1111000 T"
b1110100 c
b1110100 p
b1110100 -"
b1110100 J
b1110100 q
b1110100 V"
b11110 *
1'
#1525
0'
#1550
b10000000 2
b10000000 ."
b10000000 7"
b1111000 c
b1111000 p
b1111000 -"
b1111000 J
b1111000 q
b1111000 V"
b10000000 B
b10000000 n
b10000000 ,"
b1111100 A
b1111100 o
b1111100 3"
b1111100 8"
b1111100 T"
b11111 *
1'
#1575
0'
#1600
b10000100 2
b10000100 ."
b10000100 7"
b10000100 B
b10000100 n
b10000100 ,"
b10000000 A
b10000000 o
b10000000 3"
b10000000 8"
b10000000 T"
b1111100 c
b1111100 p
b1111100 -"
b1111100 J
b1111100 q
b1111100 V"
b100000 *
1'
#1625
0'
#1650
b10001000 2
b10001000 ."
b10001000 7"
b10000000 c
b10000000 p
b10000000 -"
b10000000 J
b10000000 q
b10000000 V"
b10001000 B
b10001000 n
b10001000 ,"
b10000100 A
b10000100 o
b10000100 3"
b10000100 8"
b10000100 T"
b100001 *
1'
#1675
0'
#1700
b10001100 2
b10001100 ."
b10001100 7"
b10001100 B
b10001100 n
b10001100 ,"
b10001000 A
b10001000 o
b10001000 3"
b10001000 8"
b10001000 T"
b10000100 c
b10000100 p
b10000100 -"
b10000100 J
b10000100 q
b10000100 V"
b100010 *
1'
#1725
0'
#1750
b10010000 2
b10010000 ."
b10010000 7"
b10001000 c
b10001000 p
b10001000 -"
b10001000 J
b10001000 q
b10001000 V"
b10010000 B
b10010000 n
b10010000 ,"
b10001100 A
b10001100 o
b10001100 3"
b10001100 8"
b10001100 T"
b100011 *
1'
#1775
0'
#1800
b10010100 2
b10010100 ."
b10010100 7"
b10010100 B
b10010100 n
b10010100 ,"
b10010000 A
b10010000 o
b10010000 3"
b10010000 8"
b10010000 T"
b10001100 c
b10001100 p
b10001100 -"
b10001100 J
b10001100 q
b10001100 V"
b100100 *
1'
#1825
0'
#1850
b10011000 2
b10011000 ."
b10011000 7"
b10010000 c
b10010000 p
b10010000 -"
b10010000 J
b10010000 q
b10010000 V"
b10011000 B
b10011000 n
b10011000 ,"
b10010100 A
b10010100 o
b10010100 3"
b10010100 8"
b10010100 T"
b100101 *
1'
#1875
0'
#1900
b10011100 2
b10011100 ."
b10011100 7"
b10011100 B
b10011100 n
b10011100 ,"
b10011000 A
b10011000 o
b10011000 3"
b10011000 8"
b10011000 T"
b10010100 c
b10010100 p
b10010100 -"
b10010100 J
b10010100 q
b10010100 V"
b100110 *
1'
#1925
0'
#1950
b10100000 2
b10100000 ."
b10100000 7"
b10011000 c
b10011000 p
b10011000 -"
b10011000 J
b10011000 q
b10011000 V"
b10100000 B
b10100000 n
b10100000 ,"
b10011100 A
b10011100 o
b10011100 3"
b10011100 8"
b10011100 T"
b100111 *
1'
#1975
0'
#2000
b10100100 2
b10100100 ."
b10100100 7"
b10100100 B
b10100100 n
b10100100 ,"
b10100000 A
b10100000 o
b10100000 3"
b10100000 8"
b10100000 T"
b10011100 c
b10011100 p
b10011100 -"
b10011100 J
b10011100 q
b10011100 V"
b101000 *
1'
#2025
0'
#2050
b10101000 2
b10101000 ."
b10101000 7"
b10100000 c
b10100000 p
b10100000 -"
b10100000 J
b10100000 q
b10100000 V"
b10101000 B
b10101000 n
b10101000 ,"
b10100100 A
b10100100 o
b10100100 3"
b10100100 8"
b10100100 T"
b101001 *
1'
#2075
0'
#2100
b10101100 2
b10101100 ."
b10101100 7"
b10101100 B
b10101100 n
b10101100 ,"
b10101000 A
b10101000 o
b10101000 3"
b10101000 8"
b10101000 T"
b10100100 c
b10100100 p
b10100100 -"
b10100100 J
b10100100 q
b10100100 V"
b101010 *
1'
#2125
0'
#2150
b10110000 2
b10110000 ."
b10110000 7"
b10101000 c
b10101000 p
b10101000 -"
b10101000 J
b10101000 q
b10101000 V"
b10110000 B
b10110000 n
b10110000 ,"
b10101100 A
b10101100 o
b10101100 3"
b10101100 8"
b10101100 T"
b101011 *
1'
#2175
0'
#2200
b10110100 2
b10110100 ."
b10110100 7"
b10110100 B
b10110100 n
b10110100 ,"
b10110000 A
b10110000 o
b10110000 3"
b10110000 8"
b10110000 T"
b10101100 c
b10101100 p
b10101100 -"
b10101100 J
b10101100 q
b10101100 V"
b101100 *
1'
#2225
0'
#2250
b10111000 2
b10111000 ."
b10111000 7"
b10110000 c
b10110000 p
b10110000 -"
b10110000 J
b10110000 q
b10110000 V"
b10111000 B
b10111000 n
b10111000 ,"
b10110100 A
b10110100 o
b10110100 3"
b10110100 8"
b10110100 T"
b101101 *
1'
#2275
0'
#2300
b10111100 2
b10111100 ."
b10111100 7"
b10111100 B
b10111100 n
b10111100 ,"
b10111000 A
b10111000 o
b10111000 3"
b10111000 8"
b10111000 T"
b10110100 c
b10110100 p
b10110100 -"
b10110100 J
b10110100 q
b10110100 V"
b101110 *
1'
#2325
0'
#2350
b11000000 2
b11000000 ."
b11000000 7"
b10111000 c
b10111000 p
b10111000 -"
b10111000 J
b10111000 q
b10111000 V"
b11000000 B
b11000000 n
b11000000 ,"
b10111100 A
b10111100 o
b10111100 3"
b10111100 8"
b10111100 T"
b101111 *
1'
#2375
0'
#2400
b11000100 2
b11000100 ."
b11000100 7"
b11000100 B
b11000100 n
b11000100 ,"
b11000000 A
b11000000 o
b11000000 3"
b11000000 8"
b11000000 T"
b10111100 c
b10111100 p
b10111100 -"
b10111100 J
b10111100 q
b10111100 V"
b110000 *
1'
#2425
0'
#2450
b11001000 2
b11001000 ."
b11001000 7"
b11000000 c
b11000000 p
b11000000 -"
b11000000 J
b11000000 q
b11000000 V"
b11001000 B
b11001000 n
b11001000 ,"
b11000100 A
b11000100 o
b11000100 3"
b11000100 8"
b11000100 T"
b110001 *
1'
#2475
0'
#2500
b11001100 2
b11001100 ."
b11001100 7"
b11001100 B
b11001100 n
b11001100 ,"
b11001000 A
b11001000 o
b11001000 3"
b11001000 8"
b11001000 T"
b11000100 c
b11000100 p
b11000100 -"
b11000100 J
b11000100 q
b11000100 V"
b110010 *
1'
#2525
0'
#2550
b11010000 2
b11010000 ."
b11010000 7"
b11001000 c
b11001000 p
b11001000 -"
b11001000 J
b11001000 q
b11001000 V"
b11010000 B
b11010000 n
b11010000 ,"
b11001100 A
b11001100 o
b11001100 3"
b11001100 8"
b11001100 T"
b110011 *
1'
#2575
0'
#2600
b11010100 2
b11010100 ."
b11010100 7"
b11010100 B
b11010100 n
b11010100 ,"
b11010000 A
b11010000 o
b11010000 3"
b11010000 8"
b11010000 T"
b11001100 c
b11001100 p
b11001100 -"
b11001100 J
b11001100 q
b11001100 V"
b110100 *
1'
#2625
0'
#2650
b11011000 2
b11011000 ."
b11011000 7"
b11010000 c
b11010000 p
b11010000 -"
b11010000 J
b11010000 q
b11010000 V"
b11011000 B
b11011000 n
b11011000 ,"
b11010100 A
b11010100 o
b11010100 3"
b11010100 8"
b11010100 T"
b110101 *
1'
#2675
0'
#2700
b11011100 2
b11011100 ."
b11011100 7"
b11011100 B
b11011100 n
b11011100 ,"
b11011000 A
b11011000 o
b11011000 3"
b11011000 8"
b11011000 T"
b11010100 c
b11010100 p
b11010100 -"
b11010100 J
b11010100 q
b11010100 V"
b110110 *
1'
#2725
0'
#2750
b11100000 2
b11100000 ."
b11100000 7"
b11011000 c
b11011000 p
b11011000 -"
b11011000 J
b11011000 q
b11011000 V"
b11100000 B
b11100000 n
b11100000 ,"
b11011100 A
b11011100 o
b11011100 3"
b11011100 8"
b11011100 T"
b110111 *
1'
#2775
0'
#2800
b11100100 2
b11100100 ."
b11100100 7"
b11100100 B
b11100100 n
b11100100 ,"
b11100000 A
b11100000 o
b11100000 3"
b11100000 8"
b11100000 T"
b11011100 c
b11011100 p
b11011100 -"
b11011100 J
b11011100 q
b11011100 V"
b111000 *
1'
#2825
0'
#2850
b11101000 2
b11101000 ."
b11101000 7"
b11100000 c
b11100000 p
b11100000 -"
b11100000 J
b11100000 q
b11100000 V"
b11101000 B
b11101000 n
b11101000 ,"
b11100100 A
b11100100 o
b11100100 3"
b11100100 8"
b11100100 T"
b111001 *
1'
#2875
0'
#2900
b11101100 2
b11101100 ."
b11101100 7"
b11101100 B
b11101100 n
b11101100 ,"
b11101000 A
b11101000 o
b11101000 3"
b11101000 8"
b11101000 T"
b11100100 c
b11100100 p
b11100100 -"
b11100100 J
b11100100 q
b11100100 V"
b111010 *
1'
#2925
0'
#2950
b11110000 2
b11110000 ."
b11110000 7"
b11101000 c
b11101000 p
b11101000 -"
b11101000 J
b11101000 q
b11101000 V"
b11110000 B
b11110000 n
b11110000 ,"
b11101100 A
b11101100 o
b11101100 3"
b11101100 8"
b11101100 T"
b111011 *
1'
#2975
0'
#3000
b11110100 2
b11110100 ."
b11110100 7"
b11110100 B
b11110100 n
b11110100 ,"
b11110000 A
b11110000 o
b11110000 3"
b11110000 8"
b11110000 T"
b11101100 c
b11101100 p
b11101100 -"
b11101100 J
b11101100 q
b11101100 V"
b111100 *
1'
#3025
0'
#3050
b11111000 2
b11111000 ."
b11111000 7"
b11110000 c
b11110000 p
b11110000 -"
b11110000 J
b11110000 q
b11110000 V"
b11111000 B
b11111000 n
b11111000 ,"
b11110100 A
b11110100 o
b11110100 3"
b11110100 8"
b11110100 T"
b111101 *
1'
#3075
0'
#3100
b11111100 2
b11111100 ."
b11111100 7"
b11111100 B
b11111100 n
b11111100 ,"
b11111000 A
b11111000 o
b11111000 3"
b11111000 8"
b11111000 T"
b11110100 c
b11110100 p
b11110100 -"
b11110100 J
b11110100 q
b11110100 V"
b111110 *
1'
#3125
0'
#3150
b100000000 2
b100000000 ."
b100000000 7"
b11111000 c
b11111000 p
b11111000 -"
b11111000 J
b11111000 q
b11111000 V"
b100000000 B
b100000000 n
b100000000 ,"
b11111100 A
b11111100 o
b11111100 3"
b11111100 8"
b11111100 T"
b111111 *
1'
#3175
0'
#3200
b100000100 2
b100000100 ."
b100000100 7"
b100000100 B
b100000100 n
b100000100 ,"
b100000000 A
b100000000 o
b100000000 3"
b100000000 8"
b100000000 T"
b11111100 c
b11111100 p
b11111100 -"
b11111100 J
b11111100 q
b11111100 V"
b1000000 *
1'
#3225
0'
#3250
b100001000 2
b100001000 ."
b100001000 7"
b100000000 c
b100000000 p
b100000000 -"
b100000000 J
b100000000 q
b100000000 V"
b100001000 B
b100001000 n
b100001000 ,"
b100000100 A
b100000100 o
b100000100 3"
b100000100 8"
b100000100 T"
1'
