Analysis & Synthesis Status : Successful - Thu Jun 27 13:41:10 2019
Quartus II 64-Bit Version : 9.1 Build 350 03/24/2010 SP 2 SJ Full Version
Revision Name : cpuVERILOG
Top-level Entity Name : RegistratorX
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 5
    Dedicated logic registers : 4
Total registers : 4
Total pins : 12
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
