{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 08:27:39 2019 " "Info: Processing started: Sat Dec 21 08:27:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off myCPU -c myCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off myCPU -c myCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[0\] " "Warning: Node \"General_REG:inst8\|oB\[0\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[1\] " "Warning: Node \"General_REG:inst8\|oB\[1\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[2\] " "Warning: Node \"General_REG:inst8\|oB\[2\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[3\] " "Warning: Node \"General_REG:inst8\|oB\[3\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[4\] " "Warning: Node \"General_REG:inst8\|oB\[4\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[5\] " "Warning: Node \"General_REG:inst8\|oB\[5\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[6\] " "Warning: Node \"General_REG:inst8\|oB\[6\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[7\] " "Warning: Node \"General_REG:inst8\|oB\[7\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[0\] " "Warning: Node \"General_REG:inst8\|oA\[0\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[1\] " "Warning: Node \"General_REG:inst8\|oA\[1\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[2\] " "Warning: Node \"General_REG:inst8\|oA\[2\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[3\] " "Warning: Node \"General_REG:inst8\|oA\[3\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[4\] " "Warning: Node \"General_REG:inst8\|oA\[4\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[5\] " "Warning: Node \"General_REG:inst8\|oA\[5\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[6\] " "Warning: Node \"General_REG:inst8\|oA\[6\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[7\] " "Warning: Node \"General_REG:inst8\|oA\[7\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[3\] " "Warning: Node \"ALU:inst9\|tmp\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[7\] " "Warning: Node \"ALU:inst9\|tmp\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[1\] " "Warning: Node \"ALU:inst9\|tmp\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[2\] " "Warning: Node \"ALU:inst9\|tmp\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[4\] " "Warning: Node \"ALU:inst9\|tmp\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[5\] " "Warning: Node \"ALU:inst9\|tmp\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[6\] " "Warning: Node \"ALU:inst9\|tmp\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[0\] " "Warning: Node \"ALU:inst9\|tmp\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[8\] " "Warning: Node \"ALU:inst9\|tmp\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "28 " "Warning: Found 28 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "CLogic:inst16\|WE~7 " "Info: Detected gated clock \"CLogic:inst16\|WE~7\" as buffer" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLogic:inst16\|WE~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|OUT0~4 " "Info: Detected gated clock \"IDecoder:inst15\|OUT0~4\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 22 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|OUT0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CLogic:inst16\|M~2 " "Info: Detected gated clock \"CLogic:inst16\|M~2\" as buffer" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLogic:inst16\|M~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst9\|tmp\[1\]~3 " "Info: Detected gated clock \"ALU:inst9\|tmp\[1\]~3\" as buffer" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst9\|tmp\[1\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst9\|Equal3~0 " "Info: Detected gated clock \"ALU:inst9\|Equal3~0\" as buffer" {  } { { "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst9\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|OUT0~5 " "Info: Detected gated clock \"IDecoder:inst15\|OUT0~5\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 22 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|OUT0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CLogic:inst16\|M~3 " "Info: Detected gated clock \"CLogic:inst16\|M~3\" as buffer" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLogic:inst16\|M~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|RSR~6 " "Info: Detected gated clock \"IDecoder:inst15\|RSR~6\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 16 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|RSR~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CLogic:inst16\|WE~9 " "Info: Detected gated clock \"CLogic:inst16\|WE~9\" as buffer" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLogic:inst16\|WE~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst9\|Result\[0\]~61 " "Info: Detected gated clock \"ALU:inst9\|Result\[0\]~61\" as buffer" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst9\|Result\[0\]~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|OUT0~2 " "Info: Detected gated clock \"IDecoder:inst15\|OUT0~2\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 22 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|OUT0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|RSR~7 " "Info: Detected gated clock \"IDecoder:inst15\|RSR~7\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 16 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|RSR~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CLogic:inst16\|WE~6 " "Info: Detected gated clock \"CLogic:inst16\|WE~6\" as buffer" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLogic:inst16\|WE~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|RSL " "Info: Detected gated clock \"IDecoder:inst15\|RSL\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 17 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|RSL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|RSR~8 " "Info: Detected gated clock \"IDecoder:inst15\|RSR~8\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 16 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|RSR~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[2\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[2\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[3\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[3\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[5\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[5\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[6\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[6\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[4\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[4\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SM:inst12\|pre " "Info: Detected ripple clock \"SM:inst12\|pre\" as buffer" {  } { { "SM.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/SM.vhd" 14 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "SM:inst12\|pre" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "General_REG:inst8\|Equal2~0 " "Info: Detected gated clock \"General_REG:inst8\|Equal2~0\" as buffer" {  } { { "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "General_REG:inst8\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|MOVA~9 " "Info: Detected gated clock \"IDecoder:inst15\|MOVA~9\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 11 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|MOVA~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[0\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[0\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[1\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[1\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|MOVA~8 " "Info: Detected gated clock \"IDecoder:inst15\|MOVA~8\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 11 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|MOVA~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|IN0~3 " "Info: Detected gated clock \"IDecoder:inst15\|IN0~3\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 21 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|IN0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[7\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[7\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register General_REG:inst8\|oB\[3\] register General_REG:inst8\|regB\[3\] 31.0 MHz 32.26 ns Internal " "Info: Clock \"clk\" has Internal fmax of 31.0 MHz between source register \"General_REG:inst8\|oB\[3\]\" and destination register \"General_REG:inst8\|regB\[3\]\" (period= 32.26 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.987 ns + Longest register register " "Info: + Longest register to register delay is 5.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns General_REG:inst8\|oB\[3\] 1 REG LCCOMB_X22_Y5_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y5_N20; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|oB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.370 ns) 0.769 ns ALU:inst9\|Result\[3\]~84 2 COMB LCCOMB_X22_Y5_N0 1 " "Info: 2: + IC(0.399 ns) + CELL(0.370 ns) = 0.769 ns; Loc. = LCCOMB_X22_Y5_N0; Fanout = 1; COMB Node = 'ALU:inst9\|Result\[3\]~84'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { General_REG:inst8|oB[3] ALU:inst9|Result[3]~84 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 2.225 ns ALU:inst9\|Result\[3\]~85 3 COMB LCCOMB_X21_Y6_N6 3 " "Info: 3: + IC(1.086 ns) + CELL(0.370 ns) = 2.225 ns; Loc. = LCCOMB_X21_Y6_N6; Fanout = 3; COMB Node = 'ALU:inst9\|Result\[3\]~85'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { ALU:inst9|Result[3]~84 ALU:inst9|Result[3]~85 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 2.811 ns Bus\[3\]~11 4 COMB LCCOMB_X21_Y6_N0 1 " "Info: 4: + IC(0.380 ns) + CELL(0.206 ns) = 2.811 ns; Loc. = LCCOMB_X21_Y6_N0; Fanout = 1; COMB Node = 'Bus\[3\]~11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU:inst9|Result[3]~85 Bus[3]~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 3.385 ns Bus\[3\]~12 5 COMB LCCOMB_X21_Y6_N16 1 " "Info: 5: + IC(0.368 ns) + CELL(0.206 ns) = 3.385 ns; Loc. = LCCOMB_X21_Y6_N16; Fanout = 1; COMB Node = 'Bus\[3\]~12'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { Bus[3]~11 Bus[3]~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.370 ns) 4.442 ns Bus\[3\]~13 6 COMB LCCOMB_X21_Y5_N24 6 " "Info: 6: + IC(0.687 ns) + CELL(0.370 ns) = 4.442 ns; Loc. = LCCOMB_X21_Y5_N24; Fanout = 6; COMB Node = 'Bus\[3\]~13'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { Bus[3]~12 Bus[3]~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.460 ns) 5.987 ns General_REG:inst8\|regB\[3\] 7 REG LCFF_X22_Y5_N27 2 " "Info: 7: + IC(1.085 ns) + CELL(0.460 ns) = 5.987 ns; Loc. = LCFF_X22_Y5_N27; Fanout = 2; REG Node = 'General_REG:inst8\|regB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { Bus[3]~13 General_REG:inst8|regB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 33.11 % ) " "Info: Total cell delay = 1.982 ns ( 33.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.005 ns ( 66.89 % ) " "Info: Total interconnect delay = 4.005 ns ( 66.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.987 ns" { General_REG:inst8|oB[3] ALU:inst9|Result[3]~84 ALU:inst9|Result[3]~85 Bus[3]~11 Bus[3]~12 Bus[3]~13 General_REG:inst8|regB[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.987 ns" { General_REG:inst8|oB[3] {} ALU:inst9|Result[3]~84 {} ALU:inst9|Result[3]~85 {} Bus[3]~11 {} Bus[3]~12 {} Bus[3]~13 {} General_REG:inst8|regB[3] {} } { 0.000ns 0.399ns 1.086ns 0.380ns 0.368ns 0.687ns 1.085ns } { 0.000ns 0.370ns 0.370ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.183 ns - Smallest " "Info: - Smallest clock skew is -10.183 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.758 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 10 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.758 ns General_REG:inst8\|regB\[3\] 3 REG LCFF_X22_Y5_N27 2 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X22_Y5_N27; Fanout = 2; REG Node = 'General_REG:inst8\|regB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk~clkctrl General_REG:inst8|regB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.39 % ) " "Info: Total cell delay = 1.776 ns ( 64.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.61 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl General_REG:inst8|regB[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} General_REG:inst8|regB[3] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.941 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 12.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 10 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.970 ns) 3.342 ns IReg:inst7\|tmp\[3\] 2 REG LCFF_X21_Y7_N15 24 " "Info: 2: + IC(1.262 ns) + CELL(0.970 ns) = 3.342 ns; Loc. = LCFF_X21_Y7_N15; Fanout = 24; REG Node = 'IReg:inst7\|tmp\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { clk IReg:inst7|tmp[3] } "NODE_NAME" } } { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.624 ns) 4.688 ns General_REG:inst8\|Equal2~0 3 COMB LCCOMB_X20_Y7_N24 2 " "Info: 3: + IC(0.722 ns) + CELL(0.624 ns) = 4.688 ns; Loc. = LCCOMB_X20_Y7_N24; Fanout = 2; COMB Node = 'General_REG:inst8\|Equal2~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { IReg:inst7|tmp[3] General_REG:inst8|Equal2~0 } "NODE_NAME" } } { "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.532 ns) 5.899 ns IDecoder:inst15\|OUT0~2 4 COMB LCCOMB_X21_Y7_N16 3 " "Info: 4: + IC(0.679 ns) + CELL(0.532 ns) = 5.899 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'IDecoder:inst15\|OUT0~2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { General_REG:inst8|Equal2~0 IDecoder:inst15|OUT0~2 } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.366 ns) 7.294 ns CLogic:inst16\|WE~7 5 COMB LCCOMB_X20_Y7_N6 1 " "Info: 5: + IC(1.029 ns) + CELL(0.366 ns) = 7.294 ns; Loc. = LCCOMB_X20_Y7_N6; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.651 ns) 8.342 ns CLogic:inst16\|WE~8 6 COMB LCCOMB_X20_Y7_N12 1 " "Info: 6: + IC(0.397 ns) + CELL(0.651 ns) = 8.342 ns; Loc. = LCCOMB_X20_Y7_N12; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { CLogic:inst16|WE~7 CLogic:inst16|WE~8 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 8.914 ns CLogic:inst16\|WE~9 7 COMB LCCOMB_X20_Y7_N22 1 " "Info: 7: + IC(0.366 ns) + CELL(0.206 ns) = 8.914 ns; Loc. = LCCOMB_X20_Y7_N22; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { CLogic:inst16|WE~8 CLogic:inst16|WE~9 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.624 ns) 9.917 ns CLogic:inst16\|WE~6 8 COMB LCCOMB_X20_Y7_N0 4 " "Info: 8: + IC(0.379 ns) + CELL(0.624 ns) = 9.917 ns; Loc. = LCCOMB_X20_Y7_N0; Fanout = 4; COMB Node = 'CLogic:inst16\|WE~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { CLogic:inst16|WE~9 CLogic:inst16|WE~6 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.000 ns) 11.385 ns CLogic:inst16\|WE~6clkctrl 9 COMB CLKCTRL_G7 16 " "Info: 9: + IC(1.468 ns) + CELL(0.000 ns) = 11.385 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'CLogic:inst16\|WE~6clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.206 ns) 12.941 ns General_REG:inst8\|oB\[3\] 10 REG LCCOMB_X22_Y5_N20 6 " "Info: 10: + IC(1.350 ns) + CELL(0.206 ns) = 12.941 ns; Loc. = LCCOMB_X22_Y5_N20; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.289 ns ( 40.87 % ) " "Info: Total cell delay = 5.289 ns ( 40.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.652 ns ( 59.13 % ) " "Info: Total interconnect delay = 7.652 ns ( 59.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "12.941 ns" { clk IReg:inst7|tmp[3] General_REG:inst8|Equal2~0 IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "12.941 ns" { clk {} clk~combout {} IReg:inst7|tmp[3] {} General_REG:inst8|Equal2~0 {} IDecoder:inst15|OUT0~2 {} CLogic:inst16|WE~7 {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} CLogic:inst16|WE~6clkctrl {} General_REG:inst8|oB[3] {} } { 0.000ns 0.000ns 1.262ns 0.722ns 0.679ns 1.029ns 0.397ns 0.366ns 0.379ns 1.468ns 1.350ns } { 0.000ns 1.110ns 0.970ns 0.624ns 0.532ns 0.366ns 0.651ns 0.206ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl General_REG:inst8|regB[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} General_REG:inst8|regB[3] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "12.941 ns" { clk IReg:inst7|tmp[3] General_REG:inst8|Equal2~0 IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "12.941 ns" { clk {} clk~combout {} IReg:inst7|tmp[3] {} General_REG:inst8|Equal2~0 {} IDecoder:inst15|OUT0~2 {} CLogic:inst16|WE~7 {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} CLogic:inst16|WE~6clkctrl {} General_REG:inst8|oB[3] {} } { 0.000ns 0.000ns 1.262ns 0.722ns 0.679ns 1.029ns 0.397ns 0.366ns 0.379ns 1.468ns 1.350ns } { 0.000ns 1.110ns 0.970ns 0.624ns 0.532ns 0.366ns 0.651ns 0.206ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.987 ns" { General_REG:inst8|oB[3] ALU:inst9|Result[3]~84 ALU:inst9|Result[3]~85 Bus[3]~11 Bus[3]~12 Bus[3]~13 General_REG:inst8|regB[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.987 ns" { General_REG:inst8|oB[3] {} ALU:inst9|Result[3]~84 {} ALU:inst9|Result[3]~85 {} Bus[3]~11 {} Bus[3]~12 {} Bus[3]~13 {} General_REG:inst8|regB[3] {} } { 0.000ns 0.399ns 1.086ns 0.380ns 0.368ns 0.687ns 1.085ns } { 0.000ns 0.370ns 0.370ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl General_REG:inst8|regB[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} General_REG:inst8|regB[3] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "12.941 ns" { clk IReg:inst7|tmp[3] General_REG:inst8|Equal2~0 IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "12.941 ns" { clk {} clk~combout {} IReg:inst7|tmp[3] {} General_REG:inst8|Equal2~0 {} IDecoder:inst15|OUT0~2 {} CLogic:inst16|WE~7 {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} CLogic:inst16|WE~6clkctrl {} General_REG:inst8|oB[3] {} } { 0.000ns 0.000ns 1.262ns 0.722ns 0.679ns 1.029ns 0.397ns 0.366ns 0.379ns 1.468ns 1.350ns } { 0.000ns 1.110ns 0.970ns 0.624ns 0.532ns 0.366ns 0.651ns 0.206ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 130 " "Warning: Circuit may not operate. Detected 130 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "General_REG:inst8\|regA\[7\] General_REG:inst8\|oA\[7\] clk 8.164 ns " "Info: Found hold time violation between source  pin or register \"General_REG:inst8\|regA\[7\]\" and destination pin or register \"General_REG:inst8\|oA\[7\]\" for clock \"clk\" (Hold time is 8.164 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.185 ns + Largest " "Info: + Largest clock skew is 10.185 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.926 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 10 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.970 ns) 3.342 ns IReg:inst7\|tmp\[3\] 2 REG LCFF_X21_Y7_N15 24 " "Info: 2: + IC(1.262 ns) + CELL(0.970 ns) = 3.342 ns; Loc. = LCFF_X21_Y7_N15; Fanout = 24; REG Node = 'IReg:inst7\|tmp\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { clk IReg:inst7|tmp[3] } "NODE_NAME" } } { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.624 ns) 4.688 ns General_REG:inst8\|Equal2~0 3 COMB LCCOMB_X20_Y7_N24 2 " "Info: 3: + IC(0.722 ns) + CELL(0.624 ns) = 4.688 ns; Loc. = LCCOMB_X20_Y7_N24; Fanout = 2; COMB Node = 'General_REG:inst8\|Equal2~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { IReg:inst7|tmp[3] General_REG:inst8|Equal2~0 } "NODE_NAME" } } { "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.532 ns) 5.899 ns IDecoder:inst15\|OUT0~2 4 COMB LCCOMB_X21_Y7_N16 3 " "Info: 4: + IC(0.679 ns) + CELL(0.532 ns) = 5.899 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'IDecoder:inst15\|OUT0~2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { General_REG:inst8|Equal2~0 IDecoder:inst15|OUT0~2 } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.366 ns) 7.294 ns CLogic:inst16\|WE~7 5 COMB LCCOMB_X20_Y7_N6 1 " "Info: 5: + IC(1.029 ns) + CELL(0.366 ns) = 7.294 ns; Loc. = LCCOMB_X20_Y7_N6; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.651 ns) 8.342 ns CLogic:inst16\|WE~8 6 COMB LCCOMB_X20_Y7_N12 1 " "Info: 6: + IC(0.397 ns) + CELL(0.651 ns) = 8.342 ns; Loc. = LCCOMB_X20_Y7_N12; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { CLogic:inst16|WE~7 CLogic:inst16|WE~8 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 8.914 ns CLogic:inst16\|WE~9 7 COMB LCCOMB_X20_Y7_N22 1 " "Info: 7: + IC(0.366 ns) + CELL(0.206 ns) = 8.914 ns; Loc. = LCCOMB_X20_Y7_N22; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { CLogic:inst16|WE~8 CLogic:inst16|WE~9 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.624 ns) 9.917 ns CLogic:inst16\|WE~6 8 COMB LCCOMB_X20_Y7_N0 4 " "Info: 8: + IC(0.379 ns) + CELL(0.624 ns) = 9.917 ns; Loc. = LCCOMB_X20_Y7_N0; Fanout = 4; COMB Node = 'CLogic:inst16\|WE~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { CLogic:inst16|WE~9 CLogic:inst16|WE~6 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.000 ns) 11.385 ns CLogic:inst16\|WE~6clkctrl 9 COMB CLKCTRL_G7 16 " "Info: 9: + IC(1.468 ns) + CELL(0.000 ns) = 11.385 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'CLogic:inst16\|WE~6clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.206 ns) 12.926 ns General_REG:inst8\|oA\[7\] 10 REG LCCOMB_X19_Y6_N28 3 " "Info: 10: + IC(1.335 ns) + CELL(0.206 ns) = 12.926 ns; Loc. = LCCOMB_X19_Y6_N28; Fanout = 3; REG Node = 'General_REG:inst8\|oA\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { CLogic:inst16|WE~6clkctrl General_REG:inst8|oA[7] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.289 ns ( 40.92 % ) " "Info: Total cell delay = 5.289 ns ( 40.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.637 ns ( 59.08 % ) " "Info: Total interconnect delay = 7.637 ns ( 59.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "12.926 ns" { clk IReg:inst7|tmp[3] General_REG:inst8|Equal2~0 IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl General_REG:inst8|oA[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "12.926 ns" { clk {} clk~combout {} IReg:inst7|tmp[3] {} General_REG:inst8|Equal2~0 {} IDecoder:inst15|OUT0~2 {} CLogic:inst16|WE~7 {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} CLogic:inst16|WE~6clkctrl {} General_REG:inst8|oA[7] {} } { 0.000ns 0.000ns 1.262ns 0.722ns 0.679ns 1.029ns 0.397ns 0.366ns 0.379ns 1.468ns 1.335ns } { 0.000ns 1.110ns 0.970ns 0.624ns 0.532ns 0.366ns 0.651ns 0.206ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.741 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 10 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.741 ns General_REG:inst8\|regA\[7\] 3 REG LCFF_X19_Y6_N27 2 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.741 ns; Loc. = LCFF_X19_Y6_N27; Fanout = 2; REG Node = 'General_REG:inst8\|regA\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { clk~clkctrl General_REG:inst8|regA[7] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.79 % ) " "Info: Total cell delay = 1.776 ns ( 64.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 35.21 % ) " "Info: Total interconnect delay = 0.965 ns ( 35.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl General_REG:inst8|regA[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} General_REG:inst8|regA[7] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "12.926 ns" { clk IReg:inst7|tmp[3] General_REG:inst8|Equal2~0 IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl General_REG:inst8|oA[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "12.926 ns" { clk {} clk~combout {} IReg:inst7|tmp[3] {} General_REG:inst8|Equal2~0 {} IDecoder:inst15|OUT0~2 {} CLogic:inst16|WE~7 {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} CLogic:inst16|WE~6clkctrl {} General_REG:inst8|oA[7] {} } { 0.000ns 0.000ns 1.262ns 0.722ns 0.679ns 1.029ns 0.397ns 0.366ns 0.379ns 1.468ns 1.335ns } { 0.000ns 1.110ns 0.970ns 0.624ns 0.532ns 0.366ns 0.651ns 0.206ns 0.624ns 0.000ns 0.206ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl General_REG:inst8|regA[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} General_REG:inst8|regA[7] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.717 ns - Shortest register register " "Info: - Shortest register to register delay is 1.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns General_REG:inst8\|regA\[7\] 1 REG LCFF_X19_Y6_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N27; Fanout = 2; REG Node = 'General_REG:inst8\|regA\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|regA[7] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns General_REG:inst8\|oA~20 2 COMB LCCOMB_X19_Y6_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X19_Y6_N26; Fanout = 1; COMB Node = 'General_REG:inst8\|oA~20'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { General_REG:inst8|regA[7] General_REG:inst8|oA~20 } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 0.970 ns General_REG:inst8\|oA~21 3 COMB LCCOMB_X19_Y6_N4 1 " "Info: 3: + IC(0.371 ns) + CELL(0.206 ns) = 0.970 ns; Loc. = LCCOMB_X19_Y6_N4; Fanout = 1; COMB Node = 'General_REG:inst8\|oA~21'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { General_REG:inst8|oA~20 General_REG:inst8|oA~21 } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.370 ns) 1.717 ns General_REG:inst8\|oA\[7\] 4 REG LCCOMB_X19_Y6_N28 3 " "Info: 4: + IC(0.377 ns) + CELL(0.370 ns) = 1.717 ns; Loc. = LCCOMB_X19_Y6_N28; Fanout = 3; REG Node = 'General_REG:inst8\|oA\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { General_REG:inst8|oA~21 General_REG:inst8|oA[7] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.969 ns ( 56.44 % ) " "Info: Total cell delay = 0.969 ns ( 56.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.748 ns ( 43.56 % ) " "Info: Total interconnect delay = 0.748 ns ( 43.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { General_REG:inst8|regA[7] General_REG:inst8|oA~20 General_REG:inst8|oA~21 General_REG:inst8|oA[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.717 ns" { General_REG:inst8|regA[7] {} General_REG:inst8|oA~20 {} General_REG:inst8|oA~21 {} General_REG:inst8|oA[7] {} } { 0.000ns 0.000ns 0.371ns 0.377ns } { 0.000ns 0.393ns 0.206ns 0.370ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "12.926 ns" { clk IReg:inst7|tmp[3] General_REG:inst8|Equal2~0 IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl General_REG:inst8|oA[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "12.926 ns" { clk {} clk~combout {} IReg:inst7|tmp[3] {} General_REG:inst8|Equal2~0 {} IDecoder:inst15|OUT0~2 {} CLogic:inst16|WE~7 {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} CLogic:inst16|WE~6clkctrl {} General_REG:inst8|oA[7] {} } { 0.000ns 0.000ns 1.262ns 0.722ns 0.679ns 1.029ns 0.397ns 0.366ns 0.379ns 1.468ns 1.335ns } { 0.000ns 1.110ns 0.970ns 0.624ns 0.532ns 0.366ns 0.651ns 0.206ns 0.624ns 0.000ns 0.206ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl General_REG:inst8|regA[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} General_REG:inst8|regA[7] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { General_REG:inst8|regA[7] General_REG:inst8|oA~20 General_REG:inst8|oA~21 General_REG:inst8|oA[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.717 ns" { General_REG:inst8|regA[7] {} General_REG:inst8|oA~20 {} General_REG:inst8|oA~21 {} General_REG:inst8|oA[7] {} } { 0.000ns 0.000ns 0.371ns 0.377ns } { 0.000ns 0.393ns 0.206ns 0.370ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ProgramCounter:inst\|Finder\[0\] IN_Addr\[0\] clk 7.231 ns register " "Info: tsu for register \"ProgramCounter:inst\|Finder\[0\]\" (data pin = \"IN_Addr\[0\]\", clock pin = \"clk\") is 7.231 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.028 ns + Longest pin register " "Info: + Longest pin to register delay is 10.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns IN_Addr\[0\] 1 PIN PIN_60 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 1; PIN Node = 'IN_Addr\[0\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[0] } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.581 ns) + CELL(0.651 ns) 8.176 ns Bus\[0\]~22 2 COMB LCCOMB_X20_Y6_N12 6 " "Info: 2: + IC(6.581 ns) + CELL(0.651 ns) = 8.176 ns; Loc. = LCCOMB_X20_Y6_N12; Fanout = 6; COMB Node = 'Bus\[0\]~22'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.232 ns" { IN_Addr[0] Bus[0]~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.460 ns) 10.028 ns ProgramCounter:inst\|Finder\[0\] 3 REG LCFF_X21_Y5_N1 3 " "Info: 3: + IC(1.392 ns) + CELL(0.460 ns) = 10.028 ns; Loc. = LCFF_X21_Y5_N1; Fanout = 3; REG Node = 'ProgramCounter:inst\|Finder\[0\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { Bus[0]~22 ProgramCounter:inst|Finder[0] } "NODE_NAME" } } { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.055 ns ( 20.49 % ) " "Info: Total cell delay = 2.055 ns ( 20.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.973 ns ( 79.51 % ) " "Info: Total interconnect delay = 7.973 ns ( 79.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.028 ns" { IN_Addr[0] Bus[0]~22 ProgramCounter:inst|Finder[0] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.028 ns" { IN_Addr[0] {} IN_Addr[0]~combout {} Bus[0]~22 {} ProgramCounter:inst|Finder[0] {} } { 0.000ns 0.000ns 6.581ns 1.392ns } { 0.000ns 0.944ns 0.651ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.757 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 10 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.757 ns ProgramCounter:inst\|Finder\[0\] 3 REG LCFF_X21_Y5_N1 3 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.757 ns; Loc. = LCFF_X21_Y5_N1; Fanout = 3; REG Node = 'ProgramCounter:inst\|Finder\[0\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { clk~clkctrl ProgramCounter:inst|Finder[0] } "NODE_NAME" } } { "ProgramCounter.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ProgramCounter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.42 % ) " "Info: Total cell delay = 1.776 ns ( 64.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 35.58 % ) " "Info: Total interconnect delay = 0.981 ns ( 35.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl ProgramCounter:inst|Finder[0] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} ProgramCounter:inst|Finder[0] {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.028 ns" { IN_Addr[0] Bus[0]~22 ProgramCounter:inst|Finder[0] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.028 ns" { IN_Addr[0] {} IN_Addr[0]~combout {} Bus[0]~22 {} ProgramCounter:inst|Finder[0] {} } { 0.000ns 0.000ns 6.581ns 1.392ns } { 0.000ns 0.944ns 0.651ns 0.460ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl ProgramCounter:inst|Finder[0] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} ProgramCounter:inst|Finder[0] {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LED\[0\] General_REG:inst8\|oB\[0\] 19.658 ns register " "Info: tco from clock \"clk\" to destination pin \"LED\[0\]\" through register \"General_REG:inst8\|oB\[0\]\" is 19.658 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.920 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 12.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 10 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.970 ns) 3.342 ns IReg:inst7\|tmp\[3\] 2 REG LCFF_X21_Y7_N15 24 " "Info: 2: + IC(1.262 ns) + CELL(0.970 ns) = 3.342 ns; Loc. = LCFF_X21_Y7_N15; Fanout = 24; REG Node = 'IReg:inst7\|tmp\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { clk IReg:inst7|tmp[3] } "NODE_NAME" } } { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.624 ns) 4.688 ns General_REG:inst8\|Equal2~0 3 COMB LCCOMB_X20_Y7_N24 2 " "Info: 3: + IC(0.722 ns) + CELL(0.624 ns) = 4.688 ns; Loc. = LCCOMB_X20_Y7_N24; Fanout = 2; COMB Node = 'General_REG:inst8\|Equal2~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { IReg:inst7|tmp[3] General_REG:inst8|Equal2~0 } "NODE_NAME" } } { "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.532 ns) 5.899 ns IDecoder:inst15\|OUT0~2 4 COMB LCCOMB_X21_Y7_N16 3 " "Info: 4: + IC(0.679 ns) + CELL(0.532 ns) = 5.899 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 3; COMB Node = 'IDecoder:inst15\|OUT0~2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { General_REG:inst8|Equal2~0 IDecoder:inst15|OUT0~2 } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.366 ns) 7.294 ns CLogic:inst16\|WE~7 5 COMB LCCOMB_X20_Y7_N6 1 " "Info: 5: + IC(1.029 ns) + CELL(0.366 ns) = 7.294 ns; Loc. = LCCOMB_X20_Y7_N6; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.651 ns) 8.342 ns CLogic:inst16\|WE~8 6 COMB LCCOMB_X20_Y7_N12 1 " "Info: 6: + IC(0.397 ns) + CELL(0.651 ns) = 8.342 ns; Loc. = LCCOMB_X20_Y7_N12; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { CLogic:inst16|WE~7 CLogic:inst16|WE~8 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 8.914 ns CLogic:inst16\|WE~9 7 COMB LCCOMB_X20_Y7_N22 1 " "Info: 7: + IC(0.366 ns) + CELL(0.206 ns) = 8.914 ns; Loc. = LCCOMB_X20_Y7_N22; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { CLogic:inst16|WE~8 CLogic:inst16|WE~9 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.624 ns) 9.917 ns CLogic:inst16\|WE~6 8 COMB LCCOMB_X20_Y7_N0 4 " "Info: 8: + IC(0.379 ns) + CELL(0.624 ns) = 9.917 ns; Loc. = LCCOMB_X20_Y7_N0; Fanout = 4; COMB Node = 'CLogic:inst16\|WE~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { CLogic:inst16|WE~9 CLogic:inst16|WE~6 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.000 ns) 11.385 ns CLogic:inst16\|WE~6clkctrl 9 COMB CLKCTRL_G7 16 " "Info: 9: + IC(1.468 ns) + CELL(0.000 ns) = 11.385 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'CLogic:inst16\|WE~6clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.206 ns) 12.920 ns General_REG:inst8\|oB\[0\] 10 REG LCCOMB_X20_Y6_N0 6 " "Info: 10: + IC(1.329 ns) + CELL(0.206 ns) = 12.920 ns; Loc. = LCCOMB_X20_Y6_N0; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[0\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[0] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.289 ns ( 40.94 % ) " "Info: Total cell delay = 5.289 ns ( 40.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.631 ns ( 59.06 % ) " "Info: Total interconnect delay = 7.631 ns ( 59.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "12.920 ns" { clk IReg:inst7|tmp[3] General_REG:inst8|Equal2~0 IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[0] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "12.920 ns" { clk {} clk~combout {} IReg:inst7|tmp[3] {} General_REG:inst8|Equal2~0 {} IDecoder:inst15|OUT0~2 {} CLogic:inst16|WE~7 {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} CLogic:inst16|WE~6clkctrl {} General_REG:inst8|oB[0] {} } { 0.000ns 0.000ns 1.262ns 0.722ns 0.679ns 1.029ns 0.397ns 0.366ns 0.379ns 1.468ns 1.329ns } { 0.000ns 1.110ns 0.970ns 0.624ns 0.532ns 0.366ns 0.651ns 0.206ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.738 ns + Longest register pin " "Info: + Longest register to pin delay is 6.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns General_REG:inst8\|oB\[0\] 1 REG LCCOMB_X20_Y6_N0 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y6_N0; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[0\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|oB[0] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.682 ns) + CELL(3.056 ns) 6.738 ns LED\[0\] 2 PIN PIN_101 0 " "Info: 2: + IC(3.682 ns) + CELL(3.056 ns) = 6.738 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'LED\[0\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.738 ns" { General_REG:inst8|oB[0] LED[0] } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 45.35 % ) " "Info: Total cell delay = 3.056 ns ( 45.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.682 ns ( 54.65 % ) " "Info: Total interconnect delay = 3.682 ns ( 54.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.738 ns" { General_REG:inst8|oB[0] LED[0] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.738 ns" { General_REG:inst8|oB[0] {} LED[0] {} } { 0.000ns 3.682ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "12.920 ns" { clk IReg:inst7|tmp[3] General_REG:inst8|Equal2~0 IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[0] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "12.920 ns" { clk {} clk~combout {} IReg:inst7|tmp[3] {} General_REG:inst8|Equal2~0 {} IDecoder:inst15|OUT0~2 {} CLogic:inst16|WE~7 {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} CLogic:inst16|WE~6clkctrl {} General_REG:inst8|oB[0] {} } { 0.000ns 0.000ns 1.262ns 0.722ns 0.679ns 1.029ns 0.397ns 0.366ns 0.379ns 1.468ns 1.329ns } { 0.000ns 1.110ns 0.970ns 0.624ns 0.532ns 0.366ns 0.651ns 0.206ns 0.624ns 0.000ns 0.206ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.738 ns" { General_REG:inst8|oB[0] LED[0] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.738 ns" { General_REG:inst8|oB[0] {} LED[0] {} } { 0.000ns 3.682ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "General_REG:inst8\|regC\[2\] IN_Addr\[2\] clk -4.749 ns register " "Info: th for register \"General_REG:inst8\|regC\[2\]\" (data pin = \"IN_Addr\[2\]\", clock pin = \"clk\") is -4.749 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.755 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 10 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 2.755 ns General_REG:inst8\|regC\[2\] 3 REG LCFF_X20_Y5_N11 2 " "Info: 3: + IC(0.836 ns) + CELL(0.666 ns) = 2.755 ns; Loc. = LCFF_X20_Y5_N11; Fanout = 2; REG Node = 'General_REG:inst8\|regC\[2\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { clk~clkctrl General_REG:inst8|regC[2] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.46 % ) " "Info: Total cell delay = 1.776 ns ( 64.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 35.54 % ) " "Info: Total interconnect delay = 0.979 ns ( 35.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk clk~clkctrl General_REG:inst8|regC[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk {} clk~combout {} clk~clkctrl {} General_REG:inst8|regC[2] {} } { 0.000ns 0.000ns 0.143ns 0.836ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.810 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns IN_Addr\[2\] 1 PIN PIN_64 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 1; PIN Node = 'IN_Addr\[2\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[2] } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.134 ns) + CELL(0.624 ns) 7.702 ns Bus\[2\]~10 2 COMB LCCOMB_X20_Y5_N10 6 " "Info: 2: + IC(6.134 ns) + CELL(0.624 ns) = 7.702 ns; Loc. = LCCOMB_X20_Y5_N10; Fanout = 6; COMB Node = 'Bus\[2\]~10'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.758 ns" { IN_Addr[2] Bus[2]~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.810 ns General_REG:inst8\|regC\[2\] 3 REG LCFF_X20_Y5_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.810 ns; Loc. = LCFF_X20_Y5_N11; Fanout = 2; REG Node = 'General_REG:inst8\|regC\[2\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Bus[2]~10 General_REG:inst8|regC[2] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.676 ns ( 21.46 % ) " "Info: Total cell delay = 1.676 ns ( 21.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.134 ns ( 78.54 % ) " "Info: Total interconnect delay = 6.134 ns ( 78.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.810 ns" { IN_Addr[2] Bus[2]~10 General_REG:inst8|regC[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.810 ns" { IN_Addr[2] {} IN_Addr[2]~combout {} Bus[2]~10 {} General_REG:inst8|regC[2] {} } { 0.000ns 0.000ns 6.134ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk clk~clkctrl General_REG:inst8|regC[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk {} clk~combout {} clk~clkctrl {} General_REG:inst8|regC[2] {} } { 0.000ns 0.000ns 0.143ns 0.836ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.810 ns" { IN_Addr[2] Bus[2]~10 General_REG:inst8|regC[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.810 ns" { IN_Addr[2] {} IN_Addr[2]~combout {} Bus[2]~10 {} General_REG:inst8|regC[2] {} } { 0.000ns 0.000ns 6.134ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 29 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 08:27:40 2019 " "Info: Processing ended: Sat Dec 21 08:27:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
