module SIPOSR10bit (dataout, datain, sr_clock);
	output [7:0] dataout,
	input datain, sr_clock;
	
	reg [9:0] buffer = 10'b0;
	
	assign dataout = buffer[8:1];
	
	always @(posedge sr_clock)
		buffer <= {datain, buffer[9:1]};
endmodule 