// Seed: 3561285129
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input wire id_2,
    output wire id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    output supply1 id_7
    , id_10,
    output wire id_8
);
  wire  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output tri0  id_2,
    output uwire id_3,
    output wire  id_4,
    output uwire id_5,
    input  tri0  id_6,
    input  tri1  id_7,
    input  wor   id_8,
    input  uwire id_9,
    input  tri1  id_10,
    input  wor   id_11,
    output logic id_12
);
  initial id_12 = id_10;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_8,
      id_5,
      id_2,
      id_9,
      id_7,
      id_5,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
