[["Memristive Boltzmann machine: A hardware accelerator for combinatorial optimization and deep learning.", ["Mahdi Nazm Bojnordi", "Engin Ipek"], "https://doi.org/10.1109/HPCA.2016.7446049", 13], ["TABLA: A unified template-based framework for accelerating statistical machine learning.", ["Divya Mahajan", "Jongse Park", "Emmanuel Amaro", "Hardik Sharma", "Amir Yazdanbakhsh", "Joon Kyung Kim", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/HPCA.2016.7446050", 13], ["Pushing the limits of accelerator efficiency while retaining programmability.", ["Tony Nowatzki", "Vinay Gangadhar", "Karthikeyan Sankaralingam", "Greg Wright"], "https://doi.org/10.1109/HPCA.2016.7446051", 13], ["A low power software-defined-radio baseband processor for the Internet of Things.", ["Yajing Chen", "Shengshuo Lu", "Hun-Seok Kim", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2016.7446052", 12], ["Improving smartphone user experience by balancing performance and energy with probabilistic QoS guarantee.", ["Benjamin Gaudette", "Carole-Jean Wu", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/HPCA.2016.7446053", 12], ["Mobile CPU's rise to power: Quantifying the impact of generational mobile CPU design trends on performance, energy, and user satisfaction.", ["Matthew Halpern", "Yuhao Zhu", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2016.7446054", 13], ["Atomic persistence for SCM with a non-intrusive backend controller.", ["Kshitij Doshi", "Ellis Giles", "Peter J. Varman"], "https://doi.org/10.1109/HPCA.2016.7446055", 13], ["CompEx: Compression-expansion coding for energy, latency, and lifetime improvements in MLC/TLC NVM.", ["Poovaiah M. Palangappa", "Kartik Mohanram"], "https://doi.org/10.1109/HPCA.2016.7446056", 12], ["A low-power hybrid reconfigurable architecture for resistive random-access memories.", ["Miguel Angel Lastras-Montano", "Amirali Ghofrani", "Kwang-Ting Cheng"], "https://doi.org/10.1109/HPCA.2016.7446057", 12], ["A performance analysis framework for optimizing OpenCL applications on FPGAs.", ["Ze-ke Wang", "Bingsheng He", "Wei Zhang", "Shunning Jiang"], "https://doi.org/10.1109/HPCA.2016.7446058", 12], ["HRL: Efficient and flexible reconfigurable logic for near-data processing.", ["Mingyu Gao", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2016.7446059", 12], ["Software transparent dynamic binary translation for coarse-grain reconfigurable architectures.", ["Matthew A. Watkins", "Tony Nowatzki", "Anthony Carno"], "https://doi.org/10.1109/HPCA.2016.7446060", 13], ["Core tunneling: Variation-aware voltage noise mitigation in GPUs.", ["Renji Thomas", "Kristin Barber", "Naser Sedaghati", "Li Zhou", "Radu Teodorescu"], "https://doi.org/10.1109/HPCA.2016.7446061", 12], ["Warped-preexecution: A GPU pre-execution approach for improving latency hiding.", ["Keunsoo Kim", "Sangpil Lee", "Myung Kuk Yoon", "Gunjae Koo", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2016.7446062", 13], ["Approximating warps with intra-warp operand value similarity.", ["Daniel Wong", "Nam Sung Kim", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2016.7446063", 12], ["A case for toggle-aware compression for GPU systems.", ["Gennady Pekhimenko", "Evgeny Bolotin", "Nandita Vijaykumar", "Onur Mutlu", "Todd C. Mowry", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446064", 13], ["Minimal disturbance placement and promotion.", ["Elvira Teran", "Yingying Tian", "Zhe Wang", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2016.7446065", 11], ["Revisiting virtual L1 caches: A practical design using dynamic synonym remapping.", ["Hongil Yoon", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2016.7446066", 13], ["Modeling cache performance beyond LRU.", ["Nathan Beckmann", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2016.7446067", 12], ["Efficient footprint caching for Tagless DRAM Caches.", ["Hakbeom Jang", "Yongjun Lee", "Jongwon Kim", "Youngsok Kim", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2016.7446068", 12], ["SCsafe: Logging sequential consistency violations continuously and precisely.", ["Yuelu Duan", "David Koufaty", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2016.7446069", 12], ["LASER: Light, Accurate Sharing dEtection and Repair.", ["Liang Luo", "Akshitha Sriraman", "Brooke Fugate", "Shiliang Hu", "Gilles Pokam", "Chris J. Newburn", "Joseph Devietti"], "https://doi.org/10.1109/HPCA.2016.7446070", 13], ["Efficient GPU hardware transactional memory through early conflict resolution.", ["Sui Chen", "Lu Peng"], "https://doi.org/10.1109/HPCA.2016.7446071", 11], ["PleaseTM: Enabling transaction conflict management in requester-wins hardware transactional memory.", ["Sunjae Park", "Milos Prvulovic", "Christopher J. Hughes"], "https://doi.org/10.1109/HPCA.2016.7446072", 12], ["Efficient synthetic traffic models for large, complex SoCs.", ["Jieming Yin", "Onur Kayiran", "Matthew Poremba", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2016.7446073", 12], ["DVFS for NoCs in CMPs: A thread voting approach.", ["Yuan Yao", "Zhonghai Lu"], "https://doi.org/10.1109/HPCA.2016.7446074", 12], ["SLaC: Stage laser control for a flattened butterfly network.", ["Yigit Demir", "Nikos Hardavellas"], "https://doi.org/10.1109/HPCA.2016.7446075", 12], ["The runahead network-on-chip.", ["Zimo Li", "Joshua San Miguel", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/HPCA.2016.7446076", 12], ["Towards high performance paged memory for GPUs.", ["Tianhao Zheng", "David W. Nellans", "Arslan Zulfiqar", "Mark Stephenson", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446077", 13], ["Simultaneous Multikernel GPU: Multi-tasking throughput processors via fine-grained sharing.", ["Zhenning Wang", "Jun Yang", "Rami G. Melhem", "Bruce R. Childers", "Youtao Zhang", "Minyi Guo"], "https://doi.org/10.1109/HPCA.2016.7446078", 12], ["iPAWS: Instruction-issue pattern-based adaptive warp scheduling for GPGPUs.", ["Minseok Lee", "Gwangsun Kim", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "https://doi.org/10.1109/HPCA.2016.7446079", 12], ["Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller.", ["Andrew Ferraiuolo", "Yao Wang", "Danfeng Zhang", "Andrew C. Myers", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2016.7446080", 12], ["A complete key recovery timing attack on a GPU.", ["Zhen Hang Jiang", "Yunsi Fei", "David R. Kaeli"], "https://doi.org/10.1109/HPCA.2016.7446081", 12], ["CATalyst: Defeating last-level cache side channel attacks in cloud computing.", ["Fangfei Liu", "Qian Ge", "Yuval Yarom", "Frank McKeen", "Carlos V. Rozas", "Gernot Heiser", "Ruby B. Lee"], "https://doi.org/10.1109/HPCA.2016.7446082", 13], ["Predicting the memory bandwidth and optimal core allocations for multi-threaded applications on large-scale NUMA machines.", ["Wei Wang", "Jack W. Davidson", "Mary Lou Soffa"], "https://doi.org/10.1109/HPCA.2016.7446083", 13], ["A market approach for handling power emergencies in multi-tenant data center.", ["Mohammad A. Islam", "Xiaoqi Ren", "Shaolei Ren", "Adam Wierman", "Xiaorui Wang"], "https://doi.org/10.1109/HPCA.2016.7446084", 12], ["SizeCap: Efficiently handling power surges in fuel cell powered data centers.", ["Yang Li", "Di Wang", "Saugata Ghose", "Jie Liu", "Sriram Govindan", "Sean James", "Eric Peterson", "John Siegler", "Rachata Ausavarungnirun", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446085", 13], ["MaPU: A novel mathematical computing architecture.", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", 12], ["Best-offset hardware prefetching.", ["Pierre Michaud"], "https://doi.org/10.1109/HPCA.2016.7446087", 12], ["DUANG: Fast and lightweight page migration in asymmetric memory systems.", ["Hao Wang", "Jie Zhang", "Sharmila Shridhar", "Gieseo Park", "Myoungsoo Jung", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2016.7446088", 13], ["Selective GPU caches to eliminate CPU-GPU HW cache coherence.", ["Neha Agarwal", "David W. Nellans", "Eiman Ebrahimi", "Thomas F. Wenisch", "John Danskin", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446089", 13], ["Venice: Exploring server architectures for effective resource sharing.", ["Jianbo Dong", "Rui Hou", "Michael C. Huang", "Tao Jiang", "Boyan Zhao", "Sally A. McKee", "Haibin Wang", "Xiaosong Cui", "Lixin Zhang"], "https://doi.org/10.1109/HPCA.2016.7446090", 12], ["A large-scale study of soft-errors on GPUs in the field.", ["Bin Nie", "Devesh Tiwari", "Saurabh Gupta", "Evgenia Smirni", "James H. Rogers"], "https://doi.org/10.1109/HPCA.2016.7446091", 12], ["Design and implementation of a mobile storage leveraging the DRAM interface.", ["Sungyong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Heehyun Nam", "Sunmi Lee", "Yongmyung Lee", "Seungdo Chae", "Moonsang Kwon", "Jin-Hyeok Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/HPCA.2016.7446092", 12], ["Restore truncation for performance improvement in future DRAM systems.", ["XianWei Zhang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "https://doi.org/10.1109/HPCA.2016.7446093", 12], ["Parity Helix: Efficient protection for single-dimensional faults in multi-dimensional memory systems.", ["Xun Jian", "Vilas Sridharan", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2016.7446094", 13], ["Low-Cost Inter-Linked Subarrays (LISA): Enabling fast inter-subarray data movement in DRAM.", ["Kevin K. Chang", "Prashant J. Nair", "Donghyuk Lee", "Saugata Ghose", "Moinuddin K. Qureshi", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446095", 13], ["ChargeCache: Reducing DRAM latency by exploiting row access locality.", ["Hasan Hassan", "Gennady Pekhimenko", "Nandita Vijaykumar", "Vivek Seshadri", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446096", 13], ["Amdahl's law for lifetime reliability scaling in heterogeneous multicore processors.", ["William J. Song", "Saibal Mukhopadhyay", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/HPCA.2016.7446097", 12], ["LiveSim: Going live with microarchitecture simulation.", ["Sina Hassani", "Gabriel Southern", "Jose Renau"], "https://doi.org/10.1109/HPCA.2016.7446098", 12], ["McVerSi: A test generation framework for fast memory consistency verification in simulation.", ["Marco Elver", "Vijay Nagarajan"], "https://doi.org/10.1109/HPCA.2016.7446099", 13], ["Energy-efficient address translation.", ["Vasileios Karakostas", "Jayneel Gandhi", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1109/HPCA.2016.7446100", 13], ["RADAR: Runtime-assisted dead region management for last-level caches.", ["Madhavan Manivannan", "Vassilis Papaefstathiou", "Miquel Pericas", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2016.7446101", 13], ["Cache QoS: From concept to reality in the Intel\u00ae Xeon\u00ae processor E5-2600 v3 product family.", ["Andrew Herdrich", "Edwin Verplanke", "Priya Autee", "Ramesh Illikkal", "Chris Gianos", "Ronak Singhal", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2016.7446102", 12], ["Symbiotic job scheduling on the IBM POWER8.", ["Josue Feliu", "Stijn Eyerman", "Julio Sahuquillo", "Salvador Petit"], "https://doi.org/10.1109/HPCA.2016.7446103", 12], ["ScalCore: Designing a core for voltage scalability.", ["Bhargava Gopireddy", "Choungki Song", "Josep Torrellas", "Nam Sung Kim", "Aditya Agrawal", "Asit K. Mishra"], "https://doi.org/10.1109/HPCA.2016.7446104", 13], ["Cost effective physical register sharing.", ["Arthur Perais", "Andre Seznec"], "https://doi.org/10.1109/HPCA.2016.7446105", 13]]