Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Jun 01 19:57:39 2016
| Host         : Abbas running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/complexDoubleAdder_timing_synth.rpt
| Design       : complexDoubleAdder
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 2.821ns (35.145%)  route 5.206ns (64.855%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1953, unset)         1.737     1.737    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/aclk
                         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.255 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=6, unplaced)         0.773     3.028    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CARRYS_OUT[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     3.323 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__3/O
                         net (fo=108, unplaced)       0.550     3.873    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
                         LUT6 (Prop_lut6_I4_O)        0.124     3.997 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_6/O
                         net (fo=2, unplaced)         0.460     4.457    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_6_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     4.581 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2/O
                         net (fo=2, unplaced)         0.460     5.041    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_11
                         LUT3 (Prop_lut3_I0_O)        0.124     5.165 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, unplaced)         0.000     5.165    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.698 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, unplaced)         0.009     5.707    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[4]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.824 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, unplaced)         0.000     5.824    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[8]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.941 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, unplaced)         0.929     6.870    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[1]
                         LUT6 (Prop_lut6_I5_O)        0.124     6.994 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_5/O
                         net (fo=1, unplaced)         0.902     7.896    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/opt_has_pipe.first_q_reg[48]
                         LUT6 (Prop_lut6_I0_O)        0.124     8.020 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_2/O
                         net (fo=1, unplaced)         0.000     8.020    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/p_3_out[3]
                         MUXF7 (Prop_muxf7_I1_O)      0.214     8.234 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, unplaced)         0.000     8.234    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.088     8.322 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, unplaced)         0.323     8.645    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
                         LUT2 (Prop_lut2_I1_O)        0.319     8.964 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1/O
                         net (fo=1, unplaced)         0.800     9.764    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
                         DSP48E1                                      r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1953, unset)         1.659    11.659    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
                         DSP48E1                                      r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.035    11.623    
                         DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    10.325    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         10.325    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  0.561    




