// Seed: 3380262065
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    output wor id_2,
    input supply1 id_3
);
  logic id_5;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd32,
    parameter id_3 = 32'd40,
    parameter id_7 = 32'd51
) (
    input  tri   _id_0,
    input  wand  id_1,
    output tri   id_2,
    input  tri0  _id_3[-1  -  -1 'h0 : -1],
    input  tri   id_4,
    output uwire id_5
);
  wire [id_0 : id_3] _id_7[id_0 : -1];
  wire id_8[1 : id_7];
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_1
  );
endmodule
