NDSummary.OnToolTipsLoaded("File6:sc/LT_simple_sv/target/src/Target.sv",{643:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">Copyright (c) 2016-2025 IC Verimeter. All rights reserved.</div></div>",644:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype644\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection SystemVerilogStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">module automatic</span> Target(</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\"><span class=\"SHKeyword\">reg</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">clk_i</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">TLM-2.0 target implementation for SystemC-to-SystemVerilog communication</div></div>",646:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype646\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> clk_cnt</div></div><div class=\"TTSummary\">Clock cycle counter</div></div>",647:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype647\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] mem_data</div></div><div class=\"TTSummary\">Memory data input</div></div>",648:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype648\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] mem_byte_enable</div></div><div class=\"TTSummary\">Memory byte enable signals</div></div>",649:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype649\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] mem_addr</div></div><div class=\"TTSummary\">Memory address for read/write operations</div></div>",650:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype650\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> mem_we</div></div><div class=\"TTSummary\">Memory write enable signal</div></div>",651:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype651\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] mem_q</div></div><div class=\"TTSummary\">Memory data output</div></div>",652:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype652\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">bit</span> end_sim</div></div><div class=\"TTSummary\">Flag to indicate end of simulation</div></div>",653:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype653\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">bit</span> start_sim</div></div><div class=\"TTSummary\">Flag to indicate start of simulation</div></div>",654:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype654\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">bit</span> trnx_in_progress</div></div><div class=\"TTSummary\">Flag to indicate a transaction is in progress</div></div>",655:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype655\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> clk_next</div></div><div class=\"TTSummary\">Clock cycle for next operation</div></div>",656:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype656\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> sockid</div></div><div class=\"TTSummary\">TCP/IP socket identifier</div></div>",657:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype657\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">cs_tlm_generic_payload_header_t h</div></div><div class=\"TTSummary\">TLM generic payload header</div></div>",658:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype658\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">cs_tlm_axi3_extension_payload_header_t h_ext</div></div><div class=\"TTSummary\">TLM AXI3 extension payload header for incoming data</div></div>",659:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype659\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">cs_tlm_axi3_extension_payload_header_t h_ext_out</div></div><div class=\"TTSummary\">TLM AXI3 extension payload header for outgoing data</div></div>",660:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype660\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">byte</span> data_in[<span class=\"SHNumber\">4</span>]</div></div><div class=\"TTSummary\">Input data bytes</div></div>",661:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype661\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">byte</span> byte_enable_in[<span class=\"SHNumber\">4</span>]</div></div><div class=\"TTSummary\">Input byte enable signals</div></div>",662:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype662\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">byte</span> data_out[<span class=\"SHNumber\">4</span>]</div></div><div class=\"TTSummary\">Output data bytes</div></div>",663:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype663\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">byte</span> byte_enable_out[<span class=\"SHNumber\">4</span>]</div></div><div class=\"TTSummary\">Output byte enable signals</div></div>",664:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype664\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection SystemVerilogStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/6/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/6/2\"><span class=\"SHKeyword\">module</span> memory (</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">input</span></div><div class=\"PPackedDimensions\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">&nbsp[<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">data,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">input</span></div><div class=\"PPackedDimensions\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">&nbsp[<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">addr,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:3/2/4/3\"><span class=\"SHKeyword\">input</span></div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"3/4/4/5\" data-NarrowGridArea=\"4/3/5/4\" style=\"grid-area:3/4/4/5\">we,</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"4/4/5/5\" data-NarrowGridArea=\"5/3/6/4\" style=\"grid-area:4/4/5/5\">clk,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"5/2/6/3\" data-NarrowGridArea=\"6/1/7/2\" style=\"grid-area:5/2/6/3\"><span class=\"SHKeyword\">output</span></div><div class=\"PPackedDimensions\" data-WideGridArea=\"5/3/6/4\" data-NarrowGridArea=\"6/2/7/3\" style=\"grid-area:5/3/6/4\">&nbsp[<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"5/4/6/5\" data-NarrowGridArea=\"6/3/7/4\" style=\"grid-area:5/4/6/5\">q</div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"5/5/6/6\" data-NarrowGridArea=\"7/1/8/5\" style=\"grid-area:5/5/6/6\">)</div></div></div></div><div class=\"TTSummary\">Simple memory model with synchronous write and read operations</div></div>",666:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype666\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] ram[<span class=\"SHNumber\">255</span>:<span class=\"SHNumber\">0</span>]</div></div><div class=\"TTSummary\">Memory storage array</div></div>",667:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype667\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] addr_reg</div></div><div class=\"TTSummary\">Registered address for read operations</div></div>"});