module module_0 (
    input id_1,
    output id_2,
    input id_3,
    output logic [id_2[id_2] : id_3] id_4,
    input id_5
);
  logic id_6 (
      id_5,
      id_1[id_5 : id_2],
      id_3,
      id_5,
      id_4
  );
  logic id_7;
  id_8 id_9 (
      .id_5(id_6),
      .id_5(id_5)
  );
  id_10 id_11 (
      .id_5(id_3),
      .id_2(id_9),
      .id_1(id_1),
      .id_3(id_3 & id_1)
  );
  assign id_1[id_1] = id_5;
  id_12 id_13 (
      .id_3(id_5),
      .id_1(id_9)
  );
  id_14 id_15 (
      .id_1(1'd0),
      .id_9(id_4)
  );
  logic id_16;
  always @(posedge id_11) begin
    id_15 <= id_9;
  end
  logic [id_17 : id_17] id_18;
  id_19 id_20 (
      .id_18(id_21),
      .id_17(id_21),
      .id_18(id_21)
  );
  id_22 id_23 (
      .id_24(1),
      .id_17(id_18)
  );
  id_25 id_26 (
      .id_24(1),
      .id_24(1)
  );
endmodule
