m255
K3
13
cModel Technology
Z0 dC:\Users\Master\Documents\GitHub\CPU_Design_Project\CPU_Design_Memory_SelectEncode\simulation\modelsim
Edecoder16bits
Z1 w1521235380
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\Master\Documents\GitHub\CPU_Design_Project\CPU_Design_Memory_SelectEncode\simulation\modelsim
Z5 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd
Z6 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd
l0
L4
VDm;ZKSb?^>[SZ2n<P`Bk;0
Z7 OV;C;10.1d;51
31
Z8 !s108 1521697941.541000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd|
Z10 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 PiAgYhL]^SXlAeC3Fd6AX1
!i10b 1
Abehavioural
R2
R3
DEx4 work 13 decoder16bits 0 22 Dm;ZKSb?^>[SZ2n<P`Bk;0
l14
L13
V5zk@36;:kbD=H5Xc;VQ8]2
R7
31
R8
R9
R10
R11
R12
!s100 6?IMLMG5:h3SjUZ1:kK>`1
!i10b 1
Ereg_ir_tb
Z13 w1521697922
R2
R3
R4
Z14 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_IR_tb.vhd
Z15 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_IR_tb.vhd
l0
L6
VG14^`_9L1Pz0B>ClQePjb0
!s100 aKCEbf;GUhnTjniRK_NT;3
R7
31
!i10b 1
Z16 !s108 1521697942.344000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_IR_tb.vhd|
Z18 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_IR_tb.vhd|
R11
R12
Abehaviour
R2
R3
DEx4 work 9 reg_ir_tb 0 22 G14^`_9L1Pz0B>ClQePjb0
l23
L9
VLSMPzGHzb4^HE4HLa63I21
!s100 a;3591FgKBSSfXXoHL;XN0
R7
31
!i10b 1
R16
R17
R18
R11
R12
Eselectandencodelogic
R1
R2
R3
R4
Z19 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd
Z20 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd
l0
L4
VBz9:MRAc;fn3MKX3LE?:k2
R7
31
Z21 !s108 1521697941.285000
Z22 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd|
Z23 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd|
R11
R12
!s100 b4WAeoEzz=gi?BFk0^z1b3
!i10b 1
Abehaviour
R2
R3
DEx4 work 20 selectandencodelogic 0 22 Bz9:MRAc;fn3MKX3LE?:k2
l44
L15
V51YM1Cnbke[KP_oPDgCI43
R7
31
R21
R22
R23
R11
R12
!s100 1?jae2BjYXXgD`C;d0S`e0
!i10b 1
Eselectandencodesubcomponent1
Z24 w1521693928
R2
R3
R4
Z25 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd
Z26 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd
l0
L4
V@meZ3@07mjR[P8:C2;g;93
R7
31
Z27 !s108 1521697941.738000
Z28 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd|
Z29 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd|
R11
R12
!s100 fRKOaL5?bKAVckm?^`Y:@1
!i10b 1
Abehaviour
R2
R3
DEx4 work 28 selectandencodesubcomponent1 0 22 @meZ3@07mjR[P8:C2;g;93
l13
L12
V;Lzc=WcLWUzVGL`]W^oUi2
R7
31
R27
R28
R29
R11
R12
!s100 oe83jXC_?ZWzL;8a5gEHD3
!i10b 1
Eselectandencodesubcomponent2
R1
R2
R3
R4
Z30 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd
Z31 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd
l0
L4
VedGO;SAChXXz?ciXTmo4b1
R7
31
Z32 !s108 1521697941.933000
Z33 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd|
Z34 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd|
R11
R12
!s100 X`Z>TKk?XW7OdBLhhjY7]0
!i10b 1
Abehaviour
R2
R3
DEx4 work 28 selectandencodesubcomponent2 0 22 edGO;SAChXXz?ciXTmo4b1
l16
L14
VdYTFK105IC_ga82eLUJ<92
R7
31
R32
R33
R34
R11
R12
!s100 g0:;>Cz@eGN=RJg6XXB4W0
!i10b 1
