
---------- Begin Simulation Statistics ----------
final_tick                                  565144000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  27488                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159720                       # Number of bytes of host memory used
host_op_rate                                    27575                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.34                       # Real time elapsed on the host
host_tick_rate                              130281647                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      119235                       # Number of instructions simulated
sim_ops                                        119617                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000565                       # Number of seconds simulated
sim_ticks                                   565144000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22352                       # Number of branches fetched
system.cpu00.committedInsts                    100000                       # Number of instructions committed
system.cpu00.committedOps                      100293                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.004495                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.995505                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1130288                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1125207.000009                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15940                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6412                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              5080.999991                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98836                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98836                       # number of integer instructions
system.cpu00.num_int_register_reads            120856                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64472                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20286                       # Number of load instructions
system.cpu00.num_mem_refs                       36545                       # number of memory refs
system.cpu00.num_store_insts                    16259                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 859      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62925     62.70%     63.55% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.58% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::MemRead                  20571     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15962     15.90%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100365                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2540500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2540500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2540500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     562603500                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2540500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  71                       # Number of system calls
system.cpu01.Branches                             241                       # Number of branches fetched
system.cpu01.committedInsts                      1256                       # Number of instructions committed
system.cpu01.committedOps                        1262                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.977006                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.022994                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1130173                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             25987.357628                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          126                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       115                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1104185.642372                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                1237                       # Number of integer alu accesses
system.cpu01.num_int_insts                       1237                       # number of integer instructions
system.cpu01.num_int_register_reads              1440                       # number of times the integer registers were read
system.cpu01.num_int_register_writes              875                       # number of times the integer registers were written
system.cpu01.num_load_insts                       289                       # Number of load instructions
system.cpu01.num_mem_refs                         485                       # number of memory refs
system.cpu01.num_store_insts                      196                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.79%      0.79% # Class of executed instruction
system.cpu01.op_class::IntAlu                     766     60.60%     61.39% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.08%     61.47% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.16%     61.63% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     61.63% # Class of executed instruction
system.cpu01.op_class::MemRead                    293     23.18%     84.81% # Class of executed instruction
system.cpu01.op_class::MemWrite                   180     14.24%     99.05% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.05% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.95%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     1264                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      112376500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    112376500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    112376500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     452767500                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    112376500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             259                       # Number of branches fetched
system.cpu02.committedInsts                      1343                       # Number of instructions committed
system.cpu02.committedOps                        1349                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.980694                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.019306                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1130287                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             21820.982656                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          136                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       123                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1108466.017344                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                1321                       # Number of integer alu accesses
system.cpu02.num_int_insts                       1321                       # number of integer instructions
system.cpu02.num_int_register_reads              1539                       # number of times the integer registers were read
system.cpu02.num_int_register_writes              937                       # number of times the integer registers were written
system.cpu02.num_load_insts                       308                       # Number of load instructions
system.cpu02.num_mem_refs                         513                       # number of memory refs
system.cpu02.num_store_insts                      205                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.74%      0.74% # Class of executed instruction
system.cpu02.op_class::IntAlu                     825     61.07%     61.81% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.07%     61.88% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.15%     62.03% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     62.03% # Class of executed instruction
system.cpu02.op_class::MemRead                    312     23.09%     85.12% # Class of executed instruction
system.cpu02.op_class::MemWrite                   189     13.99%     99.11% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.11% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.89%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     1351                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      106117000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    106117000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    106117000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     459027000                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    106117000                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             274                       # Number of branches fetched
system.cpu03.committedInsts                      1407                       # Number of instructions committed
system.cpu03.committedOps                        1413                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.980877                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.019123                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1130250                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             21613.275304                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          140                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       134                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1108636.724696                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                1380                       # Number of integer alu accesses
system.cpu03.num_int_insts                       1380                       # number of integer instructions
system.cpu03.num_int_register_reads              1606                       # number of times the integer registers were read
system.cpu03.num_int_register_writes              982                       # number of times the integer registers were written
system.cpu03.num_load_insts                       323                       # Number of load instructions
system.cpu03.num_mem_refs                         533                       # number of memory refs
system.cpu03.num_store_insts                      210                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.71%      0.71% # Class of executed instruction
system.cpu03.op_class::IntAlu                     869     61.41%     62.12% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.07%     62.19% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.14%     62.33% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     62.33% # Class of executed instruction
system.cpu03.op_class::MemRead                    327     23.11%     85.44% # Class of executed instruction
system.cpu03.op_class::MemWrite                   194     13.71%     99.15% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.15% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.85%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     1415                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean       98025000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value     98025000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value     98025000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     467119000                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED     98025000                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             236                       # Number of branches fetched
system.cpu04.committedInsts                      1208                       # Number of instructions committed
system.cpu04.committedOps                        1214                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.981054                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.018946                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1130253                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             21413.338866                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          122                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       114                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1108839.661134                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                1186                       # Number of integer alu accesses
system.cpu04.num_int_insts                       1186                       # number of integer instructions
system.cpu04.num_int_register_reads              1384                       # number of times the integer registers were read
system.cpu04.num_int_register_writes              835                       # number of times the integer registers were written
system.cpu04.num_load_insts                       274                       # Number of load instructions
system.cpu04.num_mem_refs                         464                       # number of memory refs
system.cpu04.num_store_insts                      190                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.82%      0.82% # Class of executed instruction
system.cpu04.op_class::IntAlu                     739     60.77%     61.60% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.08%     61.68% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.16%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::MemRead                    278     22.86%     84.70% # Class of executed instruction
system.cpu04.op_class::MemWrite                   174     14.31%     99.01% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.01% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.99%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     1216                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean       90674500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value     90674500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value     90674500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     474469500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED     90674500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             251                       # Number of branches fetched
system.cpu05.committedInsts                      1292                       # Number of instructions committed
system.cpu05.committedOps                        1298                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.980929                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.019071                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1130094                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             21552.302140                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          131                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       120                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1108541.697860                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                1270                       # Number of integer alu accesses
system.cpu05.num_int_insts                       1270                       # number of integer instructions
system.cpu05.num_int_register_reads              1480                       # number of times the integer registers were read
system.cpu05.num_int_register_writes              898                       # number of times the integer registers were written
system.cpu05.num_load_insts                       295                       # Number of load instructions
system.cpu05.num_mem_refs                         494                       # number of memory refs
system.cpu05.num_store_insts                      199                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.77%      0.77% # Class of executed instruction
system.cpu05.op_class::IntAlu                     793     61.00%     61.77% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.08%     61.85% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.15%     62.00% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::MemRead                    299     23.00%     85.00% # Class of executed instruction
system.cpu05.op_class::MemWrite                   183     14.08%     99.08% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.08% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.92%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     1300                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean       82869000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     82869000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value     82869000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     482275000                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED     82869000                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             264                       # Number of branches fetched
system.cpu06.committedInsts                      1356                       # Number of instructions committed
system.cpu06.committedOps                        1362                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.980951                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.019049                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1130236                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             21530.011407                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          135                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       129                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1108705.988593                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                1330                       # Number of integer alu accesses
system.cpu06.num_int_insts                       1330                       # number of integer instructions
system.cpu06.num_int_register_reads              1551                       # number of times the integer registers were read
system.cpu06.num_int_register_writes              945                       # number of times the integer registers were written
system.cpu06.num_load_insts                       313                       # Number of load instructions
system.cpu06.num_mem_refs                         518                       # number of memory refs
system.cpu06.num_store_insts                      205                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.73%      0.73% # Class of executed instruction
system.cpu06.op_class::IntAlu                     833     61.07%     61.80% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.07%     61.88% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.15%     62.02% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::MemRead                    317     23.24%     85.26% # Class of executed instruction
system.cpu06.op_class::MemWrite                   189     13.86%     99.12% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.12% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.88%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     1364                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       74852000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     74852000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     74852000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     490292000                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     74852000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             241                       # Number of branches fetched
system.cpu07.committedInsts                      1236                       # Number of instructions committed
system.cpu07.committedOps                        1242                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.981693                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.018307                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1130155                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             20689.567154                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          125                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       116                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1109465.432846                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                1214                       # Number of integer alu accesses
system.cpu07.num_int_insts                       1214                       # number of integer instructions
system.cpu07.num_int_register_reads              1416                       # number of times the integer registers were read
system.cpu07.num_int_register_writes              856                       # number of times the integer registers were written
system.cpu07.num_load_insts                       281                       # Number of load instructions
system.cpu07.num_mem_refs                         474                       # number of memory refs
system.cpu07.num_store_insts                      193                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.80%      0.80% # Class of executed instruction
system.cpu07.op_class::IntAlu                     757     60.85%     61.66% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.08%     61.74% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.16%     61.90% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     61.90% # Class of executed instruction
system.cpu07.op_class::MemRead                    285     22.91%     84.81% # Class of executed instruction
system.cpu07.op_class::MemWrite                   177     14.23%     99.04% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.04% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.96%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     1244                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       67115500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     67115500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     67115500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     498028500                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     67115500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             242                       # Number of branches fetched
system.cpu08.committedInsts                      1241                       # Number of instructions committed
system.cpu08.committedOps                        1247                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.981921                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.018079                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1130057                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             20430.825608                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          126                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       116                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1109626.174392                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                1219                       # Number of integer alu accesses
system.cpu08.num_int_insts                       1219                       # number of integer instructions
system.cpu08.num_int_register_reads              1423                       # number of times the integer registers were read
system.cpu08.num_int_register_writes              859                       # number of times the integer registers were written
system.cpu08.num_load_insts                       283                       # Number of load instructions
system.cpu08.num_mem_refs                         477                       # number of memory refs
system.cpu08.num_store_insts                      194                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.80%      0.80% # Class of executed instruction
system.cpu08.op_class::IntAlu                     759     60.77%     61.57% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.08%     61.65% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.16%     61.81% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     61.81% # Class of executed instruction
system.cpu08.op_class::MemRead                    287     22.98%     84.79% # Class of executed instruction
system.cpu08.op_class::MemWrite                   178     14.25%     99.04% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.04% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.96%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     1249                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       59161500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     59161500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     59161500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     505982500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     59161500                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             266                       # Number of branches fetched
system.cpu09.committedInsts                      1364                       # Number of instructions committed
system.cpu09.committedOps                        1370                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.981788                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.018212                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1130287                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             20584.983751                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          135                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       131                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1109702.016249                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                1336                       # Number of integer alu accesses
system.cpu09.num_int_insts                       1336                       # number of integer instructions
system.cpu09.num_int_register_reads              1558                       # number of times the integer registers were read
system.cpu09.num_int_register_writes              949                       # number of times the integer registers were written
system.cpu09.num_load_insts                       315                       # Number of load instructions
system.cpu09.num_mem_refs                         521                       # number of memory refs
system.cpu09.num_store_insts                      206                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.73%      0.73% # Class of executed instruction
system.cpu09.op_class::IntAlu                     838     61.08%     61.81% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.07%     61.88% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.15%     62.03% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     62.03% # Class of executed instruction
system.cpu09.op_class::MemRead                    319     23.25%     85.28% # Class of executed instruction
system.cpu09.op_class::MemWrite                   190     13.85%     99.13% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.13% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.87%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     1372                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       49504000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     49504000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     49504000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     515640000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     49504000                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             280                       # Number of branches fetched
system.cpu10.committedInsts                      1440                       # Number of instructions committed
system.cpu10.committedOps                        1446                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.981500                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.018500                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1130243                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             20909.169476                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          143                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       137                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1109333.830524                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                1412                       # Number of integer alu accesses
system.cpu10.num_int_insts                       1412                       # number of integer instructions
system.cpu10.num_int_register_reads              1644                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             1006                       # number of times the integer registers were written
system.cpu10.num_load_insts                       332                       # Number of load instructions
system.cpu10.num_mem_refs                         546                       # number of memory refs
system.cpu10.num_store_insts                      214                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.69%      0.69% # Class of executed instruction
system.cpu10.op_class::IntAlu                     889     61.40%     62.09% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.07%     62.15% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.14%     62.29% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     62.29% # Class of executed instruction
system.cpu10.op_class::MemRead                    336     23.20%     85.50% # Class of executed instruction
system.cpu10.op_class::MemWrite                   198     13.67%     99.17% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.17% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.83%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     1448                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       41060000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     41060000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     41060000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     524084000                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     41060000                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             192                       # Number of branches fetched
system.cpu11.committedInsts                       988                       # Number of instructions committed
system.cpu11.committedOps                         994                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.982574                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.017426                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1130258                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             19695.479196                       # Number of busy cycles
system.cpu11.num_conditional_control_insts           99                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                        93                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1110562.520804                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                 971                       # Number of integer alu accesses
system.cpu11.num_int_insts                        971                       # number of integer instructions
system.cpu11.num_int_register_reads              1136                       # number of times the integer registers were read
system.cpu11.num_int_register_writes              674                       # number of times the integer registers were written
system.cpu11.num_load_insts                       222                       # Number of load instructions
system.cpu11.num_mem_refs                         390                       # number of memory refs
system.cpu11.num_store_insts                      168                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      1.00%      1.00% # Class of executed instruction
system.cpu11.op_class::IntAlu                     593     59.54%     60.54% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.10%     60.64% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.20%     60.84% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     60.84% # Class of executed instruction
system.cpu11.op_class::MemRead                    226     22.69%     83.53% # Class of executed instruction
system.cpu11.op_class::MemWrite                   152     15.26%     98.80% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     98.80% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      1.20%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                      996                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       32778000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     32778000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     32778000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     532366000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     32778000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             224                       # Number of branches fetched
system.cpu12.committedInsts                      1156                       # Number of instructions committed
system.cpu12.committedOps                        1162                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.983471                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.016529                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1130264                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             18681.605282                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          114                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       110                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1111582.394718                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                1135                       # Number of integer alu accesses
system.cpu12.num_int_insts                       1135                       # number of integer instructions
system.cpu12.num_int_register_reads              1324                       # number of times the integer registers were read
system.cpu12.num_int_register_writes              799                       # number of times the integer registers were written
system.cpu12.num_load_insts                       264                       # Number of load instructions
system.cpu12.num_mem_refs                         449                       # number of memory refs
system.cpu12.num_store_insts                      185                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.86%      0.86% # Class of executed instruction
system.cpu12.op_class::IntAlu                     702     60.31%     61.17% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.09%     61.25% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.17%     61.43% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     61.43% # Class of executed instruction
system.cpu12.op_class::MemRead                    268     23.02%     84.45% # Class of executed instruction
system.cpu12.op_class::MemWrite                   169     14.52%     98.97% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     98.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      1.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     1164                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       25090000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     25090000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     25090000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     540054000                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     25090000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             261                       # Number of branches fetched
system.cpu13.committedInsts                      1341                       # Number of instructions committed
system.cpu13.committedOps                        1347                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.983689                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.016311                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1130209                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             18434.713407                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          134                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       127                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1111774.286593                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                1316                       # Number of integer alu accesses
system.cpu13.num_int_insts                       1316                       # number of integer instructions
system.cpu13.num_int_register_reads              1535                       # number of times the integer registers were read
system.cpu13.num_int_register_writes              933                       # number of times the integer registers were written
system.cpu13.num_load_insts                       308                       # Number of load instructions
system.cpu13.num_mem_refs                         512                       # number of memory refs
system.cpu13.num_store_insts                      204                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.74%      0.74% # Class of executed instruction
system.cpu13.op_class::IntAlu                     824     61.08%     61.82% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.07%     61.90% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.15%     62.05% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     62.05% # Class of executed instruction
system.cpu13.op_class::MemRead                    312     23.13%     85.17% # Class of executed instruction
system.cpu13.op_class::MemWrite                   188     13.94%     99.11% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.11% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.89%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     1349                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       16847000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     16847000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     16847000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     548297000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     16847000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             220                       # Number of branches fetched
system.cpu14.committedInsts                      1114                       # Number of instructions committed
system.cpu14.committedOps                        1120                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.983696                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.016304                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1130197                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             18426.518321                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          117                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       103                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1111770.481679                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                1095                       # Number of integer alu accesses
system.cpu14.num_int_insts                       1095                       # number of integer instructions
system.cpu14.num_int_register_reads              1280                       # number of times the integer registers were read
system.cpu14.num_int_register_writes              766                       # number of times the integer registers were written
system.cpu14.num_load_insts                       249                       # Number of load instructions
system.cpu14.num_mem_refs                         428                       # number of memory refs
system.cpu14.num_store_insts                      179                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  11      0.98%      0.98% # Class of executed instruction
system.cpu14.op_class::IntAlu                     681     60.64%     61.62% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.09%     61.71% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.18%     61.89% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     61.89% # Class of executed instruction
system.cpu14.op_class::MemRead                    253     22.53%     84.42% # Class of executed instruction
system.cpu14.op_class::MemWrite                   163     14.51%     98.93% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     98.93% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      1.07%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     1123                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean        8828000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value      8828000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value      8828000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     556316000                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      8828000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             341                       # Number of branches fetched
system.cpu15.committedInsts                      1493                       # Number of instructions committed
system.cpu15.committedOps                        1498                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.981777                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.018223                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1130067                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             20592.974727                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          215                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       126                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1109474.025273                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                1476                       # Number of integer alu accesses
system.cpu15.num_int_insts                       1476                       # number of integer instructions
system.cpu15.num_int_register_reads              1691                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             1042                       # number of times the integer registers were written
system.cpu15.num_load_insts                       280                       # Number of load instructions
system.cpu15.num_mem_refs                         468                       # number of memory refs
system.cpu15.num_store_insts                      188                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      1.52%      1.52% # Class of executed instruction
system.cpu15.op_class::IntAlu                    1021     67.39%     68.91% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.07%     68.98% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.13%     69.11% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     69.11% # Class of executed instruction
system.cpu15.op_class::MemRead                    283     18.68%     87.79% # Class of executed instruction
system.cpu15.op_class::MemWrite                   173     11.42%     99.21% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.21% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.79%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     1515                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     565144000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    377067.47                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               41928.19                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    23178.19                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       85.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   118.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                       22.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    51.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     22.95                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.85                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0    118001784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            118001784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    169528474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           169528474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     51526691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            51526691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          434                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   140.976959                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   109.343982                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   135.193931                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          219     50.46%     50.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          151     34.79%     85.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           38      8.76%     94.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           13      3.00%     97.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            5      1.15%     98.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            3      0.69%     98.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            2      0.46%     99.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            3      0.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          434                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 48576                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  66688                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                  18112                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  12608                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys               29120                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        66688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             66688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0        29120                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          29120                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         1042                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     30540.79                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        48576                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 85953314.553458943963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     31823500                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0          455                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  26175980.77                       # Per-master write average memory access latency
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0        12608                       # Per-master bytes write to memory
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 22309358.322834536433                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0  11910071250                       # Per-master write total memory access latency
system.mem_ctrls0.mergedWrBursts                  231                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               2105                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               186                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         1042                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               1042                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0          455                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               455                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   53.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               58                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               17                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               23                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               17                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               60                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               31                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               75                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               92                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               27                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             102                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              71                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              68                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              32                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              54                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               11                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                7                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              11                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              53                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              39                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               9                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              32                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000554398750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     68.181818                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    56.300121                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    48.901571                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31            1      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39            5     45.45%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63            1      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdQLenPdf::0                    740                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                     1042                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 1042                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                       1042                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                47.43                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     360                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                   283                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   3795000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    564470000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               31823500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    17592250                       # Total ticks spent queuing
system.mem_ctrls0.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.909091                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.896039                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.700649                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               1      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18               9     81.82%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      9.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                     455                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 455                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                       455                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate               72.32                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                    162                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            14832540                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                 1199520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      155510250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           505.008582                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      4682500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     17160000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     48745250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    136370250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     17154500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    341031500                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             2484480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  637560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       52366560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                2063460                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        40566240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        15564480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             285402570                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           525852500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                177480                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            19349220                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1899240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      181207560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           533.238661                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      1890000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     18720000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF      2442250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    119008250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     25728500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    397355000                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             1477440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                 1009470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       45709440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                3355800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy    2243520.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             301356630                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           517821500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                850860                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    405485.28                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               44393.74                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    25643.74                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       82.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   109.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                       25.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    48.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     23.32                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.84                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1    109734864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            109734864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    157750945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           157750945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     48016081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            48016081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          393                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   155.358779                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   117.300172                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   149.890695                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          186     47.33%     47.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          134     34.10%     81.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           48     12.21%     93.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511            8      2.04%     95.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            8      2.04%     97.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            2      0.51%     98.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            4      1.02%     99.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            3      0.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          393                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 46528                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  62016                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  15488                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  14592                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               27136                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        62016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             62016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1        27136                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          27136                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          969                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     33306.76                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        46528                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 82329459.394419834018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     32274250                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1          424                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  29651326.65                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1        14592                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 25819968.008153676987                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1  12572162500                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                  176                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               2001                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               217                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          969                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                969                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1          424                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               424                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   57.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               52                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               17                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               22                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                7                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               42                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               75                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               78                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               23                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             101                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              91                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              80                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              22                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              59                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               11                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              54                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              46                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              15                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              39                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000514501750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     55.461538                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    42.502630                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    47.508974                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23            2     15.38%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31            3     23.08%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39            3     23.08%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111            2     15.38%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    704                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      969                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  969                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        969                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                50.62                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     368                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   3635000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    564841000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               32274250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    18643000                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.538462                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.517337                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.877058                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               3     23.08%     23.08% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              10     76.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     424                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 424                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       424                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               77.82                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    193                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            15227550                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  935340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      154091520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           510.042812                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      3391500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     17420000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     38439750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    150251500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     17731000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    337910250                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             1969920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  497145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       57699840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1677900                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        41180880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        14748300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             288247635                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           524609750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                219240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            22745850                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1877820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      185413590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           532.551544                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      1883000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     18460000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF      7045000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN     97808750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     33324500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    406622750                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             1463040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  994290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       37555200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                3512880                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy         2795280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             300968310                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           510425500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                970920                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    408603.40                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               43321.38                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    24571.38                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       82.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   108.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                       24.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    47.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                     22.05                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.84                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2    108828900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            108828900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    156618490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           156618490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     47789590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            47789590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          401                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   147.471322                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   113.884974                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   138.041442                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          188     46.88%     46.88% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          152     37.91%     84.79% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           31      7.73%     92.52% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           16      3.99%     96.51% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            8      2.00%     98.50% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            1      0.25%     98.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            2      0.50%     99.25% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            2      0.50%     99.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            1      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          401                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 46848                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  61504                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                  14656                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  13696                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys               27008                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        61504                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             61504                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2        27008                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          27008                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          961                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     32998.18                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        46848                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 82895686.763019695878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     31711250                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2          422                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  26695553.32                       # Per-master write average memory access latency
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2        13696                       # Per-master bytes write to memory
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 24234531.376074064523                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2  11265523500                       # Per-master write total memory access latency
system.mem_ctrls2.mergedWrBursts                  176                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               2013                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               202                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          961                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                961                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2          422                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               422                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   55.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               45                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               19                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               11                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               46                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               18                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               89                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               75                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               27                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              84                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              75                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              87                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              24                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              43                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              57                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                7                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9               13                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              17                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              58                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12              37                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14              17                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15              36                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000348971750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     57.750000                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    45.380616                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    42.648937                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::16-23            2     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24-31            4     33.33%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::48-55            1      8.33%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::56-63            1      8.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::72-79            1      8.33%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::96-103            1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::104-111            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::144-151            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdQLenPdf::0                    714                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     15                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      961                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  961                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        961                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                49.32                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     361                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                   229                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   3660000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    565098500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               31711250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    17986250                       # Total ticks spent queuing
system.mem_ctrls2.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.833333                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.824190                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.577350                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16               1      8.33%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18              11     91.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                     422                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 422                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                       422                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate               71.95                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                    177                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            11782470                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                 1035300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      153737550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           496.551295                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      2013000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     16640000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     61252750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    137210250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT     10878250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    337149750                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1352640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  550275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       52688640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1856400                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        18056640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             280622985                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           531977250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                146160                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            18107190                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1877820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      189871560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           532.832676                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      1162000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     18460000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF      4593500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    101352250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     23196750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    416379500                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1196640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  971520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       38915040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                3370080                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         2206980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             301127190                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           518947000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                970920                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    378204.48                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               44677.38                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    25927.38                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       84.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   117.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                       22.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    51.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                     22.81                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.83                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.66                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3    117548802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            117548802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    169188738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           169188738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     51639936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            51639936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          428                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   140.112150                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   108.446405                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   135.841161                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          224     52.34%     52.34% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          140     32.71%     85.05% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           43     10.05%     95.09% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           10      2.34%     97.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            3      0.70%     98.13% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            3      0.70%     98.83% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            1      0.23%     99.07% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            4      0.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          428                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 47808                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  66432                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                  18624                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  12544                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys               29184                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        66432                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             66432                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3        29184                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          29184                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         1038                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     32152.22                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        47808                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 84594368.868819281459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     33374000                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3          456                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  25189412.28                       # Per-master write average memory access latency
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3        12544                       # Per-master bytes write to memory
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 22196112.849114563316                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3  11486372000                       # Per-master write total memory access latency
system.mem_ctrls3.mergedWrBursts                  228                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               2076                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               189                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         1038                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               1038                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3          456                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               456                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   52.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               60                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2               24                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               20                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               44                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               45                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               95                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               78                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               17                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             104                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              71                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              61                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              17                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              41                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              53                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               14                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                3                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              17                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              59                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12              30                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              14                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15              33                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000395588750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     64.818182                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    53.012668                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    49.036350                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24-31            1      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-39            5     45.45%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::48-55            1      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::56-63            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::80-87            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::136-143            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::176-183            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdQLenPdf::0                    733                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                     12                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                     1038                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 1038                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                       1038                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                47.12                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     352                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                   291                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   3735000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    565037500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               33374000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    19367750                       # Total ticks spent queuing
system.mem_ctrls3.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     17.818182                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    17.808292                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.603023                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16               1      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18              10     90.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    11                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                     456                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 456                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                       456                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate               70.61                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                    161                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            12800490                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                 1142400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      157601580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           494.977227                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      2092500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     16380000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     71725500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    115907000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT     13415000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    345624000                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             1464960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  607200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       44511840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                2177700                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        20527440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             279733410                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           532307500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                177480                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            20891640                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1927800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      186888750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           532.001596                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      1344000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     18460000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF      5943500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    100264750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     29282500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    409849250                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1264320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                 1017060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       38496000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                3155880                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         2530980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             300657510                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           514888250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                845640                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |         520     26.09%     26.09% |         480     24.08%     50.18% |         474     23.78%     73.96% |         519     26.04%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total         1993                      
system.ruby.Directory_Controller.Data    |         455     25.90%     25.90% |         424     24.13%     50.03% |         422     24.02%     74.05% |         456     25.95%    100.00%
system.ruby.Directory_Controller.Data::total         1757                      
system.ruby.Directory_Controller.Fetch   |        1042     25.99%     25.99% |         969     24.16%     50.15% |         961     23.97%     74.11% |        1038     25.89%    100.00%
system.ruby.Directory_Controller.Fetch::total         4010                      
system.ruby.Directory_Controller.I.Fetch |        1042     25.99%     25.99% |         969     24.16%     50.15% |         961     23.97%     74.11% |        1038     25.89%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         4010                      
system.ruby.Directory_Controller.IM.Memory_Data |        1042     25.99%     25.99% |         969     24.16%     50.15% |         961     23.97%     74.11% |        1038     25.89%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         4010                      
system.ruby.Directory_Controller.M.CleanReplacement |         520     26.09%     26.09% |         480     24.08%     50.18% |         474     23.78%     73.96% |         519     26.04%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total         1993                      
system.ruby.Directory_Controller.M.Data  |         455     25.90%     25.90% |         424     24.13%     50.03% |         422     24.02%     74.05% |         456     25.95%    100.00%
system.ruby.Directory_Controller.M.Data::total         1757                      
system.ruby.Directory_Controller.MI.Memory_Ack |         455     25.93%     25.93% |         423     24.10%     50.03% |         422     24.05%     74.07% |         455     25.93%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total         1755                      
system.ruby.Directory_Controller.Memory_Ack |         455     25.93%     25.93% |         423     24.10%     50.03% |         422     24.05%     74.07% |         455     25.93%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total         1755                      
system.ruby.Directory_Controller.Memory_Data |        1042     25.99%     25.99% |         969     24.16%     50.15% |         961     23.97%     74.11% |        1038     25.89%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         4010                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       137667                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      137667    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       137667                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples       142834                      
system.ruby.IFETCH.latency_hist_seqr::mean     3.826680                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.154063                      
system.ruby.IFETCH.latency_hist_seqr::stdev    25.861070                      
system.ruby.IFETCH.latency_hist_seqr     |      141399     99.00%     99.00% |        1365      0.96%     99.95% |           8      0.01%     99.96% |          14      0.01%     99.97% |           8      0.01%     99.97% |          12      0.01%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          28      0.02%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       142834                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5167                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    79.139346                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    52.510273                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   112.273172                      
system.ruby.IFETCH.miss_latency_hist_seqr |        3732     72.23%     72.23% |        1365     26.42%     98.65% |           8      0.15%     98.80% |          14      0.27%     99.07% |           8      0.15%     99.23% |          12      0.23%     99.46% |           0      0.00%     99.46% |           0      0.00%     99.46% |           0      0.00%     99.46% |          28      0.54%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5167                      
system.ruby.L1Cache_Controller.Ack       |           6      9.23%      9.23% |           6      9.23%     18.46% |           3      4.62%     23.08% |           3      4.62%     27.69% |           3      4.62%     32.31% |           3      4.62%     36.92% |           6      9.23%     46.15% |           3      4.62%     50.77% |           3      4.62%     55.38% |           3      4.62%     60.00% |           3      4.62%     64.62% |           4      6.15%     70.77% |           4      6.15%     76.92% |           4      6.15%     83.08% |           3      4.62%     87.69% |           8     12.31%    100.00%
system.ruby.L1Cache_Controller.Ack::total           65                      
system.ruby.L1Cache_Controller.Ack_all   |           4      7.14%      7.14% |           2      3.57%     10.71% |           3      5.36%     16.07% |           3      5.36%     21.43% |           3      5.36%     26.79% |           3      5.36%     32.14% |           4      7.14%     39.29% |           3      5.36%     44.64% |           3      5.36%     50.00% |           3      5.36%     55.36% |           3      5.36%     60.71% |           4      7.14%     67.86% |           4      7.14%     75.00% |           4      7.14%     82.14% |           3      5.36%     87.50% |           7     12.50%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           56                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            4                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3      4.35%      4.35% |           4      5.80%     10.14% |           3      4.35%     14.49% |           5      7.25%     21.74% |           3      4.35%     26.09% |           4      5.80%     31.88% |           4      5.80%     37.68% |           5      7.25%     44.93% |           4      5.80%     50.72% |           4      5.80%     56.52% |           5      7.25%     63.77% |           4      5.80%     69.57% |           6      8.70%     78.26% |           3      4.35%     82.61% |           4      5.80%     88.41% |           8     11.59%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           69                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3901     84.46%     84.46% |          51      1.10%     85.56% |          53      1.15%     86.71% |          49      1.06%     87.77% |          45      0.97%     88.74% |          49      1.06%     89.80% |          49      1.06%     90.86% |          44      0.95%     91.82% |          46      1.00%     92.81% |          48      1.04%     93.85% |          50      1.08%     94.93% |          55      1.19%     96.12% |          45      0.97%     97.10% |          50      1.08%     98.18% |          43      0.93%     99.11% |          41      0.89%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4619                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6223     80.62%     80.62% |          99      1.28%     81.90% |          99      1.28%     83.18% |         103      1.33%     84.52% |         104      1.35%     85.87% |         102      1.32%     87.19% |         102      1.32%     88.51% |         103      1.33%     89.84% |         103      1.33%     91.18% |         104      1.35%     92.52% |         103      1.33%     93.86% |          95      1.23%     95.09% |          93      1.20%     96.29% |          96      1.24%     97.54% |          96      1.24%     98.78% |          94      1.22%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7719                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           2     28.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            7                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.Inv     |           1      0.52%      0.52% |          14      7.29%      7.81% |          16      8.33%     16.15% |          11      5.73%     21.87% |          17      8.85%     30.73% |          12      6.25%     36.98% |           8      4.17%     41.15% |          12      6.25%     47.40% |          11      5.73%     53.12% |           7      3.65%     56.77% |           7      3.65%     60.42% |          28     14.58%     75.00% |          13      6.77%     81.77% |          10      5.21%     86.98% |          11      5.73%     92.71% |          14      7.29%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          192                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3227     97.32%     97.32% |           5      0.15%     97.47% |           5      0.15%     97.62% |           6      0.18%     97.80% |           4      0.12%     97.92% |           5      0.15%     98.07% |           7      0.21%     98.28% |           5      0.15%     98.43% |           6      0.18%     98.61% |           7      0.21%     98.82% |           7      0.21%     99.03% |           6      0.18%     99.22% |           6      0.18%     99.40% |           7      0.21%     99.61% |           7      0.21%     99.82% |           6      0.18%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3316                      
system.ruby.L1Cache_Controller.E.LL      |          90     84.91%     84.91% |           2      1.89%     86.79% |           2      1.89%     88.68% |           1      0.94%     89.62% |           1      0.94%     90.57% |           1      0.94%     91.51% |           1      0.94%     92.45% |           1      0.94%     93.40% |           1      0.94%     94.34% |           1      0.94%     95.28% |           1      0.94%     96.23% |           1      0.94%     97.17% |           1      0.94%     98.11% |           1      0.94%     99.06% |           1      0.94%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total          106                      
system.ruby.L1Cache_Controller.E.Load    |        7318     91.84%     91.84% |          45      0.56%     92.41% |          48      0.60%     93.01% |          48      0.60%     93.61% |          43      0.54%     94.15% |          42      0.53%     94.68% |          47      0.59%     95.27% |          34      0.43%     95.70% |          40      0.50%     96.20% |          50      0.63%     96.82% |          46      0.58%     97.40% |          33      0.41%     97.82% |          40      0.50%     98.32% |          53      0.67%     98.98% |          42      0.53%     99.51% |          39      0.49%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7968                      
system.ruby.L1Cache_Controller.E.Store   |         579     59.69%     59.69% |          28      2.89%     62.58% |          28      2.89%     65.46% |          30      3.09%     68.56% |          22      2.27%     70.82% |          29      2.99%     73.81% |          30      3.09%     76.91% |          25      2.58%     79.48% |          26      2.68%     82.16% |          30      3.09%     85.26% |          34      3.51%     88.76% |          17      1.75%     90.52% |          23      2.37%     92.89% |          28      2.89%     95.77% |          21      2.16%     97.94% |          20      2.06%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          970                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          25     32.47%     32.47% |           4      5.19%     37.66% |           3      3.90%     41.56% |           4      5.19%     46.75% |           2      2.60%     49.35% |           3      3.90%     53.25% |           5      6.49%     59.74% |           2      2.60%     62.34% |           2      2.60%     64.94% |           2      2.60%     67.53% |           2      2.60%     70.13% |           4      5.19%     75.32% |           4      5.19%     80.52% |           4      5.19%     85.71% |           5      6.49%     92.21% |           6      7.79%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           77                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           3      4.11%      4.11% |           4      5.48%      9.59% |           6      8.22%     17.81% |           3      4.11%     21.92% |           5      6.85%     28.77% |           5      6.85%     35.62% |           4      5.48%     41.10% |           6      8.22%     49.32% |           6      8.22%     57.53% |           6      8.22%     65.75% |           6      8.22%     73.97% |           3      4.11%     78.08% |           4      5.48%     83.56% |           5      6.85%     90.41% |           3      4.11%     94.52% |           4      5.48%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           73                      
system.ruby.L1Cache_Controller.I.Ifetch  |           1      2.86%      2.86% |           3      8.57%     11.43% |           3      8.57%     20.00% |           3      8.57%     28.57% |           3      8.57%     37.14% |           3      8.57%     45.71% |           3      8.57%     54.29% |           3      8.57%     62.86% |           3      8.57%     71.43% |           2      5.71%     77.14% |           2      5.71%     82.86% |           1      2.86%     85.71% |           1      2.86%     88.57% |           1      2.86%     91.43% |           1      2.86%     94.29% |           2      5.71%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total           35                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          20     17.09%     17.09% |           8      6.84%     23.93% |           8      6.84%     30.77% |           7      5.98%     36.75% |           7      5.98%     42.74% |           8      6.84%     49.57% |           7      5.98%     55.56% |           7      5.98%     61.54% |           8      6.84%     68.38% |           7      5.98%     74.36% |           7      5.98%     80.34% |           7      5.98%     86.32% |           7      5.98%     92.31% |           5      4.27%     96.58% |           3      2.56%     99.15% |           1      0.85%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          117                      
system.ruby.L1Cache_Controller.I.LL      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           1     14.29%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total            7                      
system.ruby.L1Cache_Controller.I.Load    |           3      0.50%      0.50% |          40      6.71%      7.21% |          43      7.21%     14.43% |          41      6.88%     21.31% |          37      6.21%     27.52% |          40      6.71%     34.23% |          38      6.38%     40.60% |          38      6.38%     46.98% |          39      6.54%     53.52% |          38      6.38%     59.90% |          41      6.88%     66.78% |          47      7.89%     74.66% |          39      6.54%     81.21% |          41      6.88%     88.09% |          35      5.87%     93.96% |          36      6.04%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          596                      
system.ruby.L1Cache_Controller.I.Store   |           2      0.44%      0.44% |          32      7.08%      7.52% |          31      6.86%     14.38% |          33      7.30%     21.68% |          32      7.08%     28.76% |          31      6.86%     35.62% |          33      7.30%     42.92% |          31      6.86%     49.78% |          30      6.64%     56.42% |          32      7.08%     63.50% |          33      7.30%     70.80% |          26      5.75%     76.55% |          27      5.97%     82.52% |          29      6.42%     88.94% |          25      5.53%     94.47% |          25      5.53%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          452                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            3                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            3                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          53     85.48%     85.48% |           0      0.00%     85.48% |           0      0.00%     85.48% |           1      1.61%     87.10% |           1      1.61%     88.71% |           1      1.61%     90.32% |           0      0.00%     90.32% |           1      1.61%     91.94% |           1      1.61%     93.55% |           1      1.61%     95.16% |           1      1.61%     96.77% |           0      0.00%     96.77% |           0      0.00%     96.77% |           1      1.61%     98.39% |           1      1.61%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           62                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1681     69.87%     69.87% |          50      2.08%     71.95% |          49      2.04%     73.98% |          51      2.12%     76.10% |          51      2.12%     78.22% |          50      2.08%     80.30% |          51      2.12%     82.42% |          50      2.08%     84.50% |          49      2.04%     86.53% |          51      2.12%     88.65% |          52      2.16%     90.81% |          45      1.87%     92.68% |          44      1.83%     94.51% |          46      1.91%     96.43% |          43      1.79%     98.21% |          43      1.79%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2406                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3      4.35%      4.35% |           4      5.80%     10.14% |           3      4.35%     14.49% |           5      7.25%     21.74% |           3      4.35%     26.09% |           4      5.80%     31.88% |           4      5.80%     37.68% |           5      7.25%     44.93% |           4      5.80%     50.72% |           4      5.80%     56.52% |           5      7.25%     63.77% |           4      5.80%     69.57% |           6      8.70%     78.26% |           3      4.35%     82.61% |           4      5.80%     88.41% |           8     11.59%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           69                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3901     84.46%     84.46% |          51      1.10%     85.56% |          53      1.15%     86.71% |          49      1.06%     87.77% |          45      0.97%     88.74% |          49      1.06%     89.80% |          49      1.06%     90.86% |          44      0.95%     91.82% |          46      1.00%     92.81% |          48      1.04%     93.85% |          50      1.08%     94.93% |          55      1.19%     96.12% |          45      0.97%     97.10% |          50      1.08%     98.18% |          43      0.93%     99.11% |          41      0.89%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4619                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4489     85.57%     85.57% |          49      0.93%     86.50% |          50      0.95%     87.46% |          50      0.95%     88.41% |          51      0.97%     89.38% |          51      0.97%     90.35% |          51      0.97%     91.33% |          51      0.97%     92.30% |          52      0.99%     93.29% |          51      0.97%     94.26% |          50      0.95%     95.22% |          50      0.95%     96.17% |          49      0.93%     97.10% |          49      0.93%     98.04% |          52      0.99%     99.03% |          51      0.97%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5246                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            5                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            5                      
system.ruby.L1Cache_Controller.Ifetch    |      120308     84.23%     84.23% |        1461      1.02%     85.25% |        1560      1.09%     86.34% |        1633      1.14%     87.49% |        1406      0.98%     88.47% |        1502      1.05%     89.52% |        1577      1.10%     90.63% |        1438      1.01%     91.63% |        1444      1.01%     92.65% |        1586      1.11%     93.76% |        1672      1.17%     94.93% |        1154      0.81%     95.73% |        1347      0.94%     96.68% |        1559      1.09%     97.77% |        1311      0.92%     98.69% |        1876      1.31%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       142834                      
system.ruby.L1Cache_Controller.Inv       |        1294     48.68%     48.68% |         101      3.80%     52.48% |         101      3.80%     56.28% |         100      3.76%     60.05% |          94      3.54%     63.58% |          96      3.61%     67.19% |          95      3.57%     70.77% |          93      3.50%     74.27% |          92      3.46%     77.73% |          90      3.39%     81.11% |          95      3.57%     84.69% |          95      3.57%     88.26% |          86      3.24%     91.50% |          84      3.16%     94.66% |          73      2.75%     97.40% |          69      2.60%    100.00%
system.ruby.L1Cache_Controller.Inv::total         2658                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           1     12.50%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           3     37.50%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            8                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           1     10.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           1     10.00%     50.00% |           1     10.00%     60.00% |           1     10.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           10                      
system.ruby.L1Cache_Controller.L.LL      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      5.26%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           0      0.00%     47.37% |           0      0.00%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           8     42.11%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           19                      
system.ruby.L1Cache_Controller.L.Load    |         316     88.27%     88.27% |           2      0.56%     88.83% |           2      0.56%     89.39% |           2      0.56%     89.94% |           2      0.56%     90.50% |           2      0.56%     91.06% |           2      0.56%     91.62% |           2      0.56%     92.18% |           2      0.56%     92.74% |           2      0.56%     93.30% |           2      0.56%     93.85% |           2      0.56%     94.41% |           2      0.56%     94.97% |           2      0.56%     95.53% |           2      0.56%     96.09% |          14      3.91%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          358                      
system.ruby.L1Cache_Controller.L.Store   |         561     84.62%     84.62% |           5      0.75%     85.37% |           5      0.75%     86.12% |           6      0.90%     87.03% |           5      0.75%     87.78% |           6      0.90%     88.69% |           6      0.90%     89.59% |           6      0.90%     90.50% |           6      0.90%     91.40% |           6      0.90%     92.31% |           6      0.90%     93.21% |           6      0.90%     94.12% |           6      0.90%     95.02% |           6      0.90%     95.93% |           6      0.90%     96.83% |          21      3.17%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          663                      
system.ruby.L1Cache_Controller.L.Unlock  |         254     78.15%     78.15% |           4      1.23%     79.38% |           4      1.23%     80.62% |           4      1.23%     81.85% |           4      1.23%     83.08% |           4      1.23%     84.31% |           4      1.23%     85.54% |           4      1.23%     86.77% |           4      1.23%     88.00% |           4      1.23%     89.23% |           4      1.23%     90.46% |           4      1.23%     91.69% |           4      1.23%     92.92% |           4      1.23%     94.15% |           5      1.54%     95.69% |          14      4.31%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          325                      
system.ruby.L1Cache_Controller.L1_Replacement |       10089     93.27%     93.27% |          48      0.44%     93.71% |          46      0.43%     94.14% |          48      0.44%     94.58% |          48      0.44%     95.03% |          49      0.45%     95.48% |          50      0.46%     95.94% |          48      0.44%     96.39% |          49      0.45%     96.84% |          51      0.47%     97.31% |          50      0.46%     97.77% |          49      0.45%     98.23% |          46      0.43%     98.65% |          47      0.43%     99.08% |          50      0.46%     99.55% |          49      0.45%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10817                      
system.ruby.L1Cache_Controller.LL        |         254     73.84%     73.84% |           4      1.16%     75.00% |           5      1.45%     76.45% |           5      1.45%     77.91% |           5      1.45%     79.36% |           5      1.45%     80.81% |           5      1.45%     82.27% |           5      1.45%     83.72% |           5      1.45%     85.17% |           5      1.45%     86.63% |           5      1.45%     88.08% |           4      1.16%     89.24% |           4      1.16%     90.41% |           5      1.45%     91.86% |           6      1.74%     93.60% |          22      6.40%    100.00%
system.ruby.L1Cache_Controller.LL::total          344                      
system.ruby.L1Cache_Controller.Load      |       20032     82.47%     82.47% |         285      1.17%     83.65% |         304      1.25%     84.90% |         319      1.31%     86.21% |         270      1.11%     87.32% |         291      1.20%     88.52% |         308      1.27%     89.79% |         277      1.14%     90.93% |         279      1.15%     92.08% |         310      1.28%     93.36% |         328      1.35%     94.71% |         219      0.90%     95.61% |         260      1.07%     96.68% |         304      1.25%     97.93% |         244      1.00%     98.93% |         259      1.07%    100.00%
system.ruby.L1Cache_Controller.Load::total        24289                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          25     40.32%     40.32% |           2      3.23%     43.55% |           2      3.23%     46.77% |           3      4.84%     51.61% |           2      3.23%     54.84% |           2      3.23%     58.06% |           3      4.84%     62.90% |           2      3.23%     66.13% |           2      3.23%     69.35% |           2      3.23%     72.58% |           2      3.23%     75.81% |           3      4.84%     80.65% |           3      4.84%     85.48% |           2      3.23%     88.71% |           4      6.45%     95.16% |           3      4.84%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           62                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2      4.08%      4.08% |           3      6.12%     10.20% |           4      8.16%     18.37% |           2      4.08%     22.45% |           3      6.12%     28.57% |           3      6.12%     34.69% |           3      6.12%     40.82% |           4      8.16%     48.98% |           4      8.16%     57.14% |           4      8.16%     65.31% |           4      8.16%     73.47% |           2      4.08%     77.55% |           3      6.12%     83.67% |           3      6.12%     89.80% |           2      4.08%     93.88% |           3      6.12%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           49                      
system.ruby.L1Cache_Controller.M.Inv     |           4      0.43%      0.43% |          66      7.17%      7.60% |          65      7.06%     14.66% |          69      7.49%     22.15% |          59      6.41%     28.56% |          65      7.06%     35.61% |          68      7.38%     43.00% |          62      6.73%     49.73% |          62      6.73%     56.46% |          66      7.17%     63.63% |          72      7.82%     71.44% |          51      5.54%     76.98% |          56      6.08%     83.06% |          61      6.62%     89.69% |          50      5.43%     95.11% |          45      4.89%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          921                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2369     93.78%     93.78% |          10      0.40%     94.18% |           9      0.36%     94.54% |           9      0.36%     94.89% |          12      0.48%     95.37% |          11      0.44%     95.80% |          10      0.40%     96.20% |          10      0.40%     96.60% |          10      0.40%     96.99% |          12      0.48%     97.47% |          11      0.44%     97.90% |          11      0.44%     98.34% |           8      0.32%     98.65% |          10      0.40%     99.05% |          11      0.44%     99.49% |          13      0.51%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2526                      
system.ruby.L1Cache_Controller.M.LL      |         109     81.34%     81.34% |           1      0.75%     82.09% |           1      0.75%     82.84% |           1      0.75%     83.58% |           1      0.75%     84.33% |           1      0.75%     85.07% |           1      0.75%     85.82% |           1      0.75%     86.57% |           1      0.75%     87.31% |           1      0.75%     88.06% |           1      0.75%     88.81% |           1      0.75%     89.55% |           1      0.75%     90.30% |           1      0.75%     91.04% |           2      1.49%     92.54% |          10      7.46%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          134                      
system.ruby.L1Cache_Controller.M.Load    |        8457     77.24%     77.24% |         170      1.55%     78.79% |         184      1.68%     80.47% |         193      1.76%     82.24% |         160      1.46%     83.70% |         173      1.58%     85.28% |         189      1.73%     87.00% |         163      1.49%     88.49% |         165      1.51%     90.00% |         182      1.66%     91.66% |         200      1.83%     93.49% |         109      1.00%     94.48% |         149      1.36%     95.84% |         178      1.63%     97.47% |         136      1.24%     98.71% |         141      1.29%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        10949                      
system.ruby.L1Cache_Controller.M.Store   |       13435     88.84%     88.84% |         112      0.74%     89.58% |         121      0.80%     90.38% |         121      0.80%     91.19% |         110      0.73%     91.91% |         112      0.74%     92.65% |         116      0.77%     93.42% |         110      0.73%     94.15% |         111      0.73%     94.88% |         117      0.77%     95.66% |         120      0.79%     96.45% |          98      0.65%     97.10% |         110      0.73%     97.82% |         121      0.80%     98.62% |         107      0.71%     99.33% |         101      0.67%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15122                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5596     95.79%     95.79% |          15      0.26%     96.05% |          14      0.24%     96.29% |          15      0.26%     96.54% |          16      0.27%     96.82% |          16      0.27%     97.09% |          17      0.29%     97.38% |          15      0.26%     97.64% |          16      0.27%     97.91% |          19      0.33%     98.24% |          18      0.31%     98.55% |          17      0.29%     98.84% |          14      0.24%     99.08% |          17      0.29%     99.37% |          18      0.31%     99.67% |          19      0.33%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5842                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4483     87.35%     87.35% |          43      0.84%     88.19% |          43      0.84%     89.03% |          43      0.84%     89.87% |          43      0.84%     90.71% |          43      0.84%     91.54% |          43      0.84%     92.38% |          43      0.84%     93.22% |          43      0.84%     94.06% |          43      0.84%     94.89% |          43      0.84%     95.73% |          43      0.84%     96.57% |          43      0.84%     97.41% |          43      0.84%     98.25% |          45      0.88%     99.12% |          45      0.88%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5132                      
system.ruby.L1Cache_Controller.NP.Inv    |        1268     91.55%     91.55% |          11      0.79%     92.35% |           9      0.65%     93.00% |           9      0.65%     93.65% |           9      0.65%     94.30% |           9      0.65%     94.95% |           9      0.65%     95.60% |           9      0.65%     96.25% |           9      0.65%     96.90% |           8      0.58%     97.47% |           7      0.51%     97.98% |           7      0.51%     98.48% |           8      0.58%     99.06% |           6      0.43%     99.49% |           4      0.29%     99.78% |           3      0.22%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         1385                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3906     93.31%     93.31% |          18      0.43%     93.74% |          17      0.41%     94.15% |          19      0.45%     94.60% |          18      0.43%     95.03% |          19      0.45%     95.48% |          20      0.48%     95.96% |          18      0.43%     96.39% |          19      0.45%     96.85% |          21      0.50%     97.35% |          20      0.48%     97.83% |          19      0.45%     98.28% |          17      0.41%     98.69% |          18      0.43%     99.12% |          19      0.45%     99.57% |          18      0.43%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4186                      
system.ruby.L1Cache_Controller.NP.Store  |        1679     85.75%     85.75% |          19      0.97%     86.72% |          18      0.92%     87.64% |          18      0.92%     88.56% |          19      0.97%     89.53% |          19      0.97%     90.50% |          19      0.97%     91.47% |          19      0.97%     92.44% |          19      0.97%     93.41% |          19      0.97%     94.38% |          19      0.97%     95.35% |          19      0.97%     96.32% |          18      0.92%     97.24% |          18      0.92%     98.16% |          18      0.92%     99.08% |          18      0.92%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1958                      
system.ruby.L1Cache_Controller.S.Ifetch  |      115824     84.13%     84.13% |        1415      1.03%     85.16% |        1514      1.10%     86.26% |        1587      1.15%     87.41% |        1360      0.99%     88.40% |        1456      1.06%     89.46% |        1531      1.11%     90.57% |        1392      1.01%     91.58% |        1398      1.02%     92.60% |        1541      1.12%     93.72% |        1627      1.18%     94.90% |        1110      0.81%     95.71% |        1303      0.95%     96.65% |        1515      1.10%     97.75% |        1265      0.92%     98.67% |        1829      1.33%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       137667                      
system.ruby.L1Cache_Controller.S.Inv     |          21     14.00%     14.00% |          10      6.67%     20.67% |          11      7.33%     28.00% |          10      6.67%     34.67% |           8      5.33%     40.00% |           9      6.00%     46.00% |           9      6.00%     52.00% |           9      6.00%     58.00% |           9      6.00%     64.00% |           8      5.33%     69.33% |           8      5.33%     74.67% |           9      6.00%     80.67% |           9      6.00%     86.67% |           6      4.00%     90.67% |           8      5.33%     96.00% |           6      4.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          150                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4473     92.07%     92.07% |          25      0.51%     92.59% |          24      0.49%     93.08% |          26      0.54%     93.62% |          25      0.51%     94.13% |          25      0.51%     94.65% |          26      0.54%     95.18% |          26      0.54%     95.72% |          25      0.51%     96.23% |          25      0.51%     96.75% |          25      0.51%     97.26% |          25      0.51%     97.78% |          25      0.51%     98.29% |          25      0.51%     98.81% |          29      0.60%     99.40% |          29      0.60%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4858                      
system.ruby.L1Cache_Controller.S.LL      |           2      8.00%      8.00% |           1      4.00%     12.00% |           0      0.00%     12.00% |           1      4.00%     16.00% |           1      4.00%     20.00% |           2      8.00%     28.00% |           2      8.00%     36.00% |           1      4.00%     40.00% |           1      4.00%     44.00% |           1      4.00%     48.00% |           2      8.00%     56.00% |           2      8.00%     64.00% |           2      8.00%     72.00% |           2      8.00%     80.00% |           1      4.00%     84.00% |           4     16.00%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           25                      
system.ruby.L1Cache_Controller.S.Load    |          32     13.79%     13.79% |          10      4.31%     18.10% |          10      4.31%     22.41% |          16      6.90%     29.31% |          10      4.31%     33.62% |          15      6.47%     40.09% |          12      5.17%     45.26% |          22      9.48%     54.74% |          14      6.03%     60.78% |          17      7.33%     68.10% |          19      8.19%     76.29% |           9      3.88%     80.17% |          13      5.60%     85.78% |          12      5.17%     90.95% |          10      4.31%     95.26% |          11      4.74%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          232                      
system.ruby.L1Cache_Controller.S.Store   |           2      6.25%      6.25% |           1      3.12%      9.38% |           2      6.25%     15.62% |           2      6.25%     21.88% |           2      6.25%     28.12% |           2      6.25%     34.38% |           2      6.25%     40.62% |           2      6.25%     46.88% |           2      6.25%     53.12% |           2      6.25%     59.38% |           2      6.25%     65.62% |           2      6.25%     71.88% |           2      6.25%     78.12% |           2      6.25%     84.38% |           2      6.25%     90.62% |           3      9.38%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           32                      
system.ruby.L1Cache_Controller.SL.Ack    |           4     13.79%     13.79% |           5     17.24%     31.03% |           1      3.45%     34.48% |           1      3.45%     37.93% |           1      3.45%     41.38% |           1      3.45%     44.83% |           1      3.45%     48.28% |           1      3.45%     51.72% |           1      3.45%     55.17% |           1      3.45%     58.62% |           1      3.45%     62.07% |           2      6.90%     68.97% |           2      6.90%     75.86% |           1      3.45%     79.31% |           1      3.45%     82.76% |           5     17.24%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           29                      
system.ruby.L1Cache_Controller.SL.Ack_all |           2      8.70%      8.70% |           1      4.35%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           1      4.35%     30.43% |           2      8.70%     39.13% |           1      4.35%     43.48% |           1      4.35%     47.83% |           1      4.35%     52.17% |           1      4.35%     56.52% |           2      8.70%     65.22% |           2      8.70%     73.91% |           1      4.35%     78.26% |           1      4.35%     82.61% |           4     17.39%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           23                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            5                      
system.ruby.L1Cache_Controller.SM.Ack    |           2      6.06%      6.06% |           1      3.03%      9.09% |           2      6.06%     15.15% |           2      6.06%     21.21% |           2      6.06%     27.27% |           2      6.06%     33.33% |           2      6.06%     39.39% |           2      6.06%     45.45% |           2      6.06%     51.52% |           2      6.06%     57.58% |           2      6.06%     63.64% |           2      6.06%     69.70% |           2      6.06%     75.76% |           3      9.09%     84.85% |           2      6.06%     90.91% |           3      9.09%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           33                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2      6.06%      6.06% |           1      3.03%      9.09% |           2      6.06%     15.15% |           2      6.06%     21.21% |           2      6.06%     27.27% |           2      6.06%     33.33% |           2      6.06%     39.39% |           2      6.06%     45.45% |           2      6.06%     51.52% |           2      6.06%     57.58% |           2      6.06%     63.64% |           2      6.06%     69.70% |           2      6.06%     75.76% |           3      9.09%     84.85% |           2      6.06%     90.91% |           3      9.09%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           33                      
system.ruby.L1Cache_Controller.Store     |       16258     84.69%     84.69% |         197      1.03%     85.72% |         205      1.07%     86.78% |         210      1.09%     87.88% |         190      0.99%     88.87% |         199      1.04%     89.90% |         206      1.07%     90.98% |         193      1.01%     91.98% |         194      1.01%     92.99% |         206      1.07%     94.07% |         214      1.11%     95.18% |         168      0.88%     96.06% |         186      0.97%     97.03% |         204      1.06%     98.09% |         179      0.93%     99.02% |         188      0.98%    100.00%
system.ruby.L1Cache_Controller.Store::total        19197                      
system.ruby.L1Cache_Controller.Unlock    |         254     78.15%     78.15% |           4      1.23%     79.38% |           4      1.23%     80.62% |           4      1.23%     81.85% |           4      1.23%     83.08% |           4      1.23%     84.31% |           4      1.23%     85.54% |           4      1.23%     86.77% |           4      1.23%     88.00% |           4      1.23%     89.23% |           4      1.23%     90.46% |           4      1.23%     91.69% |           4      1.23%     92.92% |           4      1.23%     94.15% |           5      1.54%     95.69% |          14      4.31%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          325                      
system.ruby.L1Cache_Controller.WB_Ack    |        5596     95.79%     95.79% |          15      0.26%     96.05% |          14      0.24%     96.29% |          15      0.26%     96.54% |          16      0.27%     96.82% |          16      0.27%     97.09% |          17      0.29%     97.38% |          15      0.26%     97.64% |          16      0.27%     97.91% |          19      0.33%     98.24% |          18      0.31%     98.55% |          17      0.29%     98.84% |          14      0.24%     99.08% |          17      0.29%     99.37% |          18      0.31%     99.67% |          19      0.33%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5842                      
system.ruby.L2Cache_Controller.Ack       |           1      0.72%      0.72% |           0      0.00%      0.72% |          29     20.86%     21.58% |          23     16.55%     38.13% |          17     12.23%     50.36% |           0      0.00%     50.36% |           2      1.44%     51.80% |           6      4.32%     56.12% |           0      0.00%     56.12% |           0      0.00%     56.12% |          15     10.79%     66.91% |          27     19.42%     86.33% |           5      3.60%     89.93% |           2      1.44%     91.37% |           1      0.72%     92.09% |          11      7.91%    100.00%
system.ruby.L2Cache_Controller.Ack::total          139                      
system.ruby.L2Cache_Controller.Ack_all   |          69      4.52%      4.52% |          61      3.99%      8.51% |          76      4.98%     13.49% |         100      6.55%     20.04% |         138      9.04%     29.08% |          73      4.78%     33.86% |          76      4.98%     38.83% |         107      7.01%     45.84% |          84      5.50%     51.34% |          66      4.32%     55.66% |         103      6.75%     62.41% |         128      8.38%     70.79% |         192     12.57%     83.37% |          92      6.02%     89.39% |          77      5.04%     94.43% |          85      5.57%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         1527                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         371      5.19%      5.19% |         569      7.97%     13.16% |         313      4.38%     17.54% |         393      5.50%     23.05% |         614      8.60%     31.64% |         480      6.72%     38.36% |         240      3.36%     41.73% |         296      4.14%     45.87% |         218      3.05%     48.92% |         225      3.15%     52.07% |         314      4.40%     56.47% |         736     10.31%     66.77% |        1161     16.26%     83.03% |         549      7.69%     90.72% |         371      5.19%     95.91% |         292      4.09%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         7142                      
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean::total            2                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          68      5.07%      5.07% |          76      5.66%     10.73% |          72      5.37%     16.10% |          33      2.46%     18.55% |          36      2.68%     21.24% |          30      2.24%     23.47% |          29      2.16%     25.63% |          35      2.61%     28.24% |          34      2.53%     30.77% |          32      2.38%     33.16% |          80      5.96%     39.12% |         441     32.86%     71.98% |         120      8.94%     80.92% |          75      5.59%     86.51% |          98      7.30%     93.82% |          83      6.18%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total         1342                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     28.57%     28.57% |           0      0.00%     28.57% |           1      4.76%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           4     19.05%     52.38% |           0      0.00%     52.38% |           0      0.00%     52.38% |           0      0.00%     52.38% |           5     23.81%     76.19% |           5     23.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           21                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          72      5.05%      5.05% |          63      4.42%      9.47% |          80      5.61%     15.09% |         107      7.51%     22.60% |         144     10.11%     32.70% |          83      5.82%     38.53% |          82      5.75%     44.28% |         114      8.00%     52.28% |          93      6.53%     58.81% |          71      4.98%     63.79% |          89      6.25%     70.04% |          89      6.25%     76.28% |          85      5.96%     82.25% |          86      6.04%     88.28% |          81      5.68%     93.96% |          86      6.04%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1425                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            3                      
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean::total            1                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          39      3.14%      3.14% |          50      4.03%      7.17% |          46      3.71%     10.88% |          42      3.38%     14.26% |          53      4.27%     18.53% |          26      2.10%     20.63% |          22      1.77%     22.40% |          59      4.75%     27.16% |          30      2.42%     29.57% |          30      2.42%     31.99% |          64      5.16%     37.15% |          85      6.85%     44.00% |         553     44.56%     88.56% |          55      4.43%     92.99% |          52      4.19%     97.18% |          35      2.82%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         1241                      
system.ruby.L2Cache_Controller.I_I.Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |          29     21.80%     21.80% |          22     16.54%     38.35% |          17     12.78%     51.13% |           0      0.00%     51.13% |           0      0.00%     51.13% |           6      4.51%     55.64% |           0      0.00%     55.64% |           0      0.00%     55.64% |          14     10.53%     66.17% |          27     20.30%     86.47% |           5      3.76%     90.23% |           1      0.75%     90.98% |           1      0.75%     91.73% |          11      8.27%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack::total          133                      
system.ruby.L2Cache_Controller.I_I.Ack_all |          67      5.03%      5.03% |          59      4.43%      9.46% |          75      5.63%     15.09% |          98      7.36%     22.45% |         138     10.36%     32.81% |          73      5.48%     38.29% |          75      5.63%     43.92% |         107      8.03%     51.95% |          84      6.31%     58.26% |          66      4.95%     63.21% |          83      6.23%     69.44% |          87      6.53%     75.98% |          81      6.08%     82.06% |          82      6.16%     88.21% |          77      5.78%     93.99% |          80      6.01%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1332                      
system.ruby.L2Cache_Controller.I_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.L1_GETS   |         236      4.71%      4.71% |         415      8.28%     12.98% |         188      3.75%     16.73% |         311      6.20%     22.93% |         523     10.43%     33.36% |         384      7.66%     41.02% |         149      2.97%     43.99% |         183      3.65%     47.64% |         123      2.45%     50.09% |         164      3.27%     53.36% |         231      4.61%     57.97% |         288      5.74%     63.71% |        1061     21.16%     84.87% |         403      8.04%     92.90% |         160      3.19%     96.09% |         196      3.91%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         5015                      
system.ruby.L2Cache_Controller.L1_GETX   |         140      5.35%      5.35% |         170      6.50%     11.85% |         125      4.78%     16.62% |          84      3.21%     19.83% |          91      3.48%     23.31% |         113      4.32%     27.63% |          93      3.55%     31.18% |         113      4.32%     35.50% |          97      3.71%     39.21% |          61      2.33%     41.54% |         101      3.86%     45.40% |         588     22.47%     67.86% |         286     10.93%     78.79% |         147      5.62%     84.41% |         225      8.60%     93.01% |         183      6.99%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2617                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         231      4.47%      4.47% |         180      3.48%      7.95% |         451      8.73%     16.68% |         273      5.28%     21.96% |         310      6.00%     27.96% |         280      5.42%     33.38% |         291      5.63%     39.01% |         289      5.59%     44.60% |         274      5.30%     49.90% |         187      3.62%     53.52% |         471      9.11%     62.64% |         572     11.07%     73.70% |         309      5.98%     79.68% |         299      5.79%     85.47% |         275      5.32%     90.79% |         476      9.21%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5168                      
system.ruby.L2Cache_Controller.L1_PUTX   |         325      5.56%      5.56% |         538      9.21%     14.77% |         259      4.43%     19.21% |         388      6.64%     25.85% |         602     10.30%     36.15% |         474      8.11%     44.27% |         232      3.97%     48.24% |         284      4.86%     53.10% |         214      3.66%     56.76% |         222      3.80%     60.56% |         277      4.74%     65.30% |         300      5.14%     70.44% |         613     10.49%     80.93% |         510      8.73%     89.66% |         356      6.09%     95.75% |         248      4.25%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5842                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          16     28.07%     28.07% |           0      0.00%     28.07% |          15     26.32%     54.39% |           0      0.00%     54.39% |           0      0.00%     54.39% |           0      0.00%     54.39% |           0      0.00%     54.39% |           0      0.00%     54.39% |           0      0.00%     54.39% |           0      0.00%     54.39% |           0      0.00%     54.39% |           1      1.75%     56.14% |           0      0.00%     56.14% |           0      0.00%     56.14% |           0      0.00%     56.14% |          25     43.86%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           57                      
system.ruby.L2Cache_Controller.L2_Replacement |          62      6.89%      6.89% |          68      7.56%     14.44% |          66      7.33%     21.78% |          41      4.56%     26.33% |          37      4.11%     30.44% |          29      3.22%     33.67% |          28      3.11%     36.78% |          37      4.11%     40.89% |          33      3.67%     44.56% |          28      3.11%     47.67% |          72      8.00%     55.67% |          62      6.89%     62.56% |          78      8.67%     71.22% |          76      8.44%     79.67% |         101     11.22%     90.89% |          82      9.11%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total          900                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |         101      3.39%      3.39% |         105      3.52%      6.91% |         116      3.89%     10.80% |         125      4.19%     14.99% |         180      6.04%     21.03% |          94      3.15%     24.19% |          89      2.99%     27.17% |         155      5.20%     32.37% |         108      3.62%     35.99% |          89      2.99%     38.98% |         145      4.86%     43.84% |         555     18.62%     62.46% |         775     26.00%     88.46% |         124      4.16%     92.62% |         114      3.82%     96.44% |         106      3.56%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total         2981                      
system.ruby.L2Cache_Controller.M.L1_GETS |         178      5.26%      5.26% |         349     10.32%     15.59% |         127      3.76%     19.34% |         267      7.90%     27.24% |         470     13.90%     41.14% |         341     10.09%     51.23% |         125      3.70%     54.92% |         124      3.67%     58.59% |          91      2.69%     61.28% |         134      3.96%     65.25% |         149      4.41%     69.65% |         161      4.76%     74.42% |         334      9.88%     84.29% |         347     10.26%     94.56% |          94      2.78%     97.34% |          90      2.66%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3381                      
system.ruby.L2Cache_Controller.M.L1_GETX |          54      5.08%      5.08% |          80      7.52%     12.59% |          53      4.98%     17.58% |          49      4.61%     22.18% |          49      4.61%     26.79% |          80      7.52%     34.30% |          60      5.64%     39.94% |          71      6.67%     46.62% |          62      5.83%     52.44% |          29      2.73%     55.17% |          21      1.97%     57.14% |          49      4.61%     61.75% |         158     14.85%     76.60% |          72      6.77%     83.36% |         126     11.84%     95.21% |          51      4.79%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1064                      
system.ruby.L2Cache_Controller.M.L2_Replacement |          60      7.22%      7.22% |          67      8.06%     15.28% |          52      6.26%     21.54% |          39      4.69%     26.23% |          37      4.45%     30.69% |          28      3.37%     34.06% |          27      3.25%     37.30% |          37      4.45%     41.76% |          33      3.97%     45.73% |          28      3.37%     49.10% |          70      8.42%     57.52% |          61      7.34%     64.86% |          62      7.46%     72.32% |          59      7.10%     79.42% |          93     11.19%     90.61% |          78      9.39%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total          831                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |          25      5.24%      5.24% |          34      7.13%     12.37% |          21      4.40%     16.77% |          26      5.45%     22.22% |          41      8.60%     30.82% |          21      4.40%     35.22% |          14      2.94%     38.16% |          48     10.06%     48.22% |          24      5.03%     53.25% |          23      4.82%     58.07% |          29      6.08%     64.15% |          26      5.45%     69.60% |          56     11.74%     81.34% |          28      5.87%     87.21% |          37      7.76%     94.97% |          24      5.03%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total          477                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      0.54%      0.54% |           1      0.54%      1.09% |           1      0.54%      1.63% |           1      0.54%      2.17% |           0      0.00%      2.17% |           0      0.00%      2.17% |           0      0.00%      2.17% |           0      0.00%      2.17% |           0      0.00%      2.17% |           0      0.00%      2.17% |          19     10.33%     12.50% |          41     22.28%     34.78% |         111     60.33%     95.11% |           8      4.35%     99.46% |           0      0.00%     99.46% |           1      0.54%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total          184                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9     20.00%     20.00% |          36     80.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETS::total           45                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     72.73%     72.73% |           3     27.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETX::total           11                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |           8      0.93%      0.93% |          11      1.28%      2.21% |          19      2.21%      4.41% |           0      0.00%      4.41% |           1      0.12%      4.53% |           0      0.00%      4.53% |           0      0.00%      4.53% |           0      0.00%      4.53% |           0      0.00%      4.53% |           0      0.00%      4.53% |          14      1.63%      6.16% |         384     44.60%     50.75% |         417     48.43%     99.19% |           6      0.70%     99.88% |           0      0.00%     99.88% |           1      0.12%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          861                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          19     27.54%     27.54% |           1      1.45%     28.99% |          15     21.74%     50.72% |           1      1.45%     52.17% |           0      0.00%     52.17% |           1      1.45%     53.62% |           1      1.45%     55.07% |           0      0.00%     55.07% |           1      1.45%     56.52% |           0      0.00%     56.52% |           1      1.45%     57.97% |           4      5.80%     63.77% |           0      0.00%     63.77% |           1      1.45%     65.22% |           1      1.45%     66.67% |          23     33.33%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           69                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          15     23.81%     23.81% |          14     22.22%     46.03% |           0      0.00%     46.03% |           2      3.17%     49.21% |           6      9.52%     58.73% |           3      4.76%     63.49% |           4      6.35%     69.84% |           7     11.11%     80.95% |           1      1.59%     82.54% |           0      0.00%     82.54% |           0      0.00%     82.54% |           0      0.00%     82.54% |           0      0.00%     82.54% |           0      0.00%     82.54% |           1      1.59%     84.13% |          10     15.87%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           63                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         325      5.56%      5.56% |         538      9.21%     14.77% |         259      4.43%     19.21% |         388      6.64%     25.85% |         602     10.30%     36.15% |         474      8.11%     44.27% |         232      3.97%     48.24% |         284      4.86%     53.10% |         214      3.66%     56.76% |         222      3.80%     60.56% |         277      4.74%     65.30% |         300      5.14%     70.44% |         613     10.49%     80.93% |         510      8.73%     89.66% |         356      6.09%     95.75% |         248      4.25%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5842                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           1      1.56%      1.56% |           1      1.56%      3.12% |          14     21.88%     25.00% |           1      1.56%     26.56% |           0      0.00%     26.56% |           1      1.56%     28.12% |           0      0.00%     28.12% |           0      0.00%     28.12% |           0      0.00%     28.12% |           0      0.00%     28.12% |           1      1.56%     29.69% |           1      1.56%     31.25% |          16     25.00%     56.25% |          16     25.00%     81.25% |           8     12.50%     93.75% |           4      6.25%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           64                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |           9      0.86%      0.86% |          12      1.14%      2.00% |          20      1.91%      3.91% |           1      0.10%      4.00% |           1      0.10%      4.10% |           0      0.00%      4.10% |           0      0.00%      4.10% |           0      0.00%      4.10% |           0      0.00%      4.10% |           0      0.00%      4.10% |          33      3.15%      7.24% |         426     40.61%     47.86% |         531     50.62%     98.47% |          14      1.33%     99.81% |           0      0.00%     99.81% |           2      0.19%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total         1049                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           4     66.67%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total            6                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           1      1.72%      1.72% |           0      0.00%      1.72% |          14     24.14%     25.86% |           1      1.72%     27.59% |           0      0.00%     27.59% |           1      1.72%     29.31% |           0      0.00%     29.31% |           0      0.00%     29.31% |           0      0.00%     29.31% |           0      0.00%     29.31% |           1      1.72%     31.03% |           1      1.72%     32.76% |          16     27.59%     60.34% |          15     25.86%     86.21% |           8     13.79%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           58                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |          10     28.57%     28.57% |           0      0.00%     28.57% |           5     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1      2.86%     45.71% |           0      0.00%     45.71% |           1      2.86%     48.57% |           0      0.00%     48.57% |           1      2.86%     51.43% |           2      5.71%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |          15     42.86%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           35                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     50.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total            4                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           1      6.67%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |          14     93.33%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           15                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total            8                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |          10     25.64%     25.64% |           1      2.56%     28.21% |           5     12.82%     41.03% |           0      0.00%     41.03% |           0      0.00%     41.03% |           0      0.00%     41.03% |           1      2.56%     43.59% |           0      0.00%     43.59% |           1      2.56%     46.15% |           0      0.00%     46.15% |           1      2.56%     48.72% |           4     10.26%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           1      2.56%     61.54% |          15     38.46%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           39                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |           8     29.63%     29.63% |           0      0.00%     29.63% |          10     37.04%     66.67% |           1      3.70%     70.37% |           0      0.00%     70.37% |           0      0.00%     70.37% |           0      0.00%     70.37% |           0      0.00%     70.37% |           0      0.00%     70.37% |           0      0.00%     70.37% |           0      0.00%     70.37% |           0      0.00%     70.37% |           0      0.00%     70.37% |           0      0.00%     70.37% |           0      0.00%     70.37% |           8     29.63%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           27                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            3                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         354      5.00%      5.00% |         569      8.03%     13.03% |         298      4.21%     17.23% |         393      5.55%     22.78% |         614      8.66%     31.44% |         480      6.77%     38.22% |         240      3.39%     41.60% |         296      4.18%     45.78% |         218      3.08%     48.86% |         225      3.18%     52.03% |         314      4.43%     56.46% |         735     10.37%     66.84% |        1161     16.38%     83.22% |         549      7.75%     90.97% |         371      5.24%     96.20% |         269      3.80%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         7086                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      5.56%      5.56% |           0      0.00%      5.56% |           0      0.00%      5.56% |           0      0.00%      5.56% |          17     94.44%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           18                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           2     10.53%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |          17     89.47%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           19                      
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15     12.50%     12.50% |         105     87.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean::total          120                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |           9     30.00%     30.00% |           0      0.00%     30.00% |          10     33.33%     63.33% |           1      3.33%     66.67% |           0      0.00%     66.67% |           1      3.33%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           1      3.33%     73.33% |           0      0.00%     73.33% |           8     26.67%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           30                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      0.67%      0.67% |           0      0.00%      0.67% |           0      0.00%      0.67% |           0      0.00%      0.67% |           0      0.00%      0.67% |           0      0.00%      0.67% |           0      0.00%      0.67% |           1      0.67%      1.34% |          13      8.72%     10.07% |         134     89.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total          149                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          88     94.62%     94.62% |           5      5.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total           93                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |         163      4.35%      4.35% |         173      4.62%      8.97% |         182      4.86%     13.82% |         166      4.43%     18.25% |         217      5.79%     24.05% |         123      3.28%     27.33% |         117      3.12%     30.45% |         192      5.12%     35.58% |         141      3.76%     39.34% |         117      3.12%     42.46% |         217      5.79%     48.25% |         598     15.96%     64.21% |         738     19.70%     83.91% |         200      5.34%     89.24% |         215      5.74%     94.98% |         188      5.02%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total         3747                      
system.ruby.L2Cache_Controller.Mem_Ack   |         163      4.35%      4.35% |         173      4.62%      8.97% |         182      4.86%     13.82% |         166      4.43%     18.25% |         217      5.79%     24.05% |         123      3.28%     27.33% |         117      3.12%     30.45% |         192      5.12%     35.58% |         141      3.76%     39.34% |         117      3.12%     42.46% |         217      5.79%     48.25% |         598     15.96%     64.21% |         738     19.70%     83.91% |         200      5.34%     89.24% |         215      5.74%     94.98% |         188      5.02%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total         3747                      
system.ruby.L2Cache_Controller.Mem_Data  |         179      4.47%      4.47% |         189      4.72%      9.18% |         198      4.94%     14.12% |         182      4.54%     18.66% |         233      5.81%     24.48% |         139      3.47%     27.94% |         133      3.32%     31.26% |         208      5.19%     36.45% |         157      3.92%     40.37% |         133      3.32%     43.69% |         233      5.81%     49.50% |         615     15.34%     64.85% |         758     18.91%     83.76% |         216      5.39%     89.15% |         231      5.76%     94.91% |         204      5.09%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         4008                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          39      3.12%      3.12% |          50      4.01%      7.13% |          46      3.69%     10.82% |          42      3.37%     14.18% |          53      4.25%     18.43% |          27      2.16%     20.59% |          22      1.76%     22.36% |          59      4.73%     27.08% |          30      2.40%     29.49% |          30      2.40%     31.89% |          65      5.21%     37.10% |          86      6.89%     43.99% |         557     44.63%     88.62% |          55      4.41%     93.03% |          52      4.17%     97.20% |          35      2.80%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total         1248                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          68      5.06%      5.06% |          76      5.65%     10.71% |          72      5.36%     16.07% |          33      2.46%     18.53% |          36      2.68%     21.21% |          30      2.23%     23.44% |          29      2.16%     25.60% |          35      2.60%     28.20% |          34      2.53%     30.73% |          32      2.38%     33.11% |          80      5.95%     39.06% |         443     32.96%     72.02% |         120      8.93%     80.95% |          75      5.58%     86.53% |          98      7.29%     93.82% |          83      6.18%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1344                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          72      5.06%      5.06% |          63      4.43%      9.49% |          80      5.63%     15.12% |         107      7.52%     22.64% |         144     10.13%     32.77% |          82      5.77%     38.54% |          82      5.77%     44.30% |         114      8.02%     52.32% |          93      6.54%     58.86% |          71      4.99%     63.85% |          88      6.19%     70.04% |          88      6.19%     76.23% |          85      5.98%     82.21% |          86      6.05%     88.26% |          81      5.70%     93.95% |          86      6.05%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1422                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |          14     18.42%     18.42% |           0      0.00%     18.42% |           0      0.00%     18.42% |           0      0.00%     18.42% |          14     18.42%     36.84% |           1      1.32%     38.16% |           0      0.00%     38.16% |           1      1.32%     39.47% |           0      0.00%     39.47% |          13     17.11%     56.58% |          11     14.47%     71.05% |           0      0.00%     71.05% |           0      0.00%     71.05% |          13     17.11%     88.16% |           9     11.84%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           76                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           3     75.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         159      4.27%      4.27% |         117      3.14%      7.41% |         364      9.77%     17.19% |         166      4.46%     21.64% |         165      4.43%     26.07% |         198      5.32%     31.39% |         209      5.61%     37.00% |         175      4.70%     41.70% |         177      4.75%     46.46% |         116      3.11%     49.57% |         383     10.28%     59.85% |         484     13.00%     72.85% |         219      5.88%     78.73% |         208      5.59%     84.32% |         194      5.21%     89.53% |         390     10.47%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3724                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          16     30.77%     30.77% |           0      0.00%     30.77% |          15     28.85%     59.62% |           0      0.00%     59.62% |           0      0.00%     59.62% |           0      0.00%     59.62% |           0      0.00%     59.62% |           0      0.00%     59.62% |           0      0.00%     59.62% |           0      0.00%     59.62% |           0      0.00%     59.62% |           1      1.92%     61.54% |           0      0.00%     61.54% |           0      0.00%     61.54% |           0      0.00%     61.54% |          20     38.46%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           52                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total            5                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |          67      5.03%      5.03% |          59      4.43%      9.46% |          75      5.63%     15.09% |          98      7.36%     22.45% |         138     10.36%     32.81% |          73      5.48%     38.29% |          75      5.63%     43.92% |         107      8.03%     51.95% |          84      6.31%     58.26% |          66      4.95%     63.21% |          83      6.23%     69.44% |          87      6.53%     75.98% |          81      6.08%     82.06% |          82      6.16%     88.21% |          77      5.78%     93.99% |          80      6.01%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1332                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          17     30.36%     30.36% |           0      0.00%     30.36% |          15     26.79%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1      1.79%     58.93% |           0      0.00%     58.93% |           0      0.00%     58.93% |           0      0.00%     58.93% |          23     41.07%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           56                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            8                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           11                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            5                      
system.ruby.L2Cache_Controller.S_I.Ack   |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total            6                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total            5                      
system.ruby.L2Cache_Controller.Unblock   |          19     27.54%     27.54% |           1      1.45%     28.99% |          15     21.74%     50.72% |           1      1.45%     52.17% |           0      0.00%     52.17% |           1      1.45%     53.62% |           1      1.45%     55.07% |           0      0.00%     55.07% |           1      1.45%     56.52% |           0      0.00%     56.52% |           1      1.45%     57.97% |           4      5.80%     63.77% |           0      0.00%     63.77% |           1      1.45%     65.22% |           1      1.45%     66.67% |          23     33.33%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           69                      
system.ruby.L2Cache_Controller.WB_Data   |          27      2.75%      2.75% |          11      1.12%      3.87% |          48      4.89%      8.77% |           2      0.20%      8.97% |           1      0.10%      9.07% |           1      0.10%      9.17% |           1      0.10%      9.28% |           0      0.00%      9.28% |           1      0.10%      9.38% |           0      0.00%      9.38% |          16      1.63%     11.01% |         387     39.45%     50.46% |         433     44.14%     94.60% |          21      2.14%     96.74% |           8      0.82%     97.55% |          24      2.45%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total          981                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     14.29%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           2     28.57%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            7                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        19507                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       19507    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        19507                      
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples        24279                      
system.ruby.LD.latency_hist_seqr::mean      16.478562                      
system.ruby.LD.latency_hist_seqr::gmean      2.237655                      
system.ruby.LD.latency_hist_seqr::stdev     47.015788                      
system.ruby.LD.latency_hist_seqr         |       23245     95.74%     95.74% |         965      3.97%     99.72% |          45      0.19%     99.90% |           5      0.02%     99.92% |           5      0.02%     99.94% |           8      0.03%     99.98% |           2      0.01%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           4      0.02%    100.00%
system.ruby.LD.latency_hist_seqr::total         24279                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples         4772                      
system.ruby.LD.miss_latency_hist_seqr::mean    79.751886                      
system.ruby.LD.miss_latency_hist_seqr::gmean    60.211400                      
system.ruby.LD.miss_latency_hist_seqr::stdev    79.148384                      
system.ruby.LD.miss_latency_hist_seqr    |        3738     78.33%     78.33% |         965     20.22%     98.55% |          45      0.94%     99.50% |           5      0.10%     99.60% |           5      0.10%     99.71% |           8      0.17%     99.87% |           2      0.04%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           4      0.08%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4772                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          259                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         259    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          259                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          344                      
system.ruby.Load_Linked.latency_hist_seqr::mean    28.186047                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     2.863374                      
system.ruby.Load_Linked.latency_hist_seqr::stdev    85.379518                      
system.ruby.Load_Linked.latency_hist_seqr |         327     95.06%     95.06% |           8      2.33%     97.38% |           3      0.87%     98.26% |           3      0.87%     99.13% |           2      0.58%     99.71% |           1      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          344                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           85                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   111.023529                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean    70.633748                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   143.330203                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          68     80.00%     80.00% |           8      9.41%     89.41% |           3      3.53%     92.94% |           3      3.53%     96.47% |           2      2.35%     98.82% |           1      1.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           85                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        16425                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       16425    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        16425                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        18863                      
system.ruby.ST.latency_hist_seqr::mean      15.500027                      
system.ruby.ST.latency_hist_seqr::gmean      1.781845                      
system.ruby.ST.latency_hist_seqr::stdev     50.221858                      
system.ruby.ST.latency_hist_seqr         |       18829     99.82%     99.82% |          20      0.11%     99.93% |           8      0.04%     99.97% |           1      0.01%     99.97% |           4      0.02%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         18863                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         2438                      
system.ruby.ST.miss_latency_hist_seqr::mean   113.187859                      
system.ruby.ST.miss_latency_hist_seqr::gmean    87.297330                      
system.ruby.ST.miss_latency_hist_seqr::stdev    92.508487                      
system.ruby.ST.miss_latency_hist_seqr    |        2404     98.61%     98.61% |          20      0.82%     99.43% |           8      0.33%     99.75% |           1      0.04%     99.79% |           4      0.16%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2438                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size           64                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket          639                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          331                      
system.ruby.Store_Conditional.latency_hist_seqr::mean     2.782477                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean     1.019467                      
system.ruby.Store_Conditional.latency_hist_seqr::stdev    32.429333                      
system.ruby.Store_Conditional.latency_hist_seqr |         330     99.70%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          331                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::samples            1                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::mean          591                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::gmean   591.000000                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Store_Conditional.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.Store_Conditional.miss_latency_hist_seqr::total            1                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  57099                       # delay histogram for all message
system.ruby.delayHist::mean                 15.014816                       # delay histogram for all message
system.ruby.delayHist::gmean                12.920121                       # delay histogram for all message
system.ruby.delayHist::stdev                 9.875424                       # delay histogram for all message
system.ruby.delayHist                    |       39739     69.60%     69.60% |       13146     23.02%     92.62% |        3510      6.15%     98.77% |         364      0.64%     99.40% |         184      0.32%     99.73% |          91      0.16%     99.89% |          55      0.10%     99.98% |           8      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    57099                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         25526                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.887840                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.538567                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.411993                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        3743     14.66%     14.66% |       14819     58.05%     72.72% |        1904      7.46%     80.18% |        2218      8.69%     88.87% |        2706     10.60%     99.47% |         131      0.51%     99.98% |           2      0.01%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           25526                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         28783                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        15.487927                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       13.589418                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       10.391328                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |       18675     64.88%     64.88% |        8796     30.56%     95.44% |         645      2.24%     97.68% |         341      1.18%     98.87% |         174      0.60%     99.47% |          87      0.30%     99.77% |          55      0.19%     99.97% |           8      0.03%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           28783                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples          2790                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        11.295699                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       10.094647                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        7.429869                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |        2502     89.68%     89.68% |         228      8.17%     97.85% |          28      1.00%     98.85% |          18      0.65%     99.50% |          10      0.36%     99.86% |           4      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total            2790                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000922                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5677.908198                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.003179                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   518.316571                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001510                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.369187                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000863                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  6259.214964                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000857                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  7615.695742                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.002698                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   538.244677                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001420                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.691672                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000800                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  8298.874719                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000850                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  7395.773468                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.003548                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   545.469385                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001409                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.939838                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000793                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  8242.200231                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000918                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5546.164782                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.005022                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   549.600633                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001504                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.864194                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000863                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  6201.342534                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       174188                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      174188    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       174188                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36544                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30897                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5647                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120308                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       115824                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4484                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.138866                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   502.366211                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.094533                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  4439.901152                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.001250                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  5876.624802                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.002612                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   984.151827                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.013919                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  8402.826531                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.028764                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62627.521484                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.004992                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.761565                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses          486                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits          375                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses          111                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         1461                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         1415                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.001723                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   110.919519                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000548                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   232.743780                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  1378.060292                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000223                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   213.150101                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000157                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  1449.602281                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000453                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 13804.396844                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   110.887226                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses          547                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits          430                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses          117                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         1672                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         1627                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.001963                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    45.576438                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000595                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   104.792320                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000186                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   696.985200                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000208                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    80.759065                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000161                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time   945.047247                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000453                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5613.634858                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000098                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    45.541933                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses          391                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits          276                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses          115                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         1154                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         1110                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.001367                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    37.712071                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000582                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    85.659586                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   530.213101                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000229                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    67.261620                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000158                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   929.810433                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000453                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4584.686486                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    37.674470                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses          450                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits          345                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses          105                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         1347                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         1303                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.001590                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    30.461706                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000492                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    69.089915                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000174                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   448.278232                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000222                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    55.041726                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000147                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time   738.893143                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000453                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3671.758101                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    30.427644                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses          513                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits          403                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses          110                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         1559                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         1515                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.001833                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    23.060053                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000557                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    57.203122                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000176                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   350.032925                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000258                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    44.490455                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   533.568048                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000453                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2716.645778                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    23.024221                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses          429                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits          328                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          101                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         1311                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         1265                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.001539                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    15.961862                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000566                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    43.076191                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000083                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   175.881731                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    29.043042                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000148                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   431.128671                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000566                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1820.590968                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000083                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    15.923819                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses          469                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits          365                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          104                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         1876                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         1829                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.002075                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     9.110953                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000615                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    31.911338                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000324                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   113.121184                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000173                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    15.331935                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000157                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   267.764592                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001585                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   957.490592                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     9.069813                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses          514                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits          402                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses          112                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         1560                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         1514                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.001835                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   103.537329                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000526                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   218.700456                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000185                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  1649.687967                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000230                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   199.599572                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  1649.517712                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000453                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 13001.826174                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   103.503267                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses          534                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits          419                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses          115                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         1633                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         1587                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.001917                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    96.286522                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000555                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   204.638996                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000186                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  1562.207611                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000219                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   181.904967                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000157                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  1719.017641                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000453                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 12085.330556                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    96.248921                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses          465                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits          355                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses          110                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         1406                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         1360                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.001655                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    89.694840                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000587                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   191.097315                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000173                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  1477.830878                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000213                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   170.492832                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000154                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  1633.253668                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000453                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11265.603196                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    89.663874                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses          495                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits          382                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses          113                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         1502                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         1456                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.001767                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    82.851893                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000575                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   175.960465                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  1591.671777                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000214                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   157.512069                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000157                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  1349.736098                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000453                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10358.506953                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    82.819158                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses          519                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits          405                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses          114                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         1577                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         1531                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.001854                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    75.747952                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000566                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   167.323285                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  1327.864679                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000246                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   144.390635                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000162                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  1362.725759                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000453                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9450.504747                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    75.713890                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses          475                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits          365                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses          110                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         1438                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         1392                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.001692                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    68.532092                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000546                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   146.383047                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  1127.967400                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000203                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   126.742478                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000153                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  1371.375269                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000453                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8562.037384                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    68.494491                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses          478                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits          367                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses          111                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         1444                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         1398                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.001700                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    61.381259                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000554                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   132.026087                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000176                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  1185.548732                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000218                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   118.241547                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  1250.193402                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000453                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7664.114025                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    61.350736                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses          521                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits          407                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses          114                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         1586                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         1541                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.001864                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    52.903332                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000611                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   116.948071                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000178                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time   863.757740                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000193                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    95.074000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000160                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1001.415622                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000453                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6571.238582                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    52.870597                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   996.129305                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   469.789558                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000871                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  6920.384002                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          621                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          408                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          213                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001446                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   742.412995                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000389                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  7596.841692                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000345                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3174.914712                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000334                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   996.820279                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000077                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   459.746543                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001171                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  9757.802456                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses          764                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          560                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          204                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.002010                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   771.965641                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000385                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  7086.136010                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000504                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  4061.108323                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000412                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   999.329374                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   487.210339                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000986                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 10981.358742                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          802                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          566                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          236                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001961                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   766.420593                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000517                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  8041.825622                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000279                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time  6873.467640                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.001213                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time  1001.406279                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000783                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   596.305543                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.006503                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 12874.439072                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          136                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses         1329                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          706                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          623                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles            7                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.014365                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   816.632580                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.001554                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  8155.384294                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000655                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time  7920.725513                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.001575                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time  1000.974093                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000810                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   650.084315                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.012276                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 10718.251899                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          285                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses         1478                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          711                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          767                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           25                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.035451                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   945.517022                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.001881                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  9677.986058                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.001027                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time  5991.142960                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000382                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.693253                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   488.901059                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001202                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 10385.049200                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          849                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          627                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          222                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.002180                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   746.418170                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000471                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  9839.655919                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000487                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time  6876.106352                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000409                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.544619                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   468.520855                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000899                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 12825.019372                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          660                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          427                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          233                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001673                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   712.515305                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000472                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  7188.859388                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000329                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time  7841.065286                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000362                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   998.328745                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000227                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   502.652864                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.008073                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 12544.317457                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls           80                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          800                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          563                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          237                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           17                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001875                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   754.421881                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000453                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  7686.928043                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000279                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time  8550.152258                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000350                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.987614                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000254                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   469.686045                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000958                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  8505.999368                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses          778                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          559                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          219                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001847                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   751.413356                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000472                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 10398.114021                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000290                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time  5071.848506                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000322                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.832786                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000194                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   603.310395                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000987                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 10223.678826                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl3.L2cache.demand_accesses          667                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          482                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          185                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001654                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   719.021612                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time  9798.599563                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000349                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time  5974.755991                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000412                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   996.965375                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000203                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   567.081133                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001350                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  7966.567812                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          924                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          684                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          240                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.002375                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   756.577084                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000536                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  7724.578164                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  4019.539273                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000246                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   999.487741                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   481.404739                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.001107                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  8718.701360                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          777                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          633                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          144                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001889                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   788.098255                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000298                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  8236.912628                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000426                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time  5029.672087                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000235                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.172777                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   873.363691                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000677                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  9920.865738                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          533                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          395                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          138                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001234                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   735.722223                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000291                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  9280.049420                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000213                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time  5969.353827                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000368                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   998.219038                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000130                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   492.030350                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000769                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 11006.942467                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          585                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          370                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          215                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001436                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   709.658069                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  8960.660487                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000262                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time  6720.201395                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000278                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   996.632717                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000076                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   478.049400                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000626                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  8966.283812                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          494                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          331                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          163                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.001209                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   703.737897                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000339                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  9106.655564                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000194                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time  4924.758557                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000235                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   995.975362                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   469.357810                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000561                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 10440.466954                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          412                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          279                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          133                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.001019                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   670.786560                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000280                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  8965.144730                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000199                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time  5883.324429                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         186651                      
system.ruby.latency_hist_seqr::mean          6.695153                      
system.ruby.latency_hist_seqr::gmean         1.316227                      
system.ruby.latency_hist_seqr::stdev        33.119722                      
system.ruby.latency_hist_seqr            |      186468     99.90%     99.90% |          98      0.05%     99.95% |          45      0.02%     99.98% |           3      0.00%     99.98% |          36      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           186651                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        12463                      
system.ruby.miss_latency_hist_seqr::mean    86.292947                      
system.ruby.miss_latency_hist_seqr::gmean    61.255927                      
system.ruby.miss_latency_hist_seqr::stdev    98.180540                      
system.ruby.miss_latency_hist_seqr       |       12280     98.53%     98.53% |          98      0.79%     99.32% |          45      0.36%     99.68% |           3      0.02%     99.70% |          36      0.29%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        12463                      
system.ruby.network.average_flit_latency    15.971589                      
system.ruby.network.average_flit_network_latency    12.082456                      
system.ruby.network.average_flit_queueing_latency     3.889134                      
system.ruby.network.average_flit_vnet_latency |   12.809700                       |   12.177245                       |    8.689031                      
system.ruby.network.average_flit_vqueue_latency |    4.472143                       |    3.944981                       |    1.388661                      
system.ruby.network.average_hops             2.925095                      
system.ruby.network.average_packet_latency    15.563595                      
system.ruby.network.average_packet_network_latency    11.784858                      
system.ruby.network.average_packet_queueing_latency     3.778737                      
system.ruby.network.average_packet_vnet_latency |   11.173855                       |   13.155868                       |    8.689031                      
system.ruby.network.average_packet_vqueue_latency |    5.590801                       |    3.269779                       |    1.388661                      
system.ruby.network.avg_link_utilization     0.660791                      
system.ruby.network.avg_vc_load          |    0.141127     21.36%     21.36% |    0.477402     72.25%     93.60% |    0.042262      6.40%    100.00%
system.ruby.network.avg_vc_load::total       0.660791                      
system.ruby.network.ext_in_link_utilization       151658                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       151637                      
system.ruby.network.flit_network_latency |      415457                       |     1329743                       |       86899                      
system.ruby.network.flit_queueing_latency |      145045                       |      430788                       |       13888                      
system.ruby.network.flits_injected       |       32436     21.39%     21.39% |      109227     72.02%     93.41% |       10002      6.59%    100.00%
system.ruby.network.flits_injected::total       151665                      
system.ruby.network.flits_received       |       32433     21.39%     21.39% |      109199     72.02%     93.40% |       10001      6.60%    100.00%
system.ruby.network.flits_received::total       151633                      
system.ruby.network.int_link_utilization       443589                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      249501                       |      428013                       |       86899                      
system.ruby.network.packet_queueing_latency |      124837                       |      106379                       |       13888                      
system.ruby.network.packets_injected     |       22332     34.42%     34.42% |       32543     50.16%     84.58% |       10002     15.42%    100.00%
system.ruby.network.packets_injected::total        64877                      
system.ruby.network.packets_received     |       22329     34.42%     34.42% |       32534     50.16%     84.58% |       10001     15.42%    100.00%
system.ruby.network.packets_received::total        64864                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       105729                      
system.ruby.network.routers00.buffer_writes       105729                      
system.ruby.network.routers00.crossbar_activity       105725                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity       105840                      
system.ruby.network.routers00.sw_output_arbiter_activity       105725                      
system.ruby.network.routers01.buffer_reads        47235                      
system.ruby.network.routers01.buffer_writes        47235                      
system.ruby.network.routers01.crossbar_activity        47235                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        47279                      
system.ruby.network.routers01.sw_output_arbiter_activity        47235                      
system.ruby.network.routers02.buffer_reads        34264                      
system.ruby.network.routers02.buffer_writes        34264                      
system.ruby.network.routers02.crossbar_activity        34264                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        34325                      
system.ruby.network.routers02.sw_output_arbiter_activity        34264                      
system.ruby.network.routers03.buffer_reads        25990                      
system.ruby.network.routers03.buffer_writes        25990                      
system.ruby.network.routers03.crossbar_activity        25990                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        26068                      
system.ruby.network.routers03.sw_output_arbiter_activity        25990                      
system.ruby.network.routers04.buffer_reads        65151                      
system.ruby.network.routers04.buffer_writes        65151                      
system.ruby.network.routers04.crossbar_activity        65151                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        65327                      
system.ruby.network.routers04.sw_output_arbiter_activity        65151                      
system.ruby.network.routers05.buffer_reads        24612                      
system.ruby.network.routers05.buffer_writes        24612                      
system.ruby.network.routers05.crossbar_activity        24612                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        24634                      
system.ruby.network.routers05.sw_output_arbiter_activity        24612                      
system.ruby.network.routers06.buffer_reads        19246                      
system.ruby.network.routers06.buffer_writes        19246                      
system.ruby.network.routers06.crossbar_activity        19246                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        19294                      
system.ruby.network.routers06.sw_output_arbiter_activity        19246                      
system.ruby.network.routers07.buffer_reads        21265                      
system.ruby.network.routers07.buffer_writes        21265                      
system.ruby.network.routers07.crossbar_activity        21265                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        21399                      
system.ruby.network.routers07.sw_output_arbiter_activity        21265                      
system.ruby.network.routers08.buffer_reads        48375                      
system.ruby.network.routers08.buffer_writes        48375                      
system.ruby.network.routers08.crossbar_activity        48375                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        48960                      
system.ruby.network.routers08.sw_output_arbiter_activity        48375                      
system.ruby.network.routers09.buffer_reads        24558                      
system.ruby.network.routers09.buffer_writes        24558                      
system.ruby.network.routers09.crossbar_activity        24558                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        24609                      
system.ruby.network.routers09.sw_output_arbiter_activity        24558                      
system.ruby.network.routers10.buffer_reads        25265                      
system.ruby.network.routers10.buffer_writes        25265                      
system.ruby.network.routers10.crossbar_activity        25265                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        25373                      
system.ruby.network.routers10.sw_output_arbiter_activity        25265                      
system.ruby.network.routers11.buffer_reads        29733                      
system.ruby.network.routers11.buffer_writes        29733                      
system.ruby.network.routers11.crossbar_activity        29733                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        30522                      
system.ruby.network.routers11.sw_output_arbiter_activity        29733                      
system.ruby.network.routers12.buffer_reads        44197                      
system.ruby.network.routers12.buffer_writes        44197                      
system.ruby.network.routers12.crossbar_activity        44195                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        45367                      
system.ruby.network.routers12.sw_output_arbiter_activity        44195                      
system.ruby.network.routers13.buffer_reads        30309                      
system.ruby.network.routers13.buffer_writes        30309                      
system.ruby.network.routers13.crossbar_activity        30309                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        30413                      
system.ruby.network.routers13.sw_output_arbiter_activity        30309                      
system.ruby.network.routers14.buffer_reads        25561                      
system.ruby.network.routers14.buffer_writes        25561                      
system.ruby.network.routers14.crossbar_activity        25561                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        25644                      
system.ruby.network.routers14.sw_output_arbiter_activity        25561                      
system.ruby.network.routers15.buffer_reads        23751                      
system.ruby.network.routers15.buffer_writes        23751                      
system.ruby.network.routers15.crossbar_activity        23751                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        23989                      
system.ruby.network.routers15.sw_output_arbiter_activity        23751                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       186665                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      186665    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       186665                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    565144000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
