/// Auto-generated bit field definitions for QSPI
/// Device: ATSAME70N21B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::same70::atsame70n21b::qspi {

using namespace alloy::hal::bitfields;

// ============================================================================
// QSPI Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
    /// QSPI Enable
    /// Position: 0, Width: 1
    using QSPIEN = BitField<0, 1>;
    constexpr uint32_t QSPIEN_Pos = 0;
    constexpr uint32_t QSPIEN_Msk = QSPIEN::mask;

    /// QSPI Disable
    /// Position: 1, Width: 1
    using QSPIDIS = BitField<1, 1>;
    constexpr uint32_t QSPIDIS_Pos = 1;
    constexpr uint32_t QSPIDIS_Msk = QSPIDIS::mask;

    /// QSPI Software Reset
    /// Position: 7, Width: 1
    using SWRST = BitField<7, 1>;
    constexpr uint32_t SWRST_Pos = 7;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Last Transfer
    /// Position: 24, Width: 1
    using LASTXFER = BitField<24, 1>;
    constexpr uint32_t LASTXFER_Pos = 24;
    constexpr uint32_t LASTXFER_Msk = LASTXFER::mask;

}  // namespace cr

/// MR - Mode Register
namespace mr {
    /// Serial Memory Mode
    /// Position: 0, Width: 1
    using SMM = BitField<0, 1>;
    constexpr uint32_t SMM_Pos = 0;
    constexpr uint32_t SMM_Msk = SMM::mask;
    /// Enumerated values for SMM
    namespace smm {
        constexpr uint32_t SPI = 0;
        constexpr uint32_t MEMORY = 1;
    }

    /// Local Loopback Enable
    /// Position: 1, Width: 1
    using LLB = BitField<1, 1>;
    constexpr uint32_t LLB_Pos = 1;
    constexpr uint32_t LLB_Msk = LLB::mask;
    /// Enumerated values for LLB
    namespace llb {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t ENABLED = 1;
    }

    /// Wait Data Read Before Transfer
    /// Position: 2, Width: 1
    using WDRBT = BitField<2, 1>;
    constexpr uint32_t WDRBT_Pos = 2;
    constexpr uint32_t WDRBT_Msk = WDRBT::mask;
    /// Enumerated values for WDRBT
    namespace wdrbt {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t ENABLED = 1;
    }

    /// Chip Select Mode
    /// Position: 4, Width: 2
    using CSMODE = BitField<4, 2>;
    constexpr uint32_t CSMODE_Pos = 4;
    constexpr uint32_t CSMODE_Msk = CSMODE::mask;
    /// Enumerated values for CSMODE
    namespace csmode {
        constexpr uint32_t NOT_RELOADED = 0;
        constexpr uint32_t LASTXFER = 1;
        constexpr uint32_t SYSTEMATICALLY = 2;
    }

    /// Number Of Bits Per Transfer
    /// Position: 8, Width: 4
    using NBBITS = BitField<8, 4>;
    constexpr uint32_t NBBITS_Pos = 8;
    constexpr uint32_t NBBITS_Msk = NBBITS::mask;
    /// Enumerated values for NBBITS
    namespace nbbits {
        constexpr uint32_t _8_BIT = 0;
        constexpr uint32_t _16_BIT = 8;
    }

    /// Delay Between Consecutive Transfers
    /// Position: 16, Width: 8
    using DLYBCT = BitField<16, 8>;
    constexpr uint32_t DLYBCT_Pos = 16;
    constexpr uint32_t DLYBCT_Msk = DLYBCT::mask;

    /// Minimum Inactive QCS Delay
    /// Position: 24, Width: 8
    using DLYCS = BitField<24, 8>;
    constexpr uint32_t DLYCS_Pos = 24;
    constexpr uint32_t DLYCS_Msk = DLYCS::mask;

}  // namespace mr

/// RDR - Receive Data Register
namespace rdr {
    /// Receive Data
    /// Position: 0, Width: 16
    using RD = BitField<0, 16>;
    constexpr uint32_t RD_Pos = 0;
    constexpr uint32_t RD_Msk = RD::mask;

}  // namespace rdr

/// TDR - Transmit Data Register
namespace tdr {
    /// Transmit Data
    /// Position: 0, Width: 16
    using TD = BitField<0, 16>;
    constexpr uint32_t TD_Pos = 0;
    constexpr uint32_t TD_Msk = TD::mask;

}  // namespace tdr

/// SR - Status Register
namespace sr {
    /// Receive Data Register Full (cleared by reading SPI_RDR)
    /// Position: 0, Width: 1
    using RDRF = BitField<0, 1>;
    constexpr uint32_t RDRF_Pos = 0;
    constexpr uint32_t RDRF_Msk = RDRF::mask;

    /// Transmit Data Register Empty (cleared by writing SPI_TDR)
    /// Position: 1, Width: 1
    using TDRE = BitField<1, 1>;
    constexpr uint32_t TDRE_Pos = 1;
    constexpr uint32_t TDRE_Msk = TDRE::mask;

    /// Transmission Registers Empty (cleared by writing SPI_TDR)
    /// Position: 2, Width: 1
    using TXEMPTY = BitField<2, 1>;
    constexpr uint32_t TXEMPTY_Pos = 2;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Overrun Error Status (cleared on read)
    /// Position: 3, Width: 1
    using OVRES = BitField<3, 1>;
    constexpr uint32_t OVRES_Pos = 3;
    constexpr uint32_t OVRES_Msk = OVRES::mask;

    /// Chip Select Rise (cleared on read)
    /// Position: 8, Width: 1
    using CSR = BitField<8, 1>;
    constexpr uint32_t CSR_Pos = 8;
    constexpr uint32_t CSR_Msk = CSR::mask;

    /// Chip Select Status
    /// Position: 9, Width: 1
    using CSS = BitField<9, 1>;
    constexpr uint32_t CSS_Pos = 9;
    constexpr uint32_t CSS_Msk = CSS::mask;

    /// Instruction End Status (cleared on read)
    /// Position: 10, Width: 1
    using INSTRE = BitField<10, 1>;
    constexpr uint32_t INSTRE_Pos = 10;
    constexpr uint32_t INSTRE_Msk = INSTRE::mask;

    /// QSPI Enable Status
    /// Position: 24, Width: 1
    using QSPIENS = BitField<24, 1>;
    constexpr uint32_t QSPIENS_Pos = 24;
    constexpr uint32_t QSPIENS_Msk = QSPIENS::mask;

}  // namespace sr

/// IER - Interrupt Enable Register
namespace ier {
    /// Receive Data Register Full Interrupt Enable
    /// Position: 0, Width: 1
    using RDRF = BitField<0, 1>;
    constexpr uint32_t RDRF_Pos = 0;
    constexpr uint32_t RDRF_Msk = RDRF::mask;

    /// Transmit Data Register Empty Interrupt Enable
    /// Position: 1, Width: 1
    using TDRE = BitField<1, 1>;
    constexpr uint32_t TDRE_Pos = 1;
    constexpr uint32_t TDRE_Msk = TDRE::mask;

    /// Transmission Registers Empty Enable
    /// Position: 2, Width: 1
    using TXEMPTY = BitField<2, 1>;
    constexpr uint32_t TXEMPTY_Pos = 2;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Overrun Error Interrupt Enable
    /// Position: 3, Width: 1
    using OVRES = BitField<3, 1>;
    constexpr uint32_t OVRES_Pos = 3;
    constexpr uint32_t OVRES_Msk = OVRES::mask;

    /// Chip Select Rise Interrupt Enable
    /// Position: 8, Width: 1
    using CSR = BitField<8, 1>;
    constexpr uint32_t CSR_Pos = 8;
    constexpr uint32_t CSR_Msk = CSR::mask;

    /// Chip Select Status Interrupt Enable
    /// Position: 9, Width: 1
    using CSS = BitField<9, 1>;
    constexpr uint32_t CSS_Pos = 9;
    constexpr uint32_t CSS_Msk = CSS::mask;

    /// Instruction End Interrupt Enable
    /// Position: 10, Width: 1
    using INSTRE = BitField<10, 1>;
    constexpr uint32_t INSTRE_Pos = 10;
    constexpr uint32_t INSTRE_Msk = INSTRE::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Receive Data Register Full Interrupt Disable
    /// Position: 0, Width: 1
    using RDRF = BitField<0, 1>;
    constexpr uint32_t RDRF_Pos = 0;
    constexpr uint32_t RDRF_Msk = RDRF::mask;

    /// Transmit Data Register Empty Interrupt Disable
    /// Position: 1, Width: 1
    using TDRE = BitField<1, 1>;
    constexpr uint32_t TDRE_Pos = 1;
    constexpr uint32_t TDRE_Msk = TDRE::mask;

    /// Transmission Registers Empty Disable
    /// Position: 2, Width: 1
    using TXEMPTY = BitField<2, 1>;
    constexpr uint32_t TXEMPTY_Pos = 2;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Overrun Error Interrupt Disable
    /// Position: 3, Width: 1
    using OVRES = BitField<3, 1>;
    constexpr uint32_t OVRES_Pos = 3;
    constexpr uint32_t OVRES_Msk = OVRES::mask;

    /// Chip Select Rise Interrupt Disable
    /// Position: 8, Width: 1
    using CSR = BitField<8, 1>;
    constexpr uint32_t CSR_Pos = 8;
    constexpr uint32_t CSR_Msk = CSR::mask;

    /// Chip Select Status Interrupt Disable
    /// Position: 9, Width: 1
    using CSS = BitField<9, 1>;
    constexpr uint32_t CSS_Pos = 9;
    constexpr uint32_t CSS_Msk = CSS::mask;

    /// Instruction End Interrupt Disable
    /// Position: 10, Width: 1
    using INSTRE = BitField<10, 1>;
    constexpr uint32_t INSTRE_Pos = 10;
    constexpr uint32_t INSTRE_Msk = INSTRE::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Receive Data Register Full Interrupt Mask
    /// Position: 0, Width: 1
    using RDRF = BitField<0, 1>;
    constexpr uint32_t RDRF_Pos = 0;
    constexpr uint32_t RDRF_Msk = RDRF::mask;

    /// Transmit Data Register Empty Interrupt Mask
    /// Position: 1, Width: 1
    using TDRE = BitField<1, 1>;
    constexpr uint32_t TDRE_Pos = 1;
    constexpr uint32_t TDRE_Msk = TDRE::mask;

    /// Transmission Registers Empty Mask
    /// Position: 2, Width: 1
    using TXEMPTY = BitField<2, 1>;
    constexpr uint32_t TXEMPTY_Pos = 2;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Overrun Error Interrupt Mask
    /// Position: 3, Width: 1
    using OVRES = BitField<3, 1>;
    constexpr uint32_t OVRES_Pos = 3;
    constexpr uint32_t OVRES_Msk = OVRES::mask;

    /// Chip Select Rise Interrupt Mask
    /// Position: 8, Width: 1
    using CSR = BitField<8, 1>;
    constexpr uint32_t CSR_Pos = 8;
    constexpr uint32_t CSR_Msk = CSR::mask;

    /// Chip Select Status Interrupt Mask
    /// Position: 9, Width: 1
    using CSS = BitField<9, 1>;
    constexpr uint32_t CSS_Pos = 9;
    constexpr uint32_t CSS_Msk = CSS::mask;

    /// Instruction End Interrupt Mask
    /// Position: 10, Width: 1
    using INSTRE = BitField<10, 1>;
    constexpr uint32_t INSTRE_Pos = 10;
    constexpr uint32_t INSTRE_Msk = INSTRE::mask;

}  // namespace imr

/// SCR - Serial Clock Register
namespace scr {
    /// Clock Polarity
    /// Position: 0, Width: 1
    using CPOL = BitField<0, 1>;
    constexpr uint32_t CPOL_Pos = 0;
    constexpr uint32_t CPOL_Msk = CPOL::mask;

    /// Clock Phase
    /// Position: 1, Width: 1
    using CPHA = BitField<1, 1>;
    constexpr uint32_t CPHA_Pos = 1;
    constexpr uint32_t CPHA_Msk = CPHA::mask;

    /// Serial Clock Baud Rate
    /// Position: 8, Width: 8
    using SCBR = BitField<8, 8>;
    constexpr uint32_t SCBR_Pos = 8;
    constexpr uint32_t SCBR_Msk = SCBR::mask;

    /// Delay Before QSCK
    /// Position: 16, Width: 8
    using DLYBS = BitField<16, 8>;
    constexpr uint32_t DLYBS_Pos = 16;
    constexpr uint32_t DLYBS_Msk = DLYBS::mask;

}  // namespace scr

/// IAR - Instruction Address Register
namespace iar {
    /// Address
    /// Position: 0, Width: 32
    using ADDR = BitField<0, 32>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace iar

/// ICR - Instruction Code Register
namespace icr {
    /// Instruction Code
    /// Position: 0, Width: 8
    using INST = BitField<0, 8>;
    constexpr uint32_t INST_Pos = 0;
    constexpr uint32_t INST_Msk = INST::mask;

    /// Option Code
    /// Position: 16, Width: 8
    using OPT = BitField<16, 8>;
    constexpr uint32_t OPT_Pos = 16;
    constexpr uint32_t OPT_Msk = OPT::mask;

}  // namespace icr

/// IFR - Instruction Frame Register
namespace ifr {
    /// Width of Instruction Code, Address, Option Code and Data
    /// Position: 0, Width: 3
    using WIDTH = BitField<0, 3>;
    constexpr uint32_t WIDTH_Pos = 0;
    constexpr uint32_t WIDTH_Msk = WIDTH::mask;
    /// Enumerated values for WIDTH
    namespace width {
        constexpr uint32_t SINGLE_BIT_SPI = 0;
        constexpr uint32_t DUAL_OUTPUT = 1;
        constexpr uint32_t QUAD_OUTPUT = 2;
        constexpr uint32_t DUAL_IO = 3;
        constexpr uint32_t QUAD_IO = 4;
        constexpr uint32_t DUAL_CMD = 5;
        constexpr uint32_t QUAD_CMD = 6;
    }

    /// Instruction Enable
    /// Position: 4, Width: 1
    using INSTEN = BitField<4, 1>;
    constexpr uint32_t INSTEN_Pos = 4;
    constexpr uint32_t INSTEN_Msk = INSTEN::mask;

    /// Address Enable
    /// Position: 5, Width: 1
    using ADDREN = BitField<5, 1>;
    constexpr uint32_t ADDREN_Pos = 5;
    constexpr uint32_t ADDREN_Msk = ADDREN::mask;

    /// Option Enable
    /// Position: 6, Width: 1
    using OPTEN = BitField<6, 1>;
    constexpr uint32_t OPTEN_Pos = 6;
    constexpr uint32_t OPTEN_Msk = OPTEN::mask;

    /// Data Enable
    /// Position: 7, Width: 1
    using DATAEN = BitField<7, 1>;
    constexpr uint32_t DATAEN_Pos = 7;
    constexpr uint32_t DATAEN_Msk = DATAEN::mask;

    /// Option Code Length
    /// Position: 8, Width: 2
    using OPTL = BitField<8, 2>;
    constexpr uint32_t OPTL_Pos = 8;
    constexpr uint32_t OPTL_Msk = OPTL::mask;
    /// Enumerated values for OPTL
    namespace optl {
        constexpr uint32_t OPTION_1BIT = 0;
        constexpr uint32_t OPTION_2BIT = 1;
        constexpr uint32_t OPTION_4BIT = 2;
        constexpr uint32_t OPTION_8BIT = 3;
    }

    /// Address Length
    /// Position: 10, Width: 1
    using ADDRL = BitField<10, 1>;
    constexpr uint32_t ADDRL_Pos = 10;
    constexpr uint32_t ADDRL_Msk = ADDRL::mask;
    /// Enumerated values for ADDRL
    namespace addrl {
        constexpr uint32_t _24_BIT = 0;
        constexpr uint32_t _32_BIT = 1;
    }

    /// Data Transfer Type
    /// Position: 12, Width: 2
    using TFRTYP = BitField<12, 2>;
    constexpr uint32_t TFRTYP_Pos = 12;
    constexpr uint32_t TFRTYP_Msk = TFRTYP::mask;
    /// Enumerated values for TFRTYP
    namespace tfrtyp {
        constexpr uint32_t TRSFR_READ = 0;
        constexpr uint32_t TRSFR_READ_MEMORY = 1;
        constexpr uint32_t TRSFR_WRITE = 2;
        constexpr uint32_t TRSFR_WRITE_MEMORY = 3;
    }

    /// Continuous Read Mode
    /// Position: 14, Width: 1
    using CRM = BitField<14, 1>;
    constexpr uint32_t CRM_Pos = 14;
    constexpr uint32_t CRM_Msk = CRM::mask;
    /// Enumerated values for CRM
    namespace crm {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t ENABLED = 1;
    }

    /// Number Of Dummy Cycles
    /// Position: 16, Width: 5
    using NBDUM = BitField<16, 5>;
    constexpr uint32_t NBDUM_Pos = 16;
    constexpr uint32_t NBDUM_Msk = NBDUM::mask;

}  // namespace ifr

/// SMR - Scrambling Mode Register
namespace smr {
    /// Scrambling/Unscrambling Enable
    /// Position: 0, Width: 1
    using SCREN = BitField<0, 1>;
    constexpr uint32_t SCREN_Pos = 0;
    constexpr uint32_t SCREN_Msk = SCREN::mask;
    /// Enumerated values for SCREN
    namespace scren {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t ENABLED = 1;
    }

    /// Scrambling/Unscrambling Random Value Disable
    /// Position: 1, Width: 1
    using RVDIS = BitField<1, 1>;
    constexpr uint32_t RVDIS_Pos = 1;
    constexpr uint32_t RVDIS_Msk = RVDIS::mask;

}  // namespace smr

/// SKR - Scrambling Key Register
namespace skr {
    /// User Scrambling Key
    /// Position: 0, Width: 32
    using USRK = BitField<0, 32>;
    constexpr uint32_t USRK_Pos = 0;
    constexpr uint32_t USRK_Msk = USRK::mask;

}  // namespace skr

/// WPMR - Write Protection Mode Register
namespace wpmr {
    /// Write Protection Enable
    /// Position: 0, Width: 1
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protection Key
    /// Position: 8, Width: 24
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 5329744;
    }

}  // namespace wpmr

/// WPSR - Write Protection Status Register
namespace wpsr {
    /// Write Protection Violation Status
    /// Position: 0, Width: 1
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protection Violation Source
    /// Position: 8, Width: 8
    using WPVSRC = BitField<8, 8>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

}  // namespace alloy::hal::atmel::same70::atsame70n21b::qspi
