lbl_80B4C8D4:
/* 80B4C8D4 00000000  94 21 FF 90 */	stwu r1, -0x70(r1)
/* 80B4C8D8 00000004  7C 08 02 A6 */	mflr r0
/* 80B4C8DC 00000008  90 01 00 74 */	stw r0, 0x74(r1)
/* 80B4C8E0 0000000C  DB E1 00 60 */	stfd f31, 0x60(r1)
/* 80B4C8E4 00000010  F3 E1 00 68 */	psq_st f31, 104(r1), 0, 0 /* qr0 */
/* 80B4C8E8 00000000  39 61 00 60 */	addi r11, r1, 0x60
/* 80B4C8EC 00000004  4B FF D2 6D */	bl _savegpr_29
/* 80B4C8F0 00000008  7C 7F 1B 78 */	mr r31, r3
/* 80B4C8F4 0000000C  7C 80 23 78 */	mr r0, r4
/* 80B4C8F8 00000010  FF E0 08 90 */	fmr f31, f1
/* 80B4C8FC 00000014  7C BD 2B 78 */	mr r29, r5
/* 80B4C900 00000018  3C 60 00 00 */	lis r3, m__19daNpc_yamiT_Param_c@ha
/* 80B4C904 0000001C  3B C3 00 00 */	addi r30, m__19daNpc_yamiT_Param_c@l
/* 80B4C908 00000020  38 A0 00 00 */	li r5, 0
/* 80B4C90C 00000024  80 9F 00 20 */	lwz r4, 0x20(r31)
/* 80B4C910 00000028  28 04 00 00 */	cmplwi r4, 0
/* 80B4C914 0000002C  41 82 01 40 */	beq lbl_80B4CA54
/* 80B4C918 00000030  38 61 00 18 */	addi r3, r1, 0x18
/* 80B4C91C 00000034  7C 05 03 78 */	mr r5, r0
/* 80B4C920 00000038  4B FF D2 39 */	bl __mi__4cXyzCFRC3Vec
/* 80B4C924 0000003C  C0 41 00 18 */	lfs f2, 0x18(r1)
/* 80B4C928 00000040  D0 41 00 24 */	stfs f2, 0x24(r1)
/* 80B4C92C 00000044  C0 01 00 1C */	lfs f0, 0x1c(r1)
/* 80B4C930 00000048  D0 01 00 28 */	stfs f0, 0x28(r1)
/* 80B4C934 0000004C  C0 21 00 20 */	lfs f1, 0x20(r1)
/* 80B4C938 00000050  D0 21 00 2C */	stfs f1, 0x2c(r1)
/* 80B4C93C 00000054  D0 41 00 0C */	stfs f2, 0xc(r1)
/* 80B4C940 00000058  C0 1E 00 A4 */	lfs f0, 0xa4(r30)
/* 80B4C944 0000005C  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 80B4C948 00000060  D0 21 00 14 */	stfs f1, 0x14(r1)
/* 80B4C94C 00000064  38 61 00 0C */	addi r3, r1, 0xc
/* 80B4C950 00000068  4B FF D2 09 */	bl PSVECSquareMag
/* 80B4C954 0000006C  C0 1E 00 A4 */	lfs f0, 0xa4(r30)
/* 80B4C958 00000084  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80B4C95C 00000000  40 81 00 58 */	ble lbl_80B4C9B4
/* 80B4C960 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 80B4C964 00000008  C8 9E 00 C8 */	lfd f4, 0xc8(r30)
/* 80B4C968 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 80B4C96C 00000010  C8 7E 00 D0 */	lfd f3, 0xd0(r30)
/* 80B4C970 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 80B4C974 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 80B4C978 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 80B4C97C 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 80B4C980 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 80B4C984 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 80B4C988 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 80B4C98C 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 80B4C990 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 80B4C994 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 80B4C998 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 80B4C99C 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 80B4C9A0 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 80B4C9A4 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 80B4C9A8 0000004C  FC 41 00 32 */	fmul f2, f1, f0
/* 80B4C9AC 00000050  FC 40 10 18 */	frsp f2, f2
/* 80B4C9B0 00000054  48 00 00 90 */	b lbl_80B4CA40
lbl_80B4C9B4:
/* 80B4C9B4 00000000  C8 1E 00 D8 */	lfd f0, 0xd8(r30)
/* 80B4C9B8 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80B4C9BC 00000000  40 80 00 10 */	bge lbl_80B4C9CC
/* 80B4C9C0 00000004  3C 60 00 00 */	lis r3, __float_nan@ha
/* 80B4C9C4 00000008  C0 43 00 00 */	lfs f2, __float_nan@l(r3)
/* 80B4C9C8 0000000C  48 00 00 78 */	b lbl_80B4CA40
lbl_80B4C9CC:
/* 80B4C9CC 00000000  D0 21 00 08 */	stfs f1, 8(r1)
/* 80B4C9D0 00000004  80 81 00 08 */	lwz r4, 8(r1)
/* 80B4C9D4 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 80B4C9D8 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 80B4C9DC 00000010  7C 03 00 00 */	cmpw r3, r0
/* 80B4C9E0 00000014  41 82 00 14 */	beq lbl_80B4C9F4
/* 80B4C9E4 00000018  40 80 00 40 */	bge lbl_80B4CA24
/* 80B4C9E8 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 80B4C9EC 00000020  41 82 00 20 */	beq lbl_80B4CA0C
/* 80B4C9F0 00000024  48 00 00 34 */	b lbl_80B4CA24
lbl_80B4C9F4:
/* 80B4C9F4 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 80B4C9F8 00000004  41 82 00 0C */	beq lbl_80B4CA04
/* 80B4C9FC 00000008  38 00 00 01 */	li r0, 1
/* 80B4CA00 0000000C  48 00 00 28 */	b lbl_80B4CA28
lbl_80B4CA04:
/* 80B4CA04 00000000  38 00 00 02 */	li r0, 2
/* 80B4CA08 00000004  48 00 00 20 */	b lbl_80B4CA28
lbl_80B4CA0C:
/* 80B4CA0C 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 80B4CA10 00000004  41 82 00 0C */	beq lbl_80B4CA1C
/* 80B4CA14 00000008  38 00 00 05 */	li r0, 5
/* 80B4CA18 0000000C  48 00 00 10 */	b lbl_80B4CA28
lbl_80B4CA1C:
/* 80B4CA1C 00000000  38 00 00 03 */	li r0, 3
/* 80B4CA20 00000004  48 00 00 08 */	b lbl_80B4CA28
lbl_80B4CA24:
/* 80B4CA24 00000000  38 00 00 04 */	li r0, 4
lbl_80B4CA28:
/* 80B4CA28 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 80B4CA2C 00000004  40 82 00 10 */	bne lbl_80B4CA3C
/* 80B4CA30 00000008  3C 60 00 00 */	lis r3, __float_nan@ha
/* 80B4CA34 0000000C  C0 43 00 00 */	lfs f2, __float_nan@l(r3)
/* 80B4CA38 00000010  48 00 00 08 */	b lbl_80B4CA40
lbl_80B4CA3C:
/* 80B4CA3C 00000000  FC 40 08 90 */	fmr f2, f1
lbl_80B4CA40:
/* 80B4CA40 00000000  C0 21 00 28 */	lfs f1, 0x28(r1)
/* 80B4CA44 00000004  4B FF D1 15 */	bl cM_atan2s__Fff
/* 80B4CA48 00000008  7C 03 00 D0 */	neg r0, r3
/* 80B4CA4C 0000000C  7C 05 07 34 */	extsh r5, r0
/* 80B4CA50 00000010  7C A5 EA 14 */	add r5, r5, r29
lbl_80B4CA54:
/* 80B4CA54 00000000  A8 1F 01 50 */	lha r0, 0x150(r31)
/* 80B4CA58 00000004  7C A5 02 14 */	add r5, r5, r0
/* 80B4CA5C 00000008  C0 7E 00 B0 */	lfs f3, 0xb0(r30)
/* 80B4CA60 0000000C  EC 83 F8 24 */	fdivs f4, f3, f31
/* 80B4CA64 00000010  A8 1F 01 32 */	lha r0, 0x132(r31)
/* 80B4CA68 00000014  C8 5E 00 C0 */	lfd f2, 0xc0(r30)
/* 80B4CA6C 00000018  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 80B4CA70 0000001C  90 01 00 34 */	stw r0, 0x34(r1)
/* 80B4CA74 00000020  3C 60 43 30 */	lis r3, 0x4330
/* 80B4CA78 00000024  90 61 00 30 */	stw r3, 0x30(r1)
/* 80B4CA7C 00000028  C8 01 00 30 */	lfd f0, 0x30(r1)
/* 80B4CA80 0000002C  EC 20 10 28 */	fsubs f1, f0, f2
/* 80B4CA84 00000030  EC 03 20 28 */	fsubs f0, f3, f4
/* 80B4CA88 00000034  EC 21 00 32 */	fmuls f1, f1, f0
/* 80B4CA8C 00000038  7C A0 07 34 */	extsh r0, r5
/* 80B4CA90 0000003C  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 80B4CA94 00000040  90 01 00 3C */	stw r0, 0x3c(r1)
/* 80B4CA98 00000044  90 61 00 38 */	stw r3, 0x38(r1)
/* 80B4CA9C 00000048  C8 01 00 38 */	lfd f0, 0x38(r1)
/* 80B4CAA0 0000004C  EC 00 10 28 */	fsubs f0, f0, f2
/* 80B4CAA4 00000050  EC 00 01 32 */	fmuls f0, f0, f4
/* 80B4CAA8 00000054  EC 01 00 2A */	fadds f0, f1, f0
/* 80B4CAAC 00000058  FC 00 00 1E */	fctiwz f0, f0
/* 80B4CAB0 0000005C  D8 01 00 40 */	stfd f0, 0x40(r1)
/* 80B4CAB4 00000060  80 01 00 44 */	lwz r0, 0x44(r1)
/* 80B4CAB8 00000064  B0 1F 01 2C */	sth r0, 0x12c(r31)
/* 80B4CABC 00000068  E3 E1 00 68 */	psq_l f31, 104(r1), 0, 0 /* qr0 */
/* 80B4CAC0 00000000  CB E1 00 60 */	lfd f31, 0x60(r1)
/* 80B4CAC4 00000004  39 61 00 60 */	addi r11, r1, 0x60
/* 80B4CAC8 00000008  4B FF D0 91 */	bl _restgpr_29
/* 80B4CACC 0000000C  80 01 00 74 */	lwz r0, 0x74(r1)
/* 80B4CAD0 00000010  7C 08 03 A6 */	mtlr r0
/* 80B4CAD4 00000014  38 21 00 70 */	addi r1, r1, 0x70
/* 80B4CAD8 00000018  4E 80 00 20 */	blr 
