<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 412, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 348, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 270, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 228, user inline pragmas are applied</column>
            <column name="">(4) simplification, 216, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 215, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 215, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 233, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 230, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 229, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 221, loop and instruction simplification</column>
            <column name="">(2) parallelization, 421, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 421, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 421, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 409, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 424, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="AES_ECB_encrypt" col1="aes.c:470" col2="412" col3="216" col4="229" col5="421" col6="424">
                    <row id="4" col0="Cipher" col1="aes.c:413" col2="408" col3="213" col4="227" col5="418" col6="416">
                        <row id="2" col0="AddRoundKey" col1="aes.c:237" col2="120" col2_disp="120 (3 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="5" col0="SubBytes" col1="aes.c:251" col2="32" col3="" col4="" col5="" col6=""/>
                        <row id="1" col0="ShiftRows" col1="aes.c:266" col2="73" col3="" col4="" col5="" col6=""/>
                        <row id="3" col0="MixColumns" col1="aes.c:300" col2="166" col3="" col4="" col5="" col6="">
                            <row id="6" col0="xtime" col1="aes.c:294" col2="36" col2_disp=" 36 (4 calls)" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

