Warning (10268): Verilog HDL information at control.v(60): always construct contains both blocking and non-blocking assignments File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v Line: 60
Warning (10268): Verilog HDL information at DRAM.v(15): always construct contains both blocking and non-blocking assignments File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/DRAM.v Line: 15
Warning (10268): Verilog HDL information at regfile.v(26): always construct contains both blocking and non-blocking assignments File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/regfile.v Line: 26
