-------------------------------------------------------------------------------
AGILENT 3070 BOARD TEST GRADER               Wed Sep 23 19:31:39 2020  page 1  

Analog  Functional     Quality REPORT
-------------------------------------------------------------------------------

Board Path:              ./
Board Serial #:          Board1
Date of Data generation: Wed Sep 23 19:21:26 2020

Number of test runs (in config.bdg): 10
Number of tests: 52

Report Flags:
          F = Test failed
          M = Mean not centered 66.67%
          C = Coefficient of producibility too small 10.00

Designator            ---Programmed----   --------Computed---------   #  Flg Com
                      Nom    Low   High   Mean StdDev    CPK     CP  Bad     Ref

pwr_check,P2V5_VPP_2
                      N/A   2.38   2.63   2.50  1.30m   31.6   32.2    0     ...
pwr_check,P3V3        N/A   3.14   3.47   3.30  1.08m   50.9   51.0    0     ...
pwr_check,P12V        N/A   11.4   12.6   12.0  6.90m   27.3   29.0    0     ...
pwr_check,P12V_STBY
                      N/A   11.4   12.6   12.0  1.34m    147    149    0     ...
pwr_check,P5V         N/A   4.75   5.28   4.97  1.27m   58.8   69.3    0     ...
pwr_check,A3P3V       N/A   3.14   3.47   3.32  1.24m   40.1   44.4    0     ...
pwr_check,A2_5V       N/A   2.38   2.63   2.50  1.40m   28.6   29.7    0     ...
pwr_check,A1_2V       N/A   1.14   1.29   1.20  1.28m   16.0   19.5    0     ...
pwr_check,P1V5_PCH_2
                      N/A   1.45   1.60   1.50  1.41m   12.8   17.8    0     ...
pwr_check,P1V2_VDDQ
                      N/A   1.14   1.28   1.20  1.43m   14.5   16.3    0     ...
pwr_check,P1V15_BMC
                      N/A   1.03   1.26   1.15  1.29m   29.4   29.8    0     ...
pwr_check,P1V05_COMBINED
                      N/A   945m   1.16   1.05  1.57m   21.8   22.3    0     ...
pwr_check,P3V3_PCH_2
                      N/A   3.14   3.47   3.30  1.16m   47.1   47.2    0     ...
pwr_check,VP3P3_SATA
                      N/A   3.14   3.47   3.30  1.09m   50.2   50.3    0     ...
pwr_check,PVCCSCFUSESUS
                      N/A   1.58   1.83   1.69  1.43m   26.5   29.2    0     ...
pwr_check,PVCCKRHV    N/A   1.23   1.49   1.30  1.51m   16.3   28.7    0     ...
pwr_check,PVCCIN      N/A   1.64   1.89   1.80   733u   40.5   56.8    0     ...
pwr_check,P1V05_VCCSUS
                      N/A   945m   1.16   1.06  4.39m   7.51   7.97    0  C  ...
pwr_check,P0V6_VTT_2
                      N/A   540m   660m   598m  1.38m   14.1   14.4    0     ...
pwr_check,DDR4_VTT    N/A   540m   660m   602m  1.28m   15.2   15.6    0     ...
pwr_check,DDR4_VREF
                      N/A   540m   660m   603m  1.29m   14.9   15.6    0     ...
a_u22,OUT             N/A   1.09   1.21   1.15  1.29m   14.5   14.9    0     ...
bma1_u1,OUT           N/A   2.38   2.63   2.49  1.32m   30.2   31.6    0     ...
bma2_u1,OUT           N/A   4.75   5.25   4.97  1.28m   58.5   65.1    0     ...
bma3_u1,OUT           N/A   3.14   3.47   3.30  1.06m   52.0   52.1    0     ...
bma4_u1,OUT           N/A   1.62   1.79   1.69  1.47m   17.9   19.3    0     ...
bma5_u1,OUT           N/A   2.38   2.63   2.50  1.30m   31.5   32.1    0     ...
DMA1_U1,OUT1          N/A   1.14   1.26   1.20  1.26m   15.6   15.8    0     ...
DMA1_U1,OUT2          N/A   3.14   3.47   3.32  1.31m   38.2   42.1    0     ...
e_u107,OUT            N/A   1.24   1.37   1.30  1.56m   13.1   13.9    0     ...
e_u108,OUT            N/A   1.43   1.58   1.50  1.38m   17.2   18.2    0     ...
e_u110,OUT            N/A   570m   630m   599m  1.40m   6.79   7.14    0  C  ...
fc_u1_hs0,OUT         N/A   11.4   12.6   11.9  18.9m   9.63   10.6    0  C  ...
fc_u1_hs1,OUT         N/A   11.4   12.6   11.9  19.5m   9.33   10.2    0  C  ...
fc_u1_hs2,OUT         N/A   11.4   12.6   11.9  19.0m   9.59   10.5    0  C  ...
fc_u1_hs3,OUT         N/A   11.4   12.6   11.9  19.1m   9.55   10.5    0  C  ...
fc_u1_hs4,OUT         N/A   11.4   12.6   11.9  18.5m   9.87   10.8    0  C  ...
fc_u1_hs5,OUT         N/A   11.4   12.6   11.9  18.7m   9.77   10.7    0  C  ...
u1_p1_m1,OUT          N/A   1.74   1.89   1.80   690u   29.4   36.2    0     ...
U1_P2_M1,OUT          N/A   1.74   1.89   1.80   643u   31.6   38.9    0     ...
U2_M2,OUT             N/A   1.14   1.29   1.20  1.40m   14.7   17.8    0     ...
U3_M2,OUT             N/A   945m   1.16   1.05  1.21m   28.5   29.0    0     ...
u4_m1,OUT             N/A   945m   1.16   1.05  1.58m   21.6   22.1    0     ...
u5_m2,OUT             N/A   945m   1.16   1.05  1.58m   21.7   22.2    0     ...
u172,OUT              N/A   945m   1.16   1.05  1.58m   21.6   22.1    0     ...
U2_P4_M1,OUT          N/A   945m   1.16   1.06  4.44m   7.43   7.89    0  C  ...
x_u05,OUT             N/A   540m   660m   601m  1.26m   15.5   15.9    0     ...
u45,output            N/A   1.96   2.16   2.06  1.27m   26.6   27.0    0     ...
u73,output            N/A   1.96   2.16   2.06  1.29m   26.0   26.7    0     ...
u76,Output_reset      N/A   3.14   3.47   3.40  1.99m   10.3   27.6    0     ...
y1,Pin4_offset        N/A  -5.00   5.00   1.67   330u  3.36k  5.05k    0     ...
y1,Y1_U25_U24         N/A  11.9M  13.1M  12.5M    743    269    269    0     ...

The columns have the following meaning:
Designator: This is the main device designator.  If a device test has several
            test statements (e.g. diode tests on the emitter-base and
            base-collector junctions of a transistor) a sub-designator is added
Thr:        The threshold for determining an open or closed result.
O/C:        Open or closed, depending on the test.
Nom:        The nominal value in the test statement.
Low:        The lower limit in the test statement.
High:       The upper limit in the test statement.
Mean:       The mean of the values obtained by repeating the test.
StdDev:     The standard deviation of the obtained by repeating the test.
Margin:     The difference between the threshold and the closed measurements.
CPK:        The coefficient of producibility. CPK greater than 10 provides
            confidence in the producibility and stability of the test.
CP:         The minimum value where the CPK is determined by the limit 
	    closest to the mean.  CP is equal to CPK where the mean 
            is centered.  
# Bad:      The number of times the test failed. 
Flg:        These columns will have a warning flag character in the
            corresponding column (e.g. M if the mean is not centered in the
            limits band).
Com Ref:    This will allow the user to enter the comment number specified in
            the comment files.


For more Information, please examine: ana_fun_qua.dat
