

================================================================
== Vitis HLS Report for 'ram'
================================================================
* Date:           Wed Sep  8 09:54:53 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        ram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.477 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      786|      789|  7.860 us|  7.890 us|  787|  790|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- input_hardcode   |      784|      784|         2|          1|          1|   784|       yes|
        |- output_hardcode  |      787|      787|         5|          1|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1955|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        2|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     131|    -|
|Register         |        -|     -|     312|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     0|     312|    2118|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+----+---+----+-----+
    |           Instance          |          Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+--------------------------+---------+----+---+----+-----+
    |fpext_32ns_64_2_no_dsp_1_U1  |fpext_32ns_64_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +-----------------------------+--------------------------+---------+----+---+----+-----+
    |Total                        |                          |        0|   0|  0|   0|    0|
    +-----------------------------+--------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |image_input_U  |image_input  |        2|  0|   0|    0|   784|   32|     1|        25088|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |             |        2|  0|   0|    0|   784|   32|     1|        25088|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln103_fu_212_p2               |         +|   0|  0|   17|          10|           1|
    |add_ln581_fu_304_p2               |         +|   0|  0|   19|          12|           6|
    |add_ln93_fu_502_p2                |         +|   0|  0|   17|          10|           1|
    |add_ln958_fu_694_p2               |         +|   0|  0|   39|          32|           6|
    |add_ln964_fu_775_p2               |         +|   0|  0|   19|           8|           8|
    |lsb_index_fu_566_p2               |         +|   0|  0|   39|          32|           6|
    |m_3_fu_734_p2                     |         +|   0|  0|   71|          64|          64|
    |F2_fu_292_p2                      |         -|   0|  0|   19|          11|          12|
    |man_V_1_fu_279_p2                 |         -|   0|  0|   61|           1|          54|
    |sub_ln581_fu_310_p2               |         -|   0|  0|   19|           5|          12|
    |sub_ln944_fu_560_p2               |         -|   0|  0|   39|           6|          32|
    |sub_ln947_fu_592_p2               |         -|   0|  0|   13|           4|           6|
    |sub_ln959_fu_709_p2               |         -|   0|  0|   39|           5|          32|
    |sub_ln964_fu_770_p2               |         -|   0|  0|   19|           4|           8|
    |tmp_V_fu_528_p2                   |         -|   0|  0|   39|           1|          32|
    |and_ln581_fu_415_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln582_fu_398_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln585_fu_427_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln603_fu_445_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln949_1_fu_668_p2             |       and|   0|  0|    2|           1|           1|
    |and_ln949_fu_620_p2               |       and|   0|  0|   32|          32|          32|
    |ap_block_pp1_stage0_11001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state5_io                |       and|   0|  0|    2|           1|           1|
    |ap_block_state6_io                |       and|   0|  0|    2|           1|           1|
    |ap_block_state8_pp1_stage0_iter0  |       and|   0|  0|    2|           1|           1|
    |tmp_nbreadreq_fu_134_p3           |       and|   0|  0|   32|           1|           0|
    |ashr_ln586_fu_358_p2              |      ashr|   0|  0|  159|          54|          54|
    |icmp_ln103_fu_218_p2              |      icmp|   0|  0|   11|          10|           9|
    |icmp_ln571_fu_259_p2              |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln581_fu_298_p2              |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln582_fu_328_p2              |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln585_fu_421_p2              |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln603_fu_348_p2              |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln935_fu_514_p2              |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln93_fu_508_p2               |      icmp|   0|  0|   11|          10|           9|
    |icmp_ln946_fu_582_p2              |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln949_fu_626_p2              |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln958_fu_654_p2              |      icmp|   0|  0|   20|          32|           1|
    |lshr_ln947_fu_602_p2              |      lshr|   0|  0|   96|           2|          32|
    |lshr_ln958_fu_703_p2              |      lshr|   0|  0|  179|          64|          64|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |or_ln571_1_fu_487_p2              |        or|   0|  0|    2|           1|           1|
    |or_ln571_fu_458_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln581_fu_433_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln582_fu_404_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln949_1_fu_614_p2              |        or|   0|  0|   32|          32|          32|
    |image_input_d0                    |    select|   0|  0|   32|           1|           1|
    |m_2_fu_724_p3                     |    select|   0|  0|   64|           1|          64|
    |man_V_2_fu_285_p3                 |    select|   0|  0|   52|           1|          54|
    |out_str_V_TDATA_int_regslice      |    select|   0|  0|   32|           1|          32|
    |select_ln571_1_fu_463_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln571_2_fu_471_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln571_3_fu_479_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln571_fu_451_p3            |    select|   0|  0|   32|           1|           1|
    |select_ln588_fu_379_p3            |    select|   0|  0|    2|           1|           2|
    |select_ln943_fu_762_p3            |    select|   0|  0|    7|           1|           7|
    |select_ln946_fu_660_p3            |    select|   0|  0|    2|           1|           1|
    |select_ln958_fu_674_p3            |    select|   0|  0|    2|           1|           1|
    |sh_amt_fu_316_p3                  |    select|   0|  0|   11|           1|          12|
    |tmp_V_4_fu_534_p3                 |    select|   0|  0|   32|           1|          32|
    |shl_ln604_fu_387_p2               |       shl|   0|  0|   96|          32|          32|
    |shl_ln949_fu_608_p2               |       shl|   0|  0|   96|           1|          32|
    |shl_ln959_fu_718_p2               |       shl|   0|  0|  179|          64|          64|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp1                     |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1           |       xor|   0|  0|    2|           2|           1|
    |xor_ln571_fu_393_p2               |       xor|   0|  0|    2|           1|           2|
    |xor_ln581_fu_439_p2               |       xor|   0|  0|    2|           1|           2|
    |xor_ln582_fu_409_p2               |       xor|   0|  0|    2|           1|           2|
    |xor_ln949_fu_640_p2               |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1955|         779|         994|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4              |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1              |  14|          3|    1|          3|
    |ap_phi_mux_indvars_iv_phi_fu_200_p4  |   9|          2|   10|         20|
    |enable                               |  14|          3|    1|          3|
    |image_input_address0                 |  14|          3|   10|         30|
    |in_str_V_TDATA_blk_n                 |   9|          2|    1|          2|
    |indvars_iv11_reg_185                 |   9|          2|   10|         20|
    |indvars_iv_reg_196                   |   9|          2|   10|         20|
    |out_str_V_TDATA_blk_n                |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 131|         28|   47|        109|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln93_reg_868                        |  10|   0|   10|          0|
    |ap_CS_fsm                               |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |exp_tmp_reg_845                         |  11|   0|   11|          0|
    |icmp_ln103_reg_825                      |   1|   0|    1|          0|
    |icmp_ln571_reg_855                      |   1|   0|    1|          0|
    |icmp_ln935_reg_877                      |   1|   0|    1|          0|
    |icmp_ln93_reg_873                       |   1|   0|    1|          0|
    |icmp_ln958_reg_898                      |   1|   0|    1|          0|
    |image_input_load_reg_834                |  32|   0|   32|          0|
    |image_input_load_reg_834_pp0_iter2_reg  |  32|   0|   32|          0|
    |indvars_iv11_reg_185                    |  10|   0|   10|          0|
    |indvars_iv_reg_196                      |  10|   0|   10|          0|
    |p_Result_4_reg_882                      |   1|   0|    1|          0|
    |p_Result_8_reg_840                      |   1|   0|    1|          0|
    |select_ln958_reg_903                    |   1|   0|    1|          0|
    |sub_ln944_reg_892                       |  32|   0|   32|          0|
    |tmp_V_4_reg_887                         |  32|   0|   32|          0|
    |trunc_ln565_reg_850                     |  52|   0|   52|          0|
    |trunc_ln943_reg_908                     |   8|   0|    8|          0|
    |icmp_ln103_reg_825                      |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 312|  32|  249|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------+-----+-----+--------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_none|           ram|  return value|
|ap_rst_n          |   in|    1|  ap_ctrl_none|           ram|  return value|
|in_str_V_TDATA    |   in|   32|          axis|      in_str_V|       pointer|
|in_str_V_TVALID   |   in|    1|          axis|      in_str_V|       pointer|
|in_str_V_TREADY   |  out|    1|          axis|      in_str_V|       pointer|
|out_str_V_TDATA   |  out|   32|          axis|     out_str_V|       pointer|
|out_str_V_TVALID  |  out|    1|          axis|     out_str_V|       pointer|
|out_str_V_TREADY  |   in|    1|          axis|     out_str_V|       pointer|
|enable            |  out|    1|        ap_vld|        enable|       pointer|
|enable_ap_vld     |  out|    1|        ap_vld|        enable|       pointer|
+------------------+-----+-----+--------------+--------------+--------------+

