; 
; Copyright (C) u-blox
; All rights reserved.
; This source file is the sole property of u-blox. Reproduction or utilization
; of this source in whole or part is forbidden without the written consent of
; u-blox.
; 
; FILE: smurf_if_hwacc_config.hs

SMURF_IF_HWACC_CONFIG_CTRL EQU 0x000
SMURF_IF_HWACC_CONFIG_CTRL_LOCAL EQU 0x004
SMURF_IF_HWACC_CONFIG_PHY_RXABORT_REQ EQU 0x080
SMURF_IF_HWACC_CONFIG_PHY_RXABORT_STAT EQU 0x084
SMURF_IF_HWACC_CONFIG_OFDM_DEMUX_COMD_0 EQU 0x100
SMURF_IF_HWACC_CONFIG_OFDM_DEMUX_STAT_0 EQU 0x104
SMURF_IF_HWACC_CONFIG_OFDM_DEMUX_COMD_1 EQU 0x108
SMURF_IF_HWACC_CONFIG_OFDM_DEMUX_STAT_1 EQU 0x10C
SMURF_IF_HWACC_CONFIG_OFDM_DEMUX_FLTCLEAR EQU 0x180
SMURF_IF_HWACC_CONFIG_OFDM_DEMUX_FLTSTATUS EQU 0x184
SMURF_IF_HWACC_CONFIG_OFDM_DEMUX_FLTRAWSTATUS EQU 0x188
SMURF_IF_HWACC_CONFIG_OFDM_DEMUX_FLTMASKCLR EQU 0x18C
SMURF_IF_HWACC_CONFIG_OFDM_DEMUX_FLTMASKSET EQU 0x190
SMURF_IF_HWACC_CONFIG_OFDM_DEMUX_FLTMASKSTATUS EQU 0x194
SMURF_IF_HWACC_CONFIG_PSS_COMD EQU 0x200
SMURF_IF_HWACC_CONFIG_PSS_STAT EQU 0x204
SMURF_IF_HWACC_CONFIG_PSS_FLTCLEAR EQU 0x280
SMURF_IF_HWACC_CONFIG_PSS_FLTSTATUS EQU 0x284
SMURF_IF_HWACC_CONFIG_PSS_FLTRAWSTATUS EQU 0x288
SMURF_IF_HWACC_CONFIG_PSS_FLTMASKCLR EQU 0x28C
SMURF_IF_HWACC_CONFIG_PSS_FLTMASKSET EQU 0x290
SMURF_IF_HWACC_CONFIG_PSS_FLTMASKSTATUS EQU 0x294
SMURF_IF_HWACC_CONFIG_SSS_COMD EQU 0x300
SMURF_IF_HWACC_CONFIG_SSS_STAT EQU 0x304
SMURF_IF_HWACC_CONFIG_SSS_FLTCLEAR EQU 0x380
SMURF_IF_HWACC_CONFIG_SSS_FLTSTATUS EQU 0x384
SMURF_IF_HWACC_CONFIG_SSS_FLTRAWSTATUS EQU 0x388
SMURF_IF_HWACC_CONFIG_SSS_FLTMASKCLR EQU 0x38C
SMURF_IF_HWACC_CONFIG_SSS_FLTMASKSET EQU 0x390
SMURF_IF_HWACC_CONFIG_SSS_FLTMASKSTATUS EQU 0x394
SMURF_IF_HWACC_CONFIG_FBUF_RFDMA_RDPTR EQU 0x400
SMURF_IF_HWACC_CONFIG_FABRIC_BRIDGE_RFDMA_OUTST_READ_XACTIONS EQU 0x500
SMURF_IF_HWACC_CONFIG_FABRIC_BRIDGE_UL_BPE_OUTST_READ_XACTIONS EQU 0x504
SMURF_IF_HWACC_CONFIG_FABRIC_BRIDGE_DL_BPE_OUTST_READ_XACTIONS EQU 0x508
SMURF_IF_HWACC_CONFIG_FABRIC_BRIDGE_PSS_OUTST_READ_XACTIONS EQU 0x50C
SMURF_IF_HWACC_CONFIG_FABRIC_BRIDGE_SSS_OUTST_READ_XACTIONS EQU 0x510
SMURF_IF_HWACC_CONFIG_FABRIC_BRIDGE_RFDMA_OUTST_WRITE_XACTIONS EQU 0x514
SMURF_IF_HWACC_CONFIG_FABRIC_BRIDGE_UL_BPE_OUTST_WRITE_XACTIONS EQU 0x518
SMURF_IF_HWACC_CONFIG_FABRIC_BRIDGE_DL_BPE_OUTST_WRITE_XACTIONS EQU 0x51C
SMURF_IF_HWACC_CONFIG_FABRIC_BRIDGE_OFDM_DEMUX_OUTST_WRITE_XACTIONS EQU 0x520
SMURF_IF_HWACC_CONFIG_FABRIC_BRIDGE_PSS_OUTST_WRITE_XACTIONS EQU 0x524
SMURF_IF_HWACC_CONFIG_FABRIC_BRIDGE_SSS_OUTST_WRITE_XACTIONS EQU 0x528
SMURF_IF_HWACC_CONFIG_FBUF_LS_CTRL_THRESH EQU 0x600
SMURF_IF_HWACC_CONFIG_UL_BPE_LS_CTRL_THRESH EQU 0x604
SMURF_IF_HWACC_CONFIG_DL_BPE_LS_CTRL_THRESH EQU 0x608
SMURF_IF_HWACC_CONFIG_OFDM_DEMUX_LS_CTRL_THRESH EQU 0x60C
SMURF_IF_HWACC_CONFIG_PSS_LS_CTRL_THRESH EQU 0x610
SMURF_IF_HWACC_CONFIG_SSS_LS_CTRL_THRESH EQU 0x614
SMURF_IF_HWACC_CONFIG_PERIPHERALID4 EQU 0xFD0
SMURF_IF_HWACC_CONFIG_PERIPHERALID5 EQU 0xFD4
SMURF_IF_HWACC_CONFIG_PERIPHERALID6 EQU 0xFD8
SMURF_IF_HWACC_CONFIG_PERIPHERALID7 EQU 0xFDC
SMURF_IF_HWACC_CONFIG_PERIPHERALID0 EQU 0xFE0
SMURF_IF_HWACC_CONFIG_PERIPHERALID1 EQU 0xFE4
SMURF_IF_HWACC_CONFIG_PERIPHERALID2 EQU 0xFE8
SMURF_IF_HWACC_CONFIG_PERIPHERALID3 EQU 0xFEC
SMURF_IF_HWACC_CONFIG_COMPONENTID0 EQU 0xFF0
SMURF_IF_HWACC_CONFIG_COMPONENTID1 EQU 0xFF4
SMURF_IF_HWACC_CONFIG_COMPONENTID2 EQU 0xFF8
SMURF_IF_HWACC_CONFIG_COMPONENTID3 EQU 0xFFC
; EOF: smurf_if_hwacc_config.hs
   END
