<?xml version="1.0" encoding="UTF-8"?>
<module id="EDMA3TC" HW_revision="" XML_version="1" description="Enhanced DMA Transfer controller.">
		<register id="DFIREG_0_DFOPT" acronym="DFIREG_0_DFOPT" offset="768" width="32" description="Dst FIFO Set Option">
			<bitfield id="_RESV" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer Complete chaining enable" range="" rwaccess="R">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete chaning disable"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete chaning enable"/>
			</bitfield>
			<bitfield id="_RESV" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer Complete interrupt enable" range="" rwaccess="R">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete interrupt disable"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete interrupt enable"/>
			</bitfield>
			<bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer Complete Code" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="R">
				<bitenum id="8BIT" value="0" token="8BIT" description="Fifo Width is 8-bit"/>
				<bitenum id="16BIT" value="1" token="16BIT" description="Fifo Width is 16-bit"/>
				<bitenum id="32BIT" value="2" token="32BIT" description="Fifo Width is 32-bit"/>
				<bitenum id="64BIT" value="3" token="64BIT" description="Fifo Width is 64-bit"/>
				<bitenum id="128BIT" value="4" token="128BIT" description="Fifo Width is 128-bit"/>
				<bitenum id="256BIT" value="5" token="256BIT" description="Fifo Width is 256-bit"/>
			</bitfield>
			<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="PRI" width="3" begin="6" end="4" resetval="0" description="Transfer Priority" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="_RESV" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode within array" range="" rwaccess="R">
				<bitenum id="INCR" value="0" token="INCR" description="Dst addressing within array increments"/>
				<bitenum id="FIFO" value="1" token="FIFO" description="Dst addressing within array wraps around upon reaching FIFO width"/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode within array" range="" rwaccess="R">
				<bitenum id="INCR" value="0" token="INCR" description="Src  addressing within array increments"/>
				<bitenum id="FIFO" value="1" token="FIFO" description="Src addressing within array wraps around upon reaching FIFO width"/>
			</bitfield>
		</register>
		<register id="DFIREG_0_DFSRC" acronym="DFIREG_0_DFSRC" offset="772" width="32" description="Dst Fifo Source address">
			<bitfield id="SADDR" width="32" begin="31" end="0" resetval="0" description="Will always read as '0'" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_0_DFCNT" acronym="DFIREG_0_DFCNT" offset="776" width="32" description="Dst Fifo Set Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Dimension count" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Dimension count" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_0_DFDST" acronym="DFIREG_0_DFDST" offset="780" width="32" description="Dst Fifo Set Dst Count">
			<bitfield id="DADDR" width="32" begin="31" end="0" resetval="0" description="Dst Address" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_0_DFBIDX" acronym="DFIREG_0_DFBIDX" offset="784" width="32" description="Dst Fifo Set B-Dim Idx">
			<bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0" description="B-Idx offset between Destination arrays" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0" description="B-Idx offset between Source arrays" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_0_DFMPPRXY" acronym="DFIREG_0_DFMPPRXY" offset="788" width="32" description="Dst Fifo mem Protect Proxy">
			<bitfield id="_RESV" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="PRIV" width="1" begin="8" end="8" resetval="0" description="Privilege Level" range="" rwaccess="R">
				<bitenum id="USER" value="0" token="USER" description="User level privilege"/>
				<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege"/>
			</bitfield>
			<bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="PRIVID" width="4" begin="3" end="0" resetval="0" description="Privilege ID" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_1_DFOPT" acronym="DFIREG_1_DFOPT" offset="832" width="32" description="Dst FIFO Set Option">
			<bitfield id="_RESV" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer Complete chaining enable" range="" rwaccess="R">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete chaning disable"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete chaning enable"/>
			</bitfield>
			<bitfield id="_RESV" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer Complete interrupt enable" range="" rwaccess="R">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete interrupt disable"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete interrupt enable"/>
			</bitfield>
			<bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer Complete Code" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="R">
				<bitenum id="8BIT" value="0" token="8BIT" description="Fifo Width is 8-bit"/>
				<bitenum id="16BIT" value="1" token="16BIT" description="Fifo Width is 16-bit"/>
				<bitenum id="32BIT" value="2" token="32BIT" description="Fifo Width is 32-bit"/>
				<bitenum id="64BIT" value="3" token="64BIT" description="Fifo Width is 64-bit"/>
				<bitenum id="128BIT" value="4" token="128BIT" description="Fifo Width is 128-bit"/>
				<bitenum id="256BIT" value="5" token="256BIT" description="Fifo Width is 256-bit"/>
			</bitfield>
			<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="PRI" width="3" begin="6" end="4" resetval="0" description="Transfer Priority" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="_RESV" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode within array" range="" rwaccess="R">
				<bitenum id="INCR" value="0" token="INCR" description="Dst addressing within array increments"/>
				<bitenum id="FIFO" value="1" token="FIFO" description="Dst addressing within array wraps around upon reaching FIFO width"/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode within array" range="" rwaccess="R">
				<bitenum id="INCR" value="0" token="INCR" description="Src  addressing within array increments"/>
				<bitenum id="FIFO" value="1" token="FIFO" description="Src addressing within array wraps around upon reaching FIFO width"/>
			</bitfield>
		</register>
		<register id="DFIREG_1_DFSRC" acronym="DFIREG_1_DFSRC" offset="836" width="32" description="Dst Fifo Source address">
			<bitfield id="SADDR" width="32" begin="31" end="0" resetval="0" description="Will always read as '0'" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_1_DFCNT" acronym="DFIREG_1_DFCNT" offset="840" width="32" description="Dst Fifo Set Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Dimension count" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Dimension count" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_1_DFDST" acronym="DFIREG_1_DFDST" offset="844" width="32" description="Dst Fifo Set Dst Count">
			<bitfield id="DADDR" width="32" begin="31" end="0" resetval="0" description="Dst Address" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_1_DFBIDX" acronym="DFIREG_1_DFBIDX" offset="848" width="32" description="Dst Fifo Set B-Dim Idx">
			<bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0" description="B-Idx offset between Destination arrays" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0" description="B-Idx offset between Source arrays" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_1_DFMPPRXY" acronym="DFIREG_1_DFMPPRXY" offset="852" width="32" description="Dst Fifo mem Protect Proxy">
			<bitfield id="_RESV" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="PRIV" width="1" begin="8" end="8" resetval="0" description="Privilege Level" range="" rwaccess="R">
				<bitenum id="USER" value="0" token="USER" description="User level privilege"/>
				<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege"/>
			</bitfield>
			<bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="PRIVID" width="4" begin="3" end="0" resetval="0" description="Privilege ID" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_2_DFOPT" acronym="DFIREG_2_DFOPT" offset="896" width="32" description="Dst FIFO Set Option">
			<bitfield id="_RESV" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer Complete chaining enable" range="" rwaccess="R">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete chaning disable"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete chaning enable"/>
			</bitfield>
			<bitfield id="_RESV" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer Complete interrupt enable" range="" rwaccess="R">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete interrupt disable"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete interrupt enable"/>
			</bitfield>
			<bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer Complete Code" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="R">
				<bitenum id="8BIT" value="0" token="8BIT" description="Fifo Width is 8-bit"/>
				<bitenum id="16BIT" value="1" token="16BIT" description="Fifo Width is 16-bit"/>
				<bitenum id="32BIT" value="2" token="32BIT" description="Fifo Width is 32-bit"/>
				<bitenum id="64BIT" value="3" token="64BIT" description="Fifo Width is 64-bit"/>
				<bitenum id="128BIT" value="4" token="128BIT" description="Fifo Width is 128-bit"/>
				<bitenum id="256BIT" value="5" token="256BIT" description="Fifo Width is 256-bit"/>
			</bitfield>
			<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="PRI" width="3" begin="6" end="4" resetval="0" description="Transfer Priority" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="_RESV" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode within array" range="" rwaccess="R">
				<bitenum id="INCR" value="0" token="INCR" description="Dst addressing within array increments"/>
				<bitenum id="FIFO" value="1" token="FIFO" description="Dst addressing within array wraps around upon reaching FIFO width"/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode within array" range="" rwaccess="R">
				<bitenum id="INCR" value="0" token="INCR" description="Src  addressing within array increments"/>
				<bitenum id="FIFO" value="1" token="FIFO" description="Src addressing within array wraps around upon reaching FIFO width"/>
			</bitfield>
		</register>
		<register id="DFIREG_2_DFSRC" acronym="DFIREG_2_DFSRC" offset="900" width="32" description="Dst Fifo Source address">
			<bitfield id="SADDR" width="32" begin="31" end="0" resetval="0" description="Will always read as '0'" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_2_DFCNT" acronym="DFIREG_2_DFCNT" offset="904" width="32" description="Dst Fifo Set Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Dimension count" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Dimension count" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_2_DFDST" acronym="DFIREG_2_DFDST" offset="908" width="32" description="Dst Fifo Set Dst Count">
			<bitfield id="DADDR" width="32" begin="31" end="0" resetval="0" description="Dst Address" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_2_DFBIDX" acronym="DFIREG_2_DFBIDX" offset="912" width="32" description="Dst Fifo Set B-Dim Idx">
			<bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0" description="B-Idx offset between Destination arrays" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0" description="B-Idx offset between Source arrays" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_2_DFMPPRXY" acronym="DFIREG_2_DFMPPRXY" offset="916" width="32" description="Dst Fifo mem Protect Proxy">
			<bitfield id="_RESV" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="PRIV" width="1" begin="8" end="8" resetval="0" description="Privilege Level" range="" rwaccess="R">
				<bitenum id="USER" value="0" token="USER" description="User level privilege"/>
				<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege"/>
			</bitfield>
			<bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="PRIVID" width="4" begin="3" end="0" resetval="0" description="Privilege ID" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_3_DFOPT" acronym="DFIREG_3_DFOPT" offset="960" width="32" description="Dst FIFO Set Option">
			<bitfield id="_RESV" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer Complete chaining enable" range="" rwaccess="R">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete chaning disable"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete chaning enable"/>
			</bitfield>
			<bitfield id="_RESV" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer Complete interrupt enable" range="" rwaccess="R">
				<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete interrupt disable"/>
				<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete interrupt enable"/>
			</bitfield>
			<bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer Complete Code" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="R">
				<bitenum id="8BIT" value="0" token="8BIT" description="Fifo Width is 8-bit"/>
				<bitenum id="16BIT" value="1" token="16BIT" description="Fifo Width is 16-bit"/>
				<bitenum id="32BIT" value="2" token="32BIT" description="Fifo Width is 32-bit"/>
				<bitenum id="64BIT" value="3" token="64BIT" description="Fifo Width is 64-bit"/>
				<bitenum id="128BIT" value="4" token="128BIT" description="Fifo Width is 128-bit"/>
				<bitenum id="256BIT" value="5" token="256BIT" description="Fifo Width is 256-bit"/>
			</bitfield>
			<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="PRI" width="3" begin="6" end="4" resetval="0" description="Transfer Priority" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="_RESV" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode within array" range="" rwaccess="R">
				<bitenum id="INCR" value="0" token="INCR" description="Dst addressing within array increments"/>
				<bitenum id="FIFO" value="1" token="FIFO" description="Dst addressing within array wraps around upon reaching FIFO width"/>
			</bitfield>
			<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode within array" range="" rwaccess="R">
				<bitenum id="INCR" value="0" token="INCR" description="Src  addressing within array increments"/>
				<bitenum id="FIFO" value="1" token="FIFO" description="Src addressing within array wraps around upon reaching FIFO width"/>
			</bitfield>
		</register>
		<register id="DFIREG_3_DFSRC" acronym="DFIREG_3_DFSRC" offset="964" width="32" description="Dst Fifo Source address">
			<bitfield id="SADDR" width="32" begin="31" end="0" resetval="0" description="Will always read as '0'" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_3_DFCNT" acronym="DFIREG_3_DFCNT" offset="968" width="32" description="Dst Fifo Set Count">
			<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Dimension count" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Dimension count" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_3_DFDST" acronym="DFIREG_3_DFDST" offset="972" width="32" description="Dst Fifo Set Dst Count">
			<bitfield id="DADDR" width="32" begin="31" end="0" resetval="0" description="Dst Address" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_3_DFBIDX" acronym="DFIREG_3_DFBIDX" offset="976" width="32" description="Dst Fifo Set B-Dim Idx">
			<bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0" description="B-Idx offset between Destination arrays" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0" description="B-Idx offset between Source arrays" range="" rwaccess="R">
         
      </bitfield>
		</register>
		<register id="DFIREG_3_DFMPPRXY" acronym="DFIREG_3_DFMPPRXY" offset="980" width="32" description="Dst Fifo mem Protect Proxy">
			<bitfield id="_RESV" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="PRIV" width="1" begin="8" end="8" resetval="0" description="Privilege Level" range="" rwaccess="R">
				<bitenum id="USER" value="0" token="USER" description="User level privilege"/>
				<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege"/>
			</bitfield>
			<bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
			<bitfield id="PRIVID" width="4" begin="3" end="0" resetval="0" description="Privilege ID" range="" rwaccess="R">
         
      </bitfield>
		</register>
	<register id="PID" acronym="PID" offset="0" width="32" description="Peripheral Revision ">
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="TCCFG" acronym="TCCFG" offset="4" width="32" description="TC Configuration">
		<bitfield id="_RESV" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="DREGDEPTH" width="2" begin="9" end="8" resetval="0" description="Dst Register FIFO Depth Parametization" range="" rwaccess="R">
			<bitenum id="2ENTRY" value="1" token="2ENTRY" description="2 Entry"/>
			<bitenum id="4ENTRY" value="2" token="4ENTRY" description="4 Entry"/>
		</bitfield>
		<bitfield id="_RESV" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="BUSWIDTH" width="2" begin="5" end="4" resetval="0" description="Bus Width" range="" rwaccess="R">
			<bitenum id="16BYTE" value="2" token="16BYTE" description="16 Byte"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="FIFOSIZE" width="3" begin="2" end="0" resetval="0" description="Fifo Size" range="" rwaccess="R">
			<bitenum id="128BYTE" value="2" token="128BYTE" description="128 Byte Fifo"/>
			<bitenum id="256BYTE" value="3" token="256BYTE" description="256 Byte Fifo"/>
		</bitfield>
	</register>
	<register id="TPTCSTAT" acronym="TPTCSTAT" offset="0x100" width="32" description="TPTC Status">
		<bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="DFSTRT" width="2" begin="13" end="12" resetval="0" description="Dst FIFO Start Pointer" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="_RESV" width="3" begin="11" end="9" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="1" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="DSTACTV" width="3" begin="6" end="4" resetval="0" description="Destination Active State" range="" rwaccess="R">
			<bitenum id="EMPTY" value="0" token="EMPTY" description="Dst FIFO is empty"/>
			<bitenum id="1TR" value="1" token="1TR" description="Dst FIFO contains 1 TR"/>
			<bitenum id="2TR" value="2" token="2TR" description="Dst FIFO contains 2 TR"/>
			<bitenum id="3TR" value="3" token="3TR" description="Dst FIFO contains 3 TR"/>
			<bitenum id="4TR" value="4" token="4TR" description="Dst FIFO contains 4 TR"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="WSACTV" width="1" begin="2" end="2" resetval="0" description="Write Status Active" range="" rwaccess="R">
			<bitenum id="NONE" value="0" token="NONE" description="Write status is not pending"/>
			<bitenum id="PEND" value="1" token="PEND" description="Write Status is pending"/>
		</bitfield>
		<bitfield id="SRCACTV" width="1" begin="1" end="1" resetval="0" description="Source Active State" range="" rwaccess="R">
			<bitenum id="IDLE" value="0" token="IDLE" description="Source Active set is idle and available for programming"/>
			<bitenum id="BUSY" value="1" token="BUSY" description="Busy"/>
		</bitfield>
		<bitfield id="PROGBUSY" width="1" begin="0" end="0" resetval="0" description="Program Register Set Busy" range="" rwaccess="R">
			<bitenum id="IDLE" value="0" token="IDLE" description="Idle and available for programming"/>
			<bitenum id="BUSY" value="1" token="BUSY" description="Busy"/>
		</bitfield>
	</register>
	<register id="ERRSTAT" acronym="ERRSTAT" offset="0x120" width="32" description="Error Status">
		<bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="MMRAERR" width="1" begin="3" end="3" resetval="0" description="MMR Address Error Event" range="" rwaccess="R">
			<bitenum id="NONE" value="0" token="NONE" description="No error detected"/>
			<bitenum id="ERROR" value="1" token="ERROR" description="User attempted to read/write invalid address"/>
		</bitfield>
		<bitfield id="TRERR" width="1" begin="2" end="2" resetval="0" description="TR Error Event" range="" rwaccess="R">
			<bitenum id="NONE" value="0" token="NONE" description=" Condition not detected"/>
			<bitenum id="ERROR" value="1" token="ERROR" description="FIFO Mode transfer violation"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="BUSERR" width="1" begin="0" end="0" resetval="0" description="Bus Error Event" range="" rwaccess="R">
			<bitenum id="NONE" value="0" token="NONE" description=" Condition not detected"/>
			<bitenum id="ERROR" value="1" token="ERROR" description="TC has detected an error code on the read response"/>
		</bitfield>
	</register>
	<register id="ERREN" acronym="ERREN" offset="0x124" width="32" description="Error Enable">
		<bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="MMRAERR" width="1" begin="3" end="3" resetval="0" description="MMR Address Error Event" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
		</bitfield>
		<bitfield id="TRERR" width="1" begin="2" end="2" resetval="0" description="TR Error Event" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="BUSERR" width="1" begin="0" end="0" resetval="0" description="Bus Error Event" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
		</bitfield>
	</register>
	<register id="ERRCLR" acronym="ERRCLR" offset="0x128" width="32" description="Error Clear Register">
		<bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="W">
         
      </bitfield>
		<bitfield id="MMRAERR" width="1" begin="3" end="3" resetval="0" description="MMR Address Error Event" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description="Error Cleared"/>
		</bitfield>
		<bitfield id="TRERR" width="1" begin="2" end="2" resetval="0" description="TR Error Event" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description="Error Cleared"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="W">
         
      </bitfield>
		<bitfield id="BUSERR" width="1" begin="0" end="0" resetval="0" description="Bus Error Event" range="" rwaccess="W">
			<bitenum id="CLEAR" value="1" token="CLEAR" description="Error Cleared"/>
		</bitfield>
	</register>
	<register id="ERRDET" acronym="ERRDET" offset="0x12C" width="32" description="Error Details">
		<bitfield id="_RESV" width="14" begin="31" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="TCCHEN" width="1" begin="17" end="17" resetval="0" description="Transfer Completion Chaining Enable" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="TCINTEN" width="1" begin="16" end="16" resetval="0" description="Transfer Completion Interrupt Enable" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="_RESV" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="TCC" width="6" begin="13" end="8" resetval="0" description="Transfer Completion Code" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="STAT" width="4" begin="3" end="0" resetval="0" description="Transation Status" range="0x0,0x8" rwaccess="R ">
         
      </bitfield>
	</register>
	<register id="ERRCMD" acronym="ERRCMD" offset="0x130" width="32" description="Error Command">
		<bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="W">
         
      </bitfield>
		<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Transfer Completion Interrupt Enable" range="" rwaccess="W">
			<bitenum id="EVAL" value="1" token="EVAL" description="Write of '1' causes tptc_errint to be pulsed if any of the ERRSTAT bits are set to '1'"/>
		</bitfield>
	</register>
	<register id="RDRATE" acronym="RDRATE" offset="0x140" width="32" description="Read Command rate">
		<bitfield id="_RESV" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="RDRATE" width="3" begin="2" end="0" resetval="0" description="Read rate" range="" rwaccess="RW">
			<bitenum id="AFAP" value="0" token="AFAP" description="As Fast as possible"/>
			<bitenum id="4CYCLE" value="1" token="4CYCLE" description="4 cycles between reads"/>
			<bitenum id="8CYCLE" value="2" token="8CYCLE" description="8 cycles between reads"/>
			<bitenum id="16CYCLE" value="3" token="16CYCLE" description="16 cycles between reads"/>
			<bitenum id="32CYCLE" value="4" token="32CYCLE" description="32 cycles between reads"/>
		</bitfield>
	</register>
	<register id="SAOPT" acronym="SAOPT" offset="0x240" width="32" description="Src Actv Set Options">
		<bitfield id="_RESV" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer Complete chaining enable" range="" rwaccess="R">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete chaning disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete chaning enable"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer Complete interrupt enable" range="" rwaccess="R">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete interrupt disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete interrupt enable"/>
		</bitfield>
		<bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer Complete Code" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="R">
			<bitenum id="8BIT" value="0" token="8BIT" description="Fifo Width is 8-bit"/>
			<bitenum id="16BIT" value="1" token="16BIT" description="Fifo Width is 16-bit"/>
			<bitenum id="32BIT" value="2" token="32BIT" description="Fifo Width is 32-bit"/>
			<bitenum id="64BIT" value="3" token="64BIT" description="Fifo Width is 64-bit"/>
			<bitenum id="128BIT" value="4" token="128BIT" description="Fifo Width is 128-bit"/>
			<bitenum id="256BIT" value="5" token="256BIT" description="Fifo Width is 256-bit"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="PRI" width="3" begin="6" end="4" resetval="0" description="Transfer Priority" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="_RESV" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode within array" range="" rwaccess="R">
			<bitenum id="INCR" value="0" token="INCR" description="Dst addressing within array increments"/>
			<bitenum id="FIFO" value="1" token="FIFO" description="Dst addressing within array wraps around upon reaching FIFO width"/>
		</bitfield>
		<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode within array" range="" rwaccess="R">
			<bitenum id="INCR" value="0" token="INCR" description="Src  addressing within array increments"/>
			<bitenum id="FIFO" value="1" token="FIFO" description="Src addressing within array wraps around upon reaching FIFO width"/>
		</bitfield>
	</register>
	<register id="SASRC" acronym="SASRC" offset="0x244" width="32" description="Src Actv Set Src Address">
		<bitfield id="SADDR" width="32" begin="31" end="0" resetval="0" description="Source address for Program Register Set" range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="SACNT" acronym="SACNT" offset="0x248" width="32" description="Src Actv Set Count">
		<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Dimension count" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Dimension count" range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="SADST" acronym="SADST" offset="0x24C" width="32" description="Src Actv Dst address">
		<bitfield id="DADDR" width="32" begin="31" end="0" resetval="0" description="Always reads as '0'" range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="SABIDX" acronym="SABIDX" offset="0x250" width="32" description="Src Actv Set B-Dim Idx">
		<bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0" description="B-Idx offset between Destination arrays" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0" description="B-Idx offset between Source arrays" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="SAMPPRXY" acronym="SAMPPRXY" offset="0x254" width="32" description="Src Actv Set Mem Protect Proxy">
		<bitfield id="_RESV" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="PRIV" width="1" begin="8" end="8" resetval="0" description="Privilege Level" range="" rwaccess="R">
			<bitenum id="USER" value="0" token="USER" description="User level privilege"/>
			<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege"/>
		</bitfield>
		<bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="PRIVID" width="4" begin="3" end="0" resetval="0" description="Privilege ID" range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="SACNTRLD" acronym="SACNTRLD" offset="0x258" width="32" description="Src Actv Set Cnt Reload">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="ACNTRLD" width="16" begin="15" end="0" resetval="0" description="A-cnt Reload value" range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="SASRCBREF" acronym="SASRCBREF" offset="0x25C" width="32" description="Src Actv Set Src Address B-reference">
		<bitfield id="SADDRBREF" width="32" begin="31" end="0" resetval="0" description="Source address B-Reference " range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="SADSTBREF" acronym="SADSTBREF" offset="0x260" width="32" description="Src Actv Set Dst Address B-reference">
		<bitfield id="DADDRBREF" width="32" begin="31" end="0" resetval="0" description="Always reads s '0'" range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="DFCNTRLD" acronym="DFCNTRLD" offset="0x280" width="32" description="Dst FIFO Set Cnt Reload">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="ACNTRLD" width="16" begin="15" end="0" resetval="0" description="A-Cnt Reload value" range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="DFSRCBREF" acronym="DFSRCBREF" offset="0x284" width="32" description="Dst FIFO Set Dst Addr B Reference">
		<bitfield id="SADDRBREF" width="32" begin="31" end="0" resetval="0" description="Always read as '0'" range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="DFDSTBREF" acronym="DFDSTBREF" offset="0x288" width="32" description="Dst FIFO Set Dst Addr B Reference">
		<bitfield id="DADDRBREF" width="32" begin="31" end="0" resetval="0" description="Destination address reference for Dst FIFO Register Set" range="" rwaccess="R">
         
      </bitfield>
	</register>
</module>
