<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml motherboard.twx motherboard.ncd -o
motherboard.twr motherboard.pcf

</twCmdLine><twDesign>motherboard.ncd</twDesign><twDesignPath>motherboard.ncd</twDesignPath><twPCF>motherboard.pcf</twPCF><twPcfPath>motherboard.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-07-09, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="777"><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X40Y26.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X51Y45.C</twDriver><twLoad>SLICE_X54Y40.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X63Y31.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X51Y45.C</twDriver><twLoad>SLICE_X57Y38.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X46Y44.DMUX</twDriver><twLoad>SLICE_X57Y38.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X57Y38.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X57Y46.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X57Y46.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_adr_o&lt;0&gt;</twSig><twDriver>SLICE_X43Y47.B</twDriver><twLoad>SLICE_X46Y44.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_adr_o&lt;1&gt;</twSig><twDriver>SLICE_X48Y47.B</twDriver><twLoad>SLICE_X46Y44.BX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_adr_o&lt;1&gt;</twSig><twDriver>SLICE_X48Y47.B</twDriver><twLoad>SLICE_X46Y44.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;24&gt;</twSig><twDriver>SLICE_X37Y39.B</twDriver><twLoad>SLICE_X31Y39.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X64Y33.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X51Y45.C</twDriver><twLoad>SLICE_X58Y39.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X46Y44.DMUX</twDriver><twLoad>SLICE_X58Y39.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X58Y39.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X60Y44.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X60Y44.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X46Y44.CMUX</twDriver><twLoad>SLICE_X60Y44.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X65Y25.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X51Y45.C</twDriver><twLoad>SLICE_X58Y40.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X46Y44.DMUX</twDriver><twLoad>SLICE_X58Y40.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X58Y40.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X58Y44.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X58Y44.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X46Y44.CMUX</twDriver><twLoad>SLICE_X58Y44.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X51Y45.C</twDriver><twLoad>SLICE_X56Y38.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X46Y44.DMUX</twDriver><twLoad>SLICE_X56Y38.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X56Y38.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X56Y46.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X56Y46.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X46Y44.CMUX</twDriver><twLoad>SLICE_X56Y46.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X59Y26.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X51Y45.C</twDriver><twLoad>SLICE_X58Y40.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X46Y44.DMUX</twDriver><twLoad>SLICE_X58Y40.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X58Y40.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X56Y45.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X56Y45.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X46Y44.CMUX</twDriver><twLoad>SLICE_X56Y45.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_dat_i&lt;4&gt;</twSig><twDriver>SLICE_X51Y45.D</twDriver><twLoad>SLICE_X59Y27.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X51Y45.C</twDriver><twLoad>SLICE_X58Y39.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X46Y44.DMUX</twDriver><twLoad>SLICE_X58Y39.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X58Y39.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X60Y44.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X60Y44.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X46Y44.CMUX</twDriver><twLoad>SLICE_X60Y44.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X70Y22.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X62Y28.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X62Y25.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X62Y25.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X62Y27.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X62Y27.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X68Y25.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X61Y24.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X61Y24.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_dat_i&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.C</twDriver><twLoad>SLICE_X62Y33.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X65Y21.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X63Y25.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X51Y28.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X59Y26.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_PWR_14_o_equal_158_o</twSig><twDriver>SLICE_X60Y26.C</twDriver><twLoad>SLICE_X64Y22.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X64Y22.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X67Y24.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X61Y27.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X64Y25.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X69Y24.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X60Y24.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X59Y26.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X59Y26.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X65Y22.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X64Y24.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X65Y26.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X67Y23.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X67Y27.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X59Y27.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X50Y27.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X60Y27.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X60Y27.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X65Y31.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X65Y31.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X69Y30.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X69Y30.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X66Y30.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X66Y30.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X68Y30.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X68Y30.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X66Y26.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X68Y21.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X69Y26.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X70Y24.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X71Y24.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X67Y22.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X63Y25.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X70Y21.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X66Y22.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X61Y26.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X67Y21.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X70Y23.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X70Y23.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X70Y23.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X62Y23.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X62Y23.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X62Y25.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X68Y25.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X68Y25.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X70Y22.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X71Y23.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X71Y23.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X68Y23.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X69Y25.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X64Y23.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X62Y28.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X62Y23.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X58Y25.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X65Y21.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X68Y24.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X69Y24.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X69Y26.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X68Y22.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X62Y24.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X70Y22.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X69Y23.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X68Y22.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X64Y25.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X66Y25.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X65Y23.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X65Y25.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X70Y24.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X66Y20.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X67Y22.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X58Y24.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X65Y32.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/n0089&lt;0&gt;</twSig><twDriver>SLICE_X59Y24.A</twDriver><twLoad>SLICE_X54Y24.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X65Y32.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X65Y32.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X65Y32.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X67Y25.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X69Y22.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X67Y23.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X64Y25.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_PWR_14_o_equal_158_o</twSig><twDriver>SLICE_X60Y26.C</twDriver><twLoad>SLICE_X64Y21.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X65Y22.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X70Y23.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X65Y32.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X65Y32.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X65Y32.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X65Y32.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/Madd_seq_addr_cy&lt;3&gt;</twSig><twDriver>SLICE_X54Y24.COUT</twDriver><twLoad>SLICE_X54Y25.CIN</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/n0089&lt;4&gt;</twSig><twDriver>SLICE_X62Y22.A</twDriver><twLoad>SLICE_X54Y25.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/n0089&lt;5&gt;</twSig><twDriver>SLICE_X60Y23.C</twDriver><twLoad>SLICE_X54Y25.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X67Y23.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X66Y25.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X61Y24.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X64Y33.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X64Y33.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X71Y33.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X71Y33.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X71Y33.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X71Y33.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X35Y21.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X36Y18.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X35Y18.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X36Y18.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X34Y21.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X34Y21.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X34Y21.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X35Y21.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X58Y25.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_PWR_14_o_equal_158_o</twSig><twDriver>SLICE_X60Y26.C</twDriver><twLoad>SLICE_X61Y26.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X52Y27.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X50Y28.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_144_o</twSig><twDriver>SLICE_X48Y28.C</twDriver><twLoad>SLICE_X48Y28.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X47Y28.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X44Y21.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X44Y21.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X45Y21.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X44Y21.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X42Y27.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X42Y18.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X42Y18.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X42Y18.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X42Y18.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X42Y17.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X42Y17.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X43Y18.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X43Y18.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X35Y22.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X34Y20.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X34Y20.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X34Y20.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X34Y20.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X34Y20.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X34Y20.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X34Y20.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X34Y20.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X35Y22.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X35Y22.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X35Y21.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X35Y21.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X35Y21.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X35Y21.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_dat_i&lt;2&gt;</twSig><twDriver>SLICE_X54Y40.B</twDriver><twLoad>SLICE_X54Y40.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X50Y27.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X36Y33.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X45Y33.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X45Y33.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X44Y33.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_144_o</twSig><twDriver>SLICE_X48Y28.C</twDriver><twLoad>SLICE_X50Y28.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X37Y24.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X36Y22.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X36Y22.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X36Y22.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X36Y22.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X36Y22.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X36Y22.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X36Y22.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X36Y22.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X37Y23.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X37Y23.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X37Y23.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X37Y23.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X37Y23.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X37Y23.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X37Y23.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X37Y23.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X49Y27.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X34Y28.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X35Y31.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X35Y31.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X35Y31.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X35Y31.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X35Y31.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X35Y31.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X35Y31.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X35Y31.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X35Y26.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X35Y26.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X35Y26.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X35Y26.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X35Y26.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X35Y26.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X35Y26.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X35Y26.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X44Y32.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_144_o</twSig><twDriver>SLICE_X48Y28.C</twDriver><twLoad>SLICE_X42Y27.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X42Y27.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X40Y25.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X40Y25.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X40Y25.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X40Y25.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X40Y25.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X40Y25.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X40Y25.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X40Y25.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X42Y25.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X42Y25.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X42Y25.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X42Y25.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X42Y25.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X42Y25.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X42Y25.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X42Y25.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X34Y24.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X34Y24.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X35Y19.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X34Y22.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X36Y24.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X36Y24.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X35Y20.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X35Y20.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X36Y20.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X35Y20.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;24&gt;</twSig><twDriver>SLICE_X37Y39.B</twDriver><twLoad>SLICE_X31Y32.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X31Y32.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X56Y34.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X64Y34.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X64Y34.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X64Y34.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X64Y34.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X64Y34.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X64Y34.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X64Y34.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X64Y34.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X63Y34.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X63Y34.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X63Y34.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X63Y34.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X63Y34.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X63Y34.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X63Y34.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X63Y34.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X60Y29.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X61Y30.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X61Y30.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X61Y30.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X61Y30.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X61Y30.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X61Y30.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X61Y30.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X61Y30.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X61Y29.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X61Y29.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X61Y29.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X61Y29.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X61Y29.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X61Y29.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X61Y29.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X61Y29.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;24&gt;</twSig><twDriver>SLICE_X63Y31.D</twDriver><twLoad>SLICE_X56Y34.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X60Y33.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X60Y30.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X60Y30.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X60Y30.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X60Y30.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X60Y30.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X60Y30.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X60Y30.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X60Y30.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X61Y33.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X61Y33.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X61Y33.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X61Y33.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X61Y33.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X61Y33.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X61Y33.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X61Y33.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X50Y39.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X50Y40.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X50Y40.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X50Y40.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X50Y40.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X50Y40.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X50Y40.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X50Y40.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X50Y40.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X51Y39.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X51Y39.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X51Y39.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X51Y39.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X51Y39.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X51Y39.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X51Y39.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X51Y39.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;24&gt;</twSig><twDriver>SLICE_X63Y31.D</twDriver><twLoad>SLICE_X60Y33.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X65Y31.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X70Y31.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X70Y31.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X70Y31.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X70Y31.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X70Y31.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X70Y31.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X70Y31.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X70Y31.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X71Y30.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X71Y30.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X71Y30.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X71Y30.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X71Y30.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X71Y30.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X71Y30.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X71Y30.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X62Y33.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X30Y40.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X33Y38.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X39Y38.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X19Y37.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X40Y26.A</twDriver><twLoad>SLICE_X47Y38.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X56Y38.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X57Y38.B</twDriver><twLoad>SLICE_X66Y26.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X66Y26.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_PWR_14_o_equal_158_o</twSig><twDriver>SLICE_X60Y26.C</twDriver><twLoad>SLICE_X61Y25.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X45Y32.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X47Y31.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X47Y31.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X47Y31.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X47Y31.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X47Y31.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X47Y31.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X47Y31.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X47Y31.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X44Y31.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X44Y31.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X44Y31.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X44Y31.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X44Y31.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X44Y31.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X44Y31.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X44Y31.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X43Y30.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X45Y30.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X45Y30.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X45Y30.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X45Y30.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X45Y30.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X45Y30.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X44Y30.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X44Y30.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X44Y30.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X44Y30.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X44Y30.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X44Y30.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X44Y30.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X44Y30.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X42Y32.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X42Y32.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X43Y32.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X42Y32.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X45Y31.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X45Y31.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X44Y32.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X45Y31.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X44Y32.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X44Y32.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X43Y32.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X43Y32.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X43Y21.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X43Y20.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X43Y20.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X43Y18.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X43Y18.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X43Y21.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X44Y21.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X44Y21.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X40Y30.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X40Y28.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X40Y28.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X40Y28.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X40Y28.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X40Y28.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X40Y28.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X40Y28.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X40Y28.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X41Y30.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X41Y30.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X41Y30.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X41Y30.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X41Y30.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X41Y30.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X41Y30.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X41Y30.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X48Y29.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X48Y30.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X48Y30.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X48Y30.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X48Y26.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X48Y25.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X48Y25.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X48Y25.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X48Y25.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X48Y26.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X49Y25.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X49Y25.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X48Y26.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X48Y26.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X48Y25.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X48Y25.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X48Y29.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X49Y28.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X41Y27.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X44Y27.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X44Y27.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X44Y27.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X44Y27.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X44Y27.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X44Y27.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X44Y27.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X44Y27.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X43Y22.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X42Y21.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X42Y21.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X42Y21.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X42Y21.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X42Y21.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X42Y21.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X42Y21.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X42Y21.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X42Y22.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X42Y22.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X42Y22.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X42Y22.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X42Y22.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X42Y22.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X40Y33.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X40Y33.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X40Y33.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X30Y34.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X40Y26.A</twDriver><twLoad>SLICE_X40Y26.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X29Y34.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;24&gt;</twSig><twDriver>SLICE_X37Y39.B</twDriver><twLoad>SLICE_X31Y39.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X35Y42.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X34Y42.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X34Y42.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X34Y41.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X34Y41.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X54Y25.BMUX</twDriver><twLoad>SLICE_X43Y29.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X43Y28.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X43Y28.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X42Y29.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X43Y29.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;24&gt;</twSig><twDriver>SLICE_X37Y39.B</twDriver><twLoad>SLICE_X27Y32.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X29Y22.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X31Y31.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X26Y27.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X29Y34.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X23Y33.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X26Y26.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X30Y31.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X27Y26.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X27Y26.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X34Y25.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X31Y22.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X31Y22.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X42Y28.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X42Y29.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X26Y24.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X26Y24.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X26Y23.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X27Y28.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X31Y29.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X33Y21.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X34Y25.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X30Y31.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X37Y25.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X34Y22.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X34Y22.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X41Y27.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X40Y26.A</twDriver><twLoad>SLICE_X43Y27.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X40Y26.A</twDriver><twLoad>SLICE_X43Y27.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X36Y23.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X37Y25.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X37Y25.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X32Y22.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X32Y23.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X33Y23.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X35Y23.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X34Y23.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X35Y23.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X34Y22.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X37Y24.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X40Y27.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X40Y27.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X39Y27.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X34Y27.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X37Y30.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X29Y43.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X24Y40.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X40Y26.A</twDriver><twLoad>SLICE_X29Y32.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X37Y26.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X36Y27.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X33Y22.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X37Y29.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X40Y26.A</twDriver><twLoad>SLICE_X27Y40.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X39Y29.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X36Y28.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X37Y30.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X45Y40.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X44Y40.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X44Y40.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X42Y39.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X42Y38.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X45Y40.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/seq_addr&lt;4&gt;2</twSig><twDriver>SLICE_X65Y24.B</twDriver><twLoad>SLICE_X60Y23.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X60Y24.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X61Y27.B</twDriver><twLoad>SLICE_X60Y24.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X63Y22.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X64Y31.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X64Y31.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X64Y31.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X64Y31.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X61Y31.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X61Y31.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X61Y31.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X54Y25.AMUX</twDriver><twLoad>SLICE_X61Y31.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X33Y39.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X30Y39.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X30Y39.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X26Y36.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X39Y31.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X38Y26.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X34Y26.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X39Y26.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X37Y27.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X39Y24.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X32Y25.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X36Y23.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X35Y23.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X35Y25.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X38Y27.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X32Y26.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X47Y39.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X41Y37.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_adr_o&lt;0&gt;</twSig><twDriver>SLICE_X43Y47.B</twDriver><twLoad>SLICE_X46Y44.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X38Y39.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X38Y39.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X30Y41.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X39Y42.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X39Y42.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X28Y35.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X36Y26.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X31Y37.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X39Y28.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X39Y28.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X40Y27.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X40Y27.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X36Y25.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X29Y38.C</twDriver><twLoad>SLICE_X33Y24.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X29Y38.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X40Y26.A</twDriver><twLoad>SLICE_X46Y40.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X45Y40.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X45Y41.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X39Y39.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y34.A</twDriver><twLoad>SLICE_X44Y41.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X54Y40.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X60Y43.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X46Y44.AMUX</twDriver><twLoad>SLICE_X60Y43.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X62Y22.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X62Y28.D</twDriver><twLoad>SLICE_X63Y22.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X48Y38.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X29Y37.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X43Y39.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X38Y23.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X36Y34.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/alu/addsub/ci</twSig><twDriver>SLICE_X53Y43.C</twDriver><twLoad>SLICE_X50Y44.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X35Y41.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X49Y46.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X45Y47.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X47Y50.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X39Y23.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X31Y36.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X43Y40.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X45Y46.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X45Y46.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X46Y32.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X49Y28.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X48Y28.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X49Y29.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X49Y29.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X54Y26.AMUX</twDriver><twLoad>SLICE_X46Y29.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X32Y38.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X40Y42.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X40Y42.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X38Y41.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X24Y26.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X39Y27.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X39Y41.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X42Y42.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X45Y45.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X35Y41.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X40Y41.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X24Y26.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X39Y25.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X43Y43.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X42Y41.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X38Y44.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X33Y43.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X40Y43.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X36Y31.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X34Y29.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X28Y26.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X35Y24.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X43Y42.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X42Y45.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X42Y45.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X44Y46.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X20Y37.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X37Y42.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X32Y42.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X32Y32.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X33Y29.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X32Y29.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X33Y30.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X36Y30.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X26Y27.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X27Y27.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X28Y31.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X42Y44.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X42Y44.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X44Y45.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X27Y38.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X41Y42.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X31Y43.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X35Y33.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X24Y26.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X27Y26.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X26Y27.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X43Y44.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X45Y46.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X21Y38.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X31Y47.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X33Y47.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X31Y31.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X44Y46.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X44Y46.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X45Y45.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X20Y38.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X31Y47.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X33Y47.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X33Y33.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X29Y32.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X43Y45.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X43Y45.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X26Y38.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X30Y47.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X29Y48.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X31Y35.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X30Y27.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X50Y46.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X50Y46.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X50Y46.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X50Y46.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X45Y49.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X44Y47.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X44Y49.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X27Y39.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X31Y44.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X31Y48.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X28Y29.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X44Y50.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X44Y48.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X45Y48.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X26Y39.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X31Y43.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X30Y47.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X29Y36.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X45Y49.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X43Y48.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X37Y45.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X26Y39.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X31Y44.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X35Y48.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X30Y28.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X35Y29.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X40Y29.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X50Y47.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X50Y47.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X50Y47.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X50Y47.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X44Y50.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X44Y47.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X44Y48.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X32Y42.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X40Y48.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X32Y43.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X39Y48.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X32Y44.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X40Y48.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X30Y39.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X39Y24.B</twDriver><twLoad>SLICE_X43Y49.C1</twLoad></twSigConn><twSigConn><twSig>a&lt;1&gt;</twSig><twDriver>SLICE_X41Y67.D</twDriver><twLoad>SLICE_X47Y62.C6</twLoad></twSigConn><twSigConn><twSig>xa&lt;0&gt;</twSig><twDriver>SLICE_X49Y62.B</twDriver><twLoad>SLICE_X48Y61.B6</twLoad></twSigConn><twSigConn><twSig>a&lt;2&gt;</twSig><twDriver>SLICE_X39Y60.C</twDriver><twLoad>SLICE_X39Y60.D5</twLoad></twSigConn><twSigConn><twSig>a&lt;3&gt;</twSig><twDriver>SLICE_X40Y67.B</twDriver><twLoad>SLICE_X49Y61.B3</twLoad></twSigConn><twSigConn><twSig>xiow_n</twSig><twDriver>SLICE_X48Y69.D</twDriver><twLoad>SLICE_X51Y65.D4</twLoad></twSigConn><twSigConn><twSig>d&lt;0&gt;</twSig><twDriver>SLICE_X45Y94.D</twDriver><twLoad>SLICE_X51Y72.B3</twLoad></twSigConn><twSigConn><twSig>d&lt;0&gt;</twSig><twDriver>SLICE_X45Y94.D</twDriver><twLoad>SLICE_X48Y53.A5</twLoad></twSigConn><twSigConn><twSig>d&lt;0&gt;</twSig><twDriver>SLICE_X45Y94.D</twDriver><twLoad>SLICE_X40Y107.A4</twLoad></twSigConn><twSigConn><twSig>d&lt;1&gt;</twSig><twDriver>SLICE_X46Y69.C</twDriver><twLoad>SLICE_X46Y69.D5</twLoad></twSigConn><twSigConn><twSig>d&lt;1&gt;</twSig><twDriver>SLICE_X46Y69.C</twDriver><twLoad>SLICE_X48Y53.C4</twLoad></twSigConn><twSigConn><twSig>d&lt;1&gt;</twSig><twDriver>SLICE_X46Y69.C</twDriver><twLoad>SLICE_X41Y104.A2</twLoad></twSigConn><twSigConn><twSig>d&lt;2&gt;</twSig><twDriver>SLICE_X48Y63.A</twDriver><twLoad>SLICE_X49Y71.D2</twLoad></twSigConn><twSigConn><twSig>d&lt;2&gt;</twSig><twDriver>SLICE_X48Y63.A</twDriver><twLoad>SLICE_X48Y52.A5</twLoad></twSigConn><twSigConn><twSig>d&lt;2&gt;</twSig><twDriver>SLICE_X48Y63.A</twDriver><twLoad>SLICE_X39Y108.B5</twLoad></twSigConn><twSigConn><twSig>xd&lt;6&gt;</twSig><twDriver>SLICE_X46Y70.C</twDriver><twLoad>SLICE_X46Y71.A1</twLoad></twSigConn><twSigConn><twSig>d&lt;6&gt;</twSig><twDriver>SLICE_X46Y71.A</twDriver><twLoad>SLICE_X48Y51.B1</twLoad></twSigConn><twSigConn><twSig>d&lt;6&gt;</twSig><twDriver>SLICE_X46Y71.A</twDriver><twLoad>SLICE_X41Y101.C2</twLoad></twSigConn><twSigConn><twSig>xd&lt;7&gt;</twSig><twDriver>SLICE_X53Y70.C</twDriver><twLoad>SLICE_X56Y63.A5</twLoad></twSigConn><twSigConn><twSig>d&lt;7&gt;</twSig><twDriver>SLICE_X56Y63.A</twDriver><twLoad>SLICE_X50Y54.A2</twLoad></twSigConn><twSigConn><twSig>d&lt;7&gt;</twSig><twDriver>SLICE_X56Y63.A</twDriver><twLoad>SLICE_X46Y96.A3</twLoad></twSigConn><twSigConn><twSig>d&lt;3&gt;</twSig><twDriver>SLICE_X46Y69.A</twDriver><twLoad>SLICE_X46Y69.B6</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;3&gt;</twSig><twDriver>SLICE_X48Y52.C</twDriver><twLoad>SLICE_X49Y69.B5</twLoad></twSigConn><twSigConn><twSig>d&lt;3&gt;</twSig><twDriver>SLICE_X46Y69.A</twDriver><twLoad>SLICE_X40Y107.D2</twLoad></twSigConn><twSigConn><twSig>d&lt;4&gt;</twSig><twDriver>SLICE_X47Y93.B</twDriver><twLoad>SLICE_X46Y72.D4</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;4&gt;</twSig><twDriver>SLICE_X49Y54.A</twDriver><twLoad>SLICE_X45Y75.D1</twLoad></twSigConn><twSigConn><twSig>d&lt;4&gt;</twSig><twDriver>SLICE_X47Y93.B</twDriver><twLoad>SLICE_X43Y100.A4</twLoad></twSigConn><twSigConn><twSig>d&lt;5&gt;</twSig><twDriver>SLICE_X46Y71.C</twDriver><twLoad>SLICE_X46Y71.D5</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;5&gt;</twSig><twDriver>SLICE_X49Y54.C</twDriver><twLoad>SLICE_X47Y70.B5</twLoad></twSigConn><twSigConn><twSig>d&lt;5&gt;</twSig><twDriver>SLICE_X46Y71.C</twDriver><twLoad>SLICE_X41Y101.A5</twLoad></twSigConn></twCycles><twConst anchorID="5" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X84Y71.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twUnconstPath anchorID="7" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.985</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.947</twDel><twSUTime>0.003</twSUTime><twTotPathDel>2.950</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X85Y74.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X85Y74.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y72.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/N16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.889</twLogDel><twRouteDel>2.061</twRouteDel><twTotDel>2.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X86Y74.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.806</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.767</twDel><twSUTime>0.004</twSUTime><twTotPathDel>1.771</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y74.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X85Y74.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y74.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.796</twLogDel><twRouteDel>0.975</twRouteDel><twTotDel>1.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X87Y74.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.662</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.635</twDel><twSUTime>-0.008</twSUTime><twTotPathDel>1.627</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y74.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X85Y74.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y74.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.784</twLogDel><twRouteDel>0.843</twRouteDel><twTotDel>1.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X87Y74.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMinDelay" ><twTotDel>1.240</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.504</twDel><twSUTime>0.229</twSUTime><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y74.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X85Y74.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y74.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>0.775</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X86Y74.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>1.374</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.627</twDel><twSUTime>0.218</twSUTime><twTotPathDel>1.409</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y74.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X85Y74.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y74.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.511</twLogDel><twRouteDel>0.898</twRouteDel><twTotDel>1.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X84Y71.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>2.455</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.712</twDel><twSUTime>0.222</twSUTime><twTotPathDel>2.490</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X85Y74.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X85Y74.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y72.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/N16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X84Y71.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.222</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.896</twRouteDel><twTotDel>2.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="18" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X85Y74.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.398</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.398</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X72Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X72Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y74.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y74.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.659</twLogDel><twRouteDel>2.739</twRouteDel><twTotDel>3.398</twTotDel><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.304</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.304</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X72Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X72Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y73.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.139</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y73.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y74.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.659</twLogDel><twRouteDel>2.645</twRouteDel><twTotDel>3.304</twTotDel><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.248</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.248</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X72Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X72Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y74.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y74.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.659</twLogDel><twRouteDel>2.589</twRouteDel><twTotDel>3.248</twTotDel><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="27" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>4218</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>668</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.581</twMinPer></twConstHead><twPathRptBanner iPaths="211" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X73Y70.D5), 211 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.419</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.546</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X2Y14.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X2Y14.DOADOL6</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.223</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;103&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y55.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y70.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.721</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.882</twLogDel><twRouteDel>5.664</twRouteDel><twTotDel>8.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.530</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.435</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X3Y11.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X3Y11.DOADOU7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y57.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_139</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_139</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y43.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_139</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y70.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.721</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.879</twLogDel><twRouteDel>5.556</twRouteDel><twTotDel>8.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.535</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.430</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X2Y6.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X2Y6.DOADOU3</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_136</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_136</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_136</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.483</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y55.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y70.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.721</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.879</twLogDel><twRouteDel>5.551</twRouteDel><twTotDel>8.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (SLICE_X88Y75.DI), 12 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.098</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twTotPathDel>5.867</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X60Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X60Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y71.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.973</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y75.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y75.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>4.779</twRouteDel><twTotDel>5.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.586</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twTotPathDel>5.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X72Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y71.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y75.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y75.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>4.291</twRouteDel><twTotDel>5.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.736</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twTotPathDel>5.229</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X72Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y71.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y75.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y75.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>4.141</twRouteDel><twTotDel>5.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE (SLICE_X84Y57.SR), 26 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.212</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twDest><twTotPathDel>5.753</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X72Y70.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y66.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;10&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[10].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y57.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twBEL></twPathDel><twLogDel>1.300</twLogDel><twRouteDel>4.453</twRouteDel><twTotDel>5.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.504</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twDest><twTotPathDel>5.461</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X60Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X60Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y71.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.475</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y57.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twBEL></twPathDel><twLogDel>1.300</twLogDel><twRouteDel>4.161</twRouteDel><twTotDel>5.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.567</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twDest><twTotPathDel>5.398</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X72Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;10&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[10].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y57.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE</twBEL></twPathDel><twLogDel>1.300</twLogDel><twRouteDel>4.098</twRouteDel><twTotDel>5.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X59Y71.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.470</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twTotPathDel>0.470</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X59Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (SLICE_X91Y66.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.475</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twDest><twTotPathDel>0.475</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.292</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>0.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X92Y67.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X92Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y67.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" locationPin="RAMB36_X3Y14.CLKARDCLKL" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="54" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" locationPin="RAMB36_X3Y14.REGCLKARDRCLKL" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X3Y11.CLKARDCLKL" clockNet="icon_control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.582</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X59Y71.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathFromToDelay"><twSlack>12.418</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twTotPathDel>2.547</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X50Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>s8/i8253/vcs/C0/LATCHMSB&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y71.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.456</twRouteDel><twTotDel>2.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X59Y71.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathFromToDelay"><twSlack>12.418</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twTotPathDel>2.547</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X50Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>s8/i8253/vcs/C0/LATCHMSB&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y71.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.456</twRouteDel><twTotDel>2.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X59Y71.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathFromToDelay"><twSlack>12.420</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twTotPathDel>2.545</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X50Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>s8/i8253/vcs/C0/LATCHMSB&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y71.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>1.456</twRouteDel><twTotDel>2.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X72Y71.CE), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="63"><twSlack>1.823</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X50Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y72.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y71.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.545</twLogDel><twRouteDel>1.313</twRouteDel><twTotDel>1.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X72Y71.CE), 1 path
</twPathRptBanner><twRacePath anchorID="64"><twSlack>1.823</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X50Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y72.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y71.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.545</twLogDel><twRouteDel>1.313</twRouteDel><twTotDel>1.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X72Y71.CE), 1 path
</twPathRptBanner><twRacePath anchorID="65"><twSlack>1.823</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X50Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y72.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y71.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.545</twLogDel><twRouteDel>1.313</twRouteDel><twTotDel>1.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="66" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.898</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X50Y72.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathFromToDelay"><twSlack>14.102</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.863</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X50Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y72.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.479</twLogDel><twRouteDel>0.384</twRouteDel><twTotDel>0.863</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X50Y72.C4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="69"><twSlack>0.572</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X50Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y72.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y72.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.572</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="70" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>219</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>75</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="116" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X52Y71.CIN), 116 paths
</twPathRptBanner><twPathRpt anchorID="71"><twUnconstPath anchorID="72" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.177</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twDel>5.052</twDel><twSUTime>0.090</twSUTime><twTotPathDel>5.142</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>29</twLogLvls><twSrcSite>SLICE_X52Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y42.COUT</twSite><twDelType>Twosco</twDelType><twDelInfo twEdge="twRising">2.120</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y71.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>5.122</twLogDel><twRouteDel>0.020</twRouteDel><twTotDel>5.142</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>99.6</twPctLog><twPctRoute>0.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="73"><twUnconstPath anchorID="74" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.168</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twDel>5.043</twDel><twSUTime>0.090</twSUTime><twTotPathDel>5.133</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>29</twLogLvls><twSrcSite>SLICE_X52Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y42.COUT</twSite><twDelType>Twosco</twDelType><twDelInfo twEdge="twRising">2.111</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y71.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>5.113</twLogDel><twRouteDel>0.020</twRouteDel><twTotDel>5.133</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>99.6</twPctLog><twPctRoute>0.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="75"><twUnconstPath anchorID="76" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.087</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twDel>4.962</twDel><twSUTime>0.090</twSUTime><twTotPathDel>5.052</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>29</twLogLvls><twSrcSite>SLICE_X52Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y42.COUT</twSite><twDelType>Twosco</twDelType><twDelInfo twEdge="twRising">2.030</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y71.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>5.032</twLogDel><twRouteDel>0.020</twRouteDel><twTotDel>5.052</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>99.6</twPctLog><twPctRoute>0.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (SLICE_X96Y68.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="77"><twUnconstPath anchorID="78" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.615</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twDel>3.033</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.580</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X100Y71.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y68.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twBEL></twPathDel><twLogDel>2.530</twLogDel><twRouteDel>1.050</twRouteDel><twTotDel>3.580</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>70.7</twPctLog><twPctRoute>29.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="79"><twUnconstPath anchorID="80" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.614</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twDel>3.032</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.579</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X100Y71.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y68.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twBEL></twPathDel><twLogDel>2.529</twLogDel><twRouteDel>1.050</twRouteDel><twTotDel>3.579</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>70.7</twPctLog><twPctRoute>29.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (SLICE_X96Y68.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="81"><twUnconstPath anchorID="82" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.613</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twDest><twDel>3.033</twDel><twSUTime>0.545</twSUTime><twTotPathDel>3.578</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X100Y71.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y68.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twBEL></twPathDel><twLogDel>2.528</twLogDel><twRouteDel>1.050</twRouteDel><twTotDel>3.578</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>70.7</twPctLog><twPctRoute>29.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="83"><twUnconstPath anchorID="84" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.612</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twDest><twDel>3.032</twDel><twSUTime>0.545</twSUTime><twTotPathDel>3.577</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X100Y71.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y68.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twBEL></twPathDel><twLogDel>2.527</twLogDel><twRouteDel>1.050</twRouteDel><twTotDel>3.577</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>70.6</twPctLog><twPctRoute>29.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X90Y64.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twUnconstPath anchorID="86" twDataPathType="twDataPathMinDelay" ><twTotDel>0.483</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twDel>0.715</twDel><twSUTime>0.197</twSUTime><twTotPathDel>0.518</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X88Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y64.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y64.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.518</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X90Y64.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstPath anchorID="88" twDataPathType="twDataPathMinDelay" ><twTotDel>0.485</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twDest><twDel>0.715</twDel><twSUTime>0.195</twSUTime><twTotPathDel>0.520</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X88Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y64.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y64.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.520</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X91Y74.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twUnconstPath anchorID="90" twDataPathType="twDataPathMinDelay" ><twTotDel>0.454</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>0.718</twDel><twSUTime>0.229</twSUTime><twTotPathDel>0.489</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X88Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y74.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.489</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="91" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>641</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>624</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X84Y71.B2), 9 paths
</twPathRptBanner><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.530</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.492</twDel><twSUTime>0.003</twSUTime><twTotPathDel>3.495</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X95Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk</twSrcClk><twPathDel><twSite>SLICE_X95Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y72.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y72.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/N16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>2.572</twRouteDel><twTotDel>3.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.468</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.430</twDel><twSUTime>0.003</twSUTime><twTotPathDel>3.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X91Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk</twSrcClk><twPathDel><twSite>SLICE_X91Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y72.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/N16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>2.510</twRouteDel><twTotDel>3.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.196</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.158</twDel><twSUTime>0.003</twSUTime><twTotPathDel>3.161</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X91Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk</twSrcClk><twPathDel><twSite>SLICE_X91Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y72.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y72.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/N16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>2.238</twRouteDel><twTotDel>3.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X96Y74.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.386</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A</twDest><twTotPathDel>3.386</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X104Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk</twSrcClk><twPathDel><twSite>SLICE_X104Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.915</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>2.915</twRouteDel><twTotDel>3.386</twTotDel><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X96Y74.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twUnconstPath anchorID="101" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.378</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B</twDest><twTotPathDel>3.378</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X104Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk</twSrcClk><twPathDel><twSite>SLICE_X104Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y74.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>2.907</twRouteDel><twTotDel>3.378</twTotDel><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="102">0</twUnmetConstCnt><twDataSheet anchorID="103" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="104"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>5111</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1738</twConnCnt></twConstCov><twStats anchorID="105"><twMinPer>8.581</twMinPer><twFootnote number="1" /><twMaxFreq>116.537</twMaxFreq><twMaxFromToDel>2.582</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Nov 12 20:31:58 2014 </twTimestamp></twFoot><twClientInfo anchorID="106"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 700 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
