// Seed: 2105210419
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input uwire id_3,
    input wor id_4,
    input wand id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wire id_8,
    output wire id_9,
    output wire id_10,
    input wire id_11,
    input tri0 id_12,
    output wor id_13,
    input tri0 id_14,
    input supply1 id_15,
    input wor id_16,
    input wire id_17,
    input wor id_18,
    input supply0 id_19,
    output supply0 id_20
);
  assign id_0 = id_11;
  assign id_0 = 1;
  wire id_22;
  assign id_2 = 1;
  wire id_23;
  wire id_24;
  generate
    assign id_9 = 1;
  endgenerate
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1
    , id_14,
    input wand id_2,
    input tri0 id_3,
    input wire id_4,
    output supply0 id_5,
    input tri1 id_6,
    input tri1 id_7,
    output uwire id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri id_11,
    input tri0 id_12
);
  assign id_5 = 1;
  assign id_8 = 1;
  or (id_0, id_14, id_12, id_2, id_7, id_11, id_3, id_9, id_10, id_6, id_4);
  module_0(
      id_8,
      id_10,
      id_5,
      id_9,
      id_9,
      id_9,
      id_6,
      id_9,
      id_4,
      id_5,
      id_5,
      id_3,
      id_4,
      id_1,
      id_11,
      id_4,
      id_6,
      id_3,
      id_4,
      id_3,
      id_0
  );
endmodule
