Analysis & Synthesis report for 2snake
Sun Mar 24 11:35:42 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |snake_2|part2:u0|keyboard_tracker:KB0|curr_state
 10. State Machine - |snake_2|part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|s_ps2_transceiver
 11. State Machine - |snake_2|part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 12. State Machine - |snake_2|part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 13. State Machine - |snake_2|part2:u0|control:C0|current_state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 19. Parameter Settings for User Entity Instance: part2:u0|vga_adapter:a0
 20. Parameter Settings for User Entity Instance: part2:u0|vga_adapter:a0|vga_address_translator:user_input_translator
 21. Parameter Settings for User Entity Instance: part2:u0|vga_adapter:a0|altsyncram:VideoMemory
 22. Parameter Settings for User Entity Instance: part2:u0|vga_adapter:a0|vga_pll:mypll|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: part2:u0|vga_adapter:a0|vga_controller:controller
 24. Parameter Settings for User Entity Instance: part2:u0|vga_adapter:a0|vga_controller:controller|vga_address_translator:controller_translator
 25. Parameter Settings for User Entity Instance: part2:u0|keyboard_tracker:KB0
 26. Parameter Settings for User Entity Instance: part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver
 27. Parameter Settings for User Entity Instance: part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out
 28. altsyncram Parameter Settings by Entity Instance
 29. altpll Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "part2:u0|food_gen:comb_3"
 31. Port Connectivity Checks: "part2:u0|RateDivider:r0"
 32. Port Connectivity Checks: "part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver"
 33. Port Connectivity Checks: "part2:u0|keyboard_tracker:KB0"
 34. Port Connectivity Checks: "part2:u0|datapath:D0|counter16:p0"
 35. Port Connectivity Checks: "part2:u0|datapath:D0|counter6:c6"
 36. Port Connectivity Checks: "part2:u0|datapath:D0|delay_counter:d0"
 37. Port Connectivity Checks: "part2:u0|datapath:D0"
 38. Port Connectivity Checks: "part2:u0|vga_adapter:a0"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Mar 24 11:35:42 2019       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; 2snake                                      ;
; Top-level Entity Name           ; snake_2                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 141                                         ;
; Total pins                      ; 42                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 57,600                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; snake_2            ; 2snake             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+-----------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+-----------------------------------+---------------------------------------------------------------------------+---------+
; PS2_Keyboard_Controller.v        ; yes             ; User Verilog HDL File             ; /h/u17/c7/00/choimat4/csc258/snake2/PS2_Keyboard_Controller.v             ;         ;
; PS2_Controller.v                 ; yes             ; User Verilog HDL File             ; /h/u17/c7/00/choimat4/csc258/snake2/PS2_Controller.v                      ;         ;
; Altera_UP_PS2_Data_In.v          ; yes             ; User Verilog HDL File             ; /h/u17/c7/00/choimat4/csc258/snake2/Altera_UP_PS2_Data_In.v               ;         ;
; Altera_UP_PS2_Command_Out.v      ; yes             ; User Verilog HDL File             ; /h/u17/c7/00/choimat4/csc258/snake2/Altera_UP_PS2_Command_Out.v           ;         ;
; 2snake.v                         ; yes             ; User Verilog HDL File             ; /h/u17/c7/00/choimat4/csc258/snake2/2snake.v                              ;         ;
; vga_adapter.v                    ; yes             ; Auto-Found Verilog HDL File       ; /h/u17/c7/00/choimat4/csc258/snake2/vga_adapter.v                         ;         ;
; vga_address_translator.v         ; yes             ; Auto-Found Verilog HDL File       ; /h/u17/c7/00/choimat4/csc258/snake2/vga_address_translator.v              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                      ; /s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                      ; /s/appspace/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                      ; /s/appspace/quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                      ; /s/appspace/quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                      ; /s/appspace/quartus/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                      ; /s/appspace/quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                      ; /s/appspace/quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                      ; /s/appspace/quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                      ; /s/appspace/quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_m6m1.tdf           ; yes             ; Auto-Generated Megafunction       ; /h/u17/c7/00/choimat4/csc258/snake2/db/altsyncram_m6m1.tdf                ;         ;
; db/decode_7la.tdf                ; yes             ; Auto-Generated Megafunction       ; /h/u17/c7/00/choimat4/csc258/snake2/db/decode_7la.tdf                     ;         ;
; db/decode_01a.tdf                ; yes             ; Auto-Generated Megafunction       ; /h/u17/c7/00/choimat4/csc258/snake2/db/decode_01a.tdf                     ;         ;
; db/mux_ifb.tdf                   ; yes             ; Auto-Generated Megafunction       ; /h/u17/c7/00/choimat4/csc258/snake2/db/mux_ifb.tdf                        ;         ;
; vga_pll.v                        ; yes             ; Auto-Found Wizard-Generated File  ; /h/u17/c7/00/choimat4/csc258/snake2/vga_pll.v                             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                      ; /s/appspace/quartus/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                      ; /s/appspace/quartus/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                      ; /s/appspace/quartus/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                      ; /s/appspace/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                ; yes             ; Auto-Generated Megafunction       ; /h/u17/c7/00/choimat4/csc258/snake2/db/altpll_80u.tdf                     ;         ;
; vga_controller.v                 ; yes             ; Auto-Found Verilog HDL File       ; /h/u17/c7/00/choimat4/csc258/snake2/vga_controller.v                      ;         ;
+----------------------------------+-----------------+-----------------------------------+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 83             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 130            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 11             ;
;     -- 5 input functions                    ; 23             ;
;     -- 4 input functions                    ; 15             ;
;     -- <=3 input functions                  ; 81             ;
;                                             ;                ;
; Dedicated logic registers                   ; 141            ;
;                                             ;                ;
; I/O pins                                    ; 42             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 57600          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 118            ;
; Total fan-out                               ; 1249           ;
; Average fan-out                             ; 3.40           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Entity Name            ; Library Name ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |snake_2                                                   ; 130 (0)             ; 141 (0)                   ; 57600             ; 0          ; 42   ; 0            ; |snake_2                                                                                                        ; snake_2                ; work         ;
;    |part2:u0|                                              ; 130 (0)             ; 141 (0)                   ; 57600             ; 0          ; 0    ; 0            ; |snake_2|part2:u0                                                                                               ; part2                  ; work         ;
;       |control:C0|                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |snake_2|part2:u0|control:C0                                                                                    ; control                ; work         ;
;       |datapath:D0|                                        ; 67 (53)             ; 109 (96)                  ; 0                 ; 0          ; 0    ; 0            ; |snake_2|part2:u0|datapath:D0                                                                                   ; datapath               ; work         ;
;          |counter16:p0|                                    ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |snake_2|part2:u0|datapath:D0|counter16:p0                                                                      ; counter16              ; work         ;
;          |counter6:c6|                                     ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |snake_2|part2:u0|datapath:D0|counter6:c6                                                                       ; counter6               ; work         ;
;          |delay_counter:d0|                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |snake_2|part2:u0|datapath:D0|delay_counter:d0                                                                  ; delay_counter          ; work         ;
;          |delay_counter:d1|                                ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |snake_2|part2:u0|datapath:D0|delay_counter:d1                                                                  ; delay_counter          ; work         ;
;       |vga_adapter:a0|                                     ; 62 (1)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |snake_2|part2:u0|vga_adapter:a0                                                                                ; vga_adapter            ; work         ;
;          |altsyncram:VideoMemory|                          ; 9 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |snake_2|part2:u0|vga_adapter:a0|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;             |altsyncram_m6m1:auto_generated|               ; 9 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |snake_2|part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                          ; altsyncram_m6m1        ; work         ;
;                |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake_2|part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b ; decode_01a             ; work         ;
;                |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake_2|part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2       ; decode_7la             ; work         ;
;                |mux_ifb:mux3|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake_2|part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3             ; mux_ifb                ; work         ;
;          |vga_address_translator:user_input_translator|    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake_2|part2:u0|vga_adapter:a0|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;          |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |snake_2|part2:u0|vga_adapter:a0|vga_controller:controller                                                      ; vga_controller         ; work         ;
;             |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake_2|part2:u0|vga_adapter:a0|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;          |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake_2|part2:u0|vga_adapter:a0|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;             |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake_2|part2:u0|vga_adapter:a0|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
;                |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake_2|part2:u0|vga_adapter:a0|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                ; altpll_80u             ; work         ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |snake_2|part2:u0|keyboard_tracker:KB0|curr_state                                                        ;
+----------------------------+----------------------------+---------------------------+------------------+-----------------+
; Name                       ; curr_state.SECONDARY_BREAK ; curr_state.SECONDARY_MAKE ; curr_state.BREAK ; curr_state.MAKE ;
+----------------------------+----------------------------+---------------------------+------------------+-----------------+
; curr_state.MAKE            ; 0                          ; 0                         ; 0                ; 0               ;
; curr_state.BREAK           ; 0                          ; 0                         ; 1                ; 1               ;
; curr_state.SECONDARY_MAKE  ; 0                          ; 1                         ; 0                ; 1               ;
; curr_state.SECONDARY_BREAK ; 1                          ; 0                         ; 0                ; 1               ;
+----------------------------+----------------------------+---------------------------+------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |snake_2|part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|s_ps2_transceiver                                                                                                                                                          ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |snake_2|part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |snake_2|part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                     ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |snake_2|part2:u0|control:C0|current_state                                                                                                   ;
+--------------------------+--------------------+------------------+--------------------+---------------------+--------------------------+---------------------+
; Name                     ; current_state.DOWN ; current_state.UP ; current_state.LEFT ; current_state.START ; current_state.START_WAIT ; current_state.RIGHT ;
+--------------------------+--------------------+------------------+--------------------+---------------------+--------------------------+---------------------+
; current_state.RIGHT      ; 0                  ; 0                ; 0                  ; 0                   ; 0                        ; 0                   ;
; current_state.START_WAIT ; 0                  ; 0                ; 0                  ; 0                   ; 1                        ; 1                   ;
; current_state.START      ; 0                  ; 0                ; 0                  ; 1                   ; 0                        ; 1                   ;
; current_state.LEFT       ; 0                  ; 0                ; 1                  ; 0                   ; 0                        ; 1                   ;
; current_state.UP         ; 0                  ; 1                ; 0                  ; 0                   ; 0                        ; 1                   ;
; current_state.DOWN       ; 1                  ; 0                ; 0                  ; 0                   ; 0                        ; 1                   ;
+--------------------------+--------------------+------------------+--------------------+---------------------+--------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+
; part2:u0|keyboard_tracker:KB0|right_press                                                                                                               ; Stuck at GND due to stuck port data_in               ;
; part2:u0|keyboard_tracker:KB0|left_press                                                                                                                ; Stuck at GND due to stuck port data_in               ;
; part2:u0|keyboard_tracker:KB0|right_lock                                                                                                                ; Stuck at GND due to stuck port data_in               ;
; part2:u0|keyboard_tracker:KB0|left_lock                                                                                                                 ; Stuck at GND due to stuck port data_in               ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|idle_counter[0..7]                                                                             ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|ps2_data_reg                                                                                   ; Stuck at VCC due to stuck port data_in               ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|ps2_clk_reg                                                                                    ; Stuck at VCC due to stuck port data_in               ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|last_ps2_clk                                                                                   ; Stuck at VCC due to stuck port data_in               ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..12]                      ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                       ; Stuck at GND due to stuck port data_in               ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                               ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                              ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                     ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                           ; Stuck at GND due to stuck port data_in               ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                        ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[13]                         ; Stuck at GND due to stuck port data_in               ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1]                                       ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[2]                                       ; Stuck at GND due to stuck port data_in               ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[3]                                       ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[4]                                       ; Stuck at GND due to stuck port data_in               ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[5]                                       ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[6]                                       ; Stuck at GND due to stuck port data_in               ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[7]                                       ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                       ; Stuck at GND due to stuck port data_in               ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en                                             ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0..3]                                             ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[7]                                             ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[7]                                            ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[6]                                             ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[6]                                            ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[5]                                             ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[5]                                            ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[4]                                             ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[4]                                            ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[3]                                             ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[3]                                            ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[2]                                             ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[2]                                            ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[1]                                             ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[1]                                            ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                                             ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[0]                                            ; Lost fanout                                          ;
; part2:u0|datapath:D0|y1[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in               ;
; part2:u0|datapath:D0|x1[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in               ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1..3]                                        ; Stuck at GND due to stuck port data_in               ;
; part2:u0|datapath:D0|y2[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in               ;
; part2:u0|datapath:D0|y3[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in               ;
; part2:u0|datapath:D0|y4[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in               ;
; part2:u0|datapath:D0|y5[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in               ;
; part2:u0|datapath:D0|taily[0,1]                                                                                                                         ; Stuck at GND due to stuck port data_in               ;
; part2:u0|datapath:D0|x2[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in               ;
; part2:u0|datapath:D0|x3[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in               ;
; part2:u0|datapath:D0|x4[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in               ;
; part2:u0|datapath:D0|x5[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in               ;
; part2:u0|datapath:D0|tailx[0,1]                                                                                                                         ; Stuck at GND due to stuck port data_in               ;
; part2:u0|datapath:D0|delay_counter:d0|count[3]                                                                                                          ; Merged with part2:u0|datapath:D0|counter16:p0|out[3] ;
; part2:u0|datapath:D0|delay_counter:d0|count[2]                                                                                                          ; Merged with part2:u0|datapath:D0|counter16:p0|out[2] ;
; part2:u0|datapath:D0|headx[1]                                                                                                                           ; Merged with part2:u0|datapath:D0|headx[0]            ;
; part2:u0|datapath:D0|heady[0,1]                                                                                                                         ; Merged with part2:u0|datapath:D0|headx[0]            ;
; part2:u0|datapath:D0|delay_counter:d0|count[1]                                                                                                          ; Merged with part2:u0|datapath:D0|counter16:p0|out[1] ;
; part2:u0|datapath:D0|delay_counter:d0|count[0]                                                                                                          ; Merged with part2:u0|datapath:D0|counter16:p0|out[0] ;
; part2:u0|datapath:D0|headx[0]                                                                                                                           ; Stuck at GND due to stuck port data_in               ;
; part2:u0|keyboard_tracker:KB0|curr_state.MAKE                                                                                                           ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|curr_state.BREAK                                                                                                          ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|curr_state.SECONDARY_MAKE                                                                                                 ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|curr_state.SECONDARY_BREAK                                                                                                ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|s_ps2_transceiver.PS2_STATE_0_IDLE                                                             ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                          ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                      ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE                              ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                     ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN                           ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN                         ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN                           ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|curr_state~5                                                                                                              ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|curr_state~6                                                                                                              ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|s_ps2_transceiver~2                                                                            ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|s_ps2_transceiver~3                                                                            ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                  ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                  ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                  ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                             ; Lost fanout                                          ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                             ; Lost fanout                                          ;
; part2:u0|control:C0|current_state~2                                                                                                                     ; Lost fanout                                          ;
; part2:u0|control:C0|current_state~3                                                                                                                     ; Lost fanout                                          ;
; part2:u0|control:C0|current_state~4                                                                                                                     ; Lost fanout                                          ;
; part2:u0|control:C0|current_state~5                                                                                                                     ; Lost fanout                                          ;
; part2:u0|control:C0|current_state.UP                                                                                                                    ; Stuck at GND due to stuck port data_in               ;
; part2:u0|control:C0|current_state.LEFT                                                                                                                  ; Stuck at GND due to stuck port data_in               ;
; part2:u0|control:C0|current_state.START                                                                                                                 ; Stuck at GND due to stuck port data_in               ;
; part2:u0|control:C0|current_state.START_WAIT                                                                                                            ; Stuck at GND due to stuck port data_in               ;
; Total Number of Removed Registers = 172                                                                                                                 ;                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                          ;
+-----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                           ;
+-----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|ps2_clk_reg  ; Stuck at VCC              ; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17],         ;
;                                                                       ; due to stuck port data_in ; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16],         ;
;                                                                       ;                           ; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11],         ;
;                                                                       ;                           ; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10],         ;
;                                                                       ;                           ; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8],          ;
;                                                                       ;                           ; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6],          ;
;                                                                       ;                           ; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3],                        ;
;                                                                       ;                           ; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2],                        ;
;                                                                       ;                           ; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1],                        ;
;                                                                       ;                           ; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                         ;
; part2:u0|datapath:D0|x1[0]                                            ; Stuck at GND              ; part2:u0|datapath:D0|x2[0], part2:u0|datapath:D0|x3[0], part2:u0|datapath:D0|x4[0],                                              ;
;                                                                       ; due to stuck port data_in ; part2:u0|datapath:D0|x5[0], part2:u0|datapath:D0|tailx[0],                                                                       ;
;                                                                       ;                           ; part2:u0|datapath:D0|headx[0]                                                                                                    ;
; part2:u0|datapath:D0|y1[0]                                            ; Stuck at GND              ; part2:u0|datapath:D0|y2[0], part2:u0|datapath:D0|y3[0], part2:u0|datapath:D0|y4[0],                                              ;
;                                                                       ; due to stuck port data_in ; part2:u0|datapath:D0|y5[0], part2:u0|datapath:D0|taily[0]                                                                        ;
; part2:u0|datapath:D0|y1[1]                                            ; Stuck at GND              ; part2:u0|datapath:D0|y2[1], part2:u0|datapath:D0|y3[1], part2:u0|datapath:D0|y4[1],                                              ;
;                                                                       ; due to stuck port data_in ; part2:u0|datapath:D0|y5[1], part2:u0|datapath:D0|taily[1]                                                                        ;
; part2:u0|datapath:D0|x1[1]                                            ; Stuck at GND              ; part2:u0|datapath:D0|x2[1], part2:u0|datapath:D0|x3[1], part2:u0|datapath:D0|x4[1],                                              ;
;                                                                       ; due to stuck port data_in ; part2:u0|datapath:D0|x5[1], part2:u0|datapath:D0|tailx[1]                                                                        ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|last_ps2_clk ; Stuck at VCC              ; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10], ;
;                                                                       ; due to stuck port data_in ; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9],  ;
;                                                                       ;                           ; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]           ;
; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|ps2_data_reg ; Stuck at VCC              ; part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en                      ;
;                                                                       ; due to stuck port data_in ;                                                                                                                                  ;
; part2:u0|control:C0|current_state.START                               ; Stuck at GND              ; part2:u0|control:C0|current_state.START_WAIT                                                                                     ;
;                                                                       ; due to stuck port data_in ;                                                                                                                                  ;
+-----------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 141   ;
; Number of registers using Synchronous Clear  ; 56    ;
; Number of registers using Synchronous Load   ; 38    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 38    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |snake_2|part2:u0|datapath:D0|y1[4]                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |snake_2|part2:u0|vga_adapter:a0|vga_controller:controller|yCounter[7]                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |snake_2|part2:u0|datapath:D0|counter16:p0|out[1]                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |snake_2|part2:u0|datapath:D0|counter6:c6|count[0]                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |snake_2|part2:u0|datapath:D0|colour[0]                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |snake_2|part2:u0|datapath:D0|x1[2]                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |snake_2|part2:u0|datapath:D0|x1[4]                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |snake_2|part2:u0|datapath:D0|delay_counter:d1|count[0]                                                            ;
; 5:1                ; 11 bits   ; 33 LEs        ; 0 LEs                ; 33 LEs                 ; Yes        ; |snake_2|part2:u0|datapath:D0|headx[3]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |snake_2|part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3|result_node[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:u0|vga_adapter:a0 ;
+-------------------------+-----------+--------------------------------+
; Parameter Name          ; Value     ; Type                           ;
+-------------------------+-----------+--------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer                 ;
; MONOCHROME              ; FALSE     ; String                         ;
; RESOLUTION              ; 160x120   ; String                         ;
; BACKGROUND_IMAGE        ; black.mif ; String                         ;
+-------------------------+-----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:u0|vga_adapter:a0|vga_address_translator:user_input_translator ;
+----------------+---------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                 ;
+----------------+---------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:u0|vga_adapter:a0|altsyncram:VideoMemory ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 3                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; black.mif            ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:u0|vga_adapter:a0|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                   ;
+-------------------------------+-------------------+--------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                ;
; PLL_TYPE                      ; FAST              ; Untyped                                                ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                ;
; LOCK_LOW                      ; 1                 ; Untyped                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                ;
; SKIP_VCO                      ; OFF               ; Untyped                                                ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                ;
; BANDWIDTH                     ; 0                 ; Untyped                                                ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                         ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                         ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                ;
; VCO_MIN                       ; 0                 ; Untyped                                                ;
; VCO_MAX                       ; 0                 ; Untyped                                                ;
; VCO_CENTER                    ; 0                 ; Untyped                                                ;
; PFD_MIN                       ; 0                 ; Untyped                                                ;
; PFD_MAX                       ; 0                 ; Untyped                                                ;
; M_INITIAL                     ; 0                 ; Untyped                                                ;
; M                             ; 0                 ; Untyped                                                ;
; N                             ; 1                 ; Untyped                                                ;
; M2                            ; 1                 ; Untyped                                                ;
; N2                            ; 1                 ; Untyped                                                ;
; SS                            ; 1                 ; Untyped                                                ;
; C0_HIGH                       ; 0                 ; Untyped                                                ;
; C1_HIGH                       ; 0                 ; Untyped                                                ;
; C2_HIGH                       ; 0                 ; Untyped                                                ;
; C3_HIGH                       ; 0                 ; Untyped                                                ;
; C4_HIGH                       ; 0                 ; Untyped                                                ;
; C5_HIGH                       ; 0                 ; Untyped                                                ;
; C6_HIGH                       ; 0                 ; Untyped                                                ;
; C7_HIGH                       ; 0                 ; Untyped                                                ;
; C8_HIGH                       ; 0                 ; Untyped                                                ;
; C9_HIGH                       ; 0                 ; Untyped                                                ;
; C0_LOW                        ; 0                 ; Untyped                                                ;
; C1_LOW                        ; 0                 ; Untyped                                                ;
; C2_LOW                        ; 0                 ; Untyped                                                ;
; C3_LOW                        ; 0                 ; Untyped                                                ;
; C4_LOW                        ; 0                 ; Untyped                                                ;
; C5_LOW                        ; 0                 ; Untyped                                                ;
; C6_LOW                        ; 0                 ; Untyped                                                ;
; C7_LOW                        ; 0                 ; Untyped                                                ;
; C8_LOW                        ; 0                 ; Untyped                                                ;
; C9_LOW                        ; 0                 ; Untyped                                                ;
; C0_INITIAL                    ; 0                 ; Untyped                                                ;
; C1_INITIAL                    ; 0                 ; Untyped                                                ;
; C2_INITIAL                    ; 0                 ; Untyped                                                ;
; C3_INITIAL                    ; 0                 ; Untyped                                                ;
; C4_INITIAL                    ; 0                 ; Untyped                                                ;
; C5_INITIAL                    ; 0                 ; Untyped                                                ;
; C6_INITIAL                    ; 0                 ; Untyped                                                ;
; C7_INITIAL                    ; 0                 ; Untyped                                                ;
; C8_INITIAL                    ; 0                 ; Untyped                                                ;
; C9_INITIAL                    ; 0                 ; Untyped                                                ;
; C0_MODE                       ; BYPASS            ; Untyped                                                ;
; C1_MODE                       ; BYPASS            ; Untyped                                                ;
; C2_MODE                       ; BYPASS            ; Untyped                                                ;
; C3_MODE                       ; BYPASS            ; Untyped                                                ;
; C4_MODE                       ; BYPASS            ; Untyped                                                ;
; C5_MODE                       ; BYPASS            ; Untyped                                                ;
; C6_MODE                       ; BYPASS            ; Untyped                                                ;
; C7_MODE                       ; BYPASS            ; Untyped                                                ;
; C8_MODE                       ; BYPASS            ; Untyped                                                ;
; C9_MODE                       ; BYPASS            ; Untyped                                                ;
; C0_PH                         ; 0                 ; Untyped                                                ;
; C1_PH                         ; 0                 ; Untyped                                                ;
; C2_PH                         ; 0                 ; Untyped                                                ;
; C3_PH                         ; 0                 ; Untyped                                                ;
; C4_PH                         ; 0                 ; Untyped                                                ;
; C5_PH                         ; 0                 ; Untyped                                                ;
; C6_PH                         ; 0                 ; Untyped                                                ;
; C7_PH                         ; 0                 ; Untyped                                                ;
; C8_PH                         ; 0                 ; Untyped                                                ;
; C9_PH                         ; 0                 ; Untyped                                                ;
; L0_HIGH                       ; 1                 ; Untyped                                                ;
; L1_HIGH                       ; 1                 ; Untyped                                                ;
; G0_HIGH                       ; 1                 ; Untyped                                                ;
; G1_HIGH                       ; 1                 ; Untyped                                                ;
; G2_HIGH                       ; 1                 ; Untyped                                                ;
; G3_HIGH                       ; 1                 ; Untyped                                                ;
; E0_HIGH                       ; 1                 ; Untyped                                                ;
; E1_HIGH                       ; 1                 ; Untyped                                                ;
; E2_HIGH                       ; 1                 ; Untyped                                                ;
; E3_HIGH                       ; 1                 ; Untyped                                                ;
; L0_LOW                        ; 1                 ; Untyped                                                ;
; L1_LOW                        ; 1                 ; Untyped                                                ;
; G0_LOW                        ; 1                 ; Untyped                                                ;
; G1_LOW                        ; 1                 ; Untyped                                                ;
; G2_LOW                        ; 1                 ; Untyped                                                ;
; G3_LOW                        ; 1                 ; Untyped                                                ;
; E0_LOW                        ; 1                 ; Untyped                                                ;
; E1_LOW                        ; 1                 ; Untyped                                                ;
; E2_LOW                        ; 1                 ; Untyped                                                ;
; E3_LOW                        ; 1                 ; Untyped                                                ;
; L0_INITIAL                    ; 1                 ; Untyped                                                ;
; L1_INITIAL                    ; 1                 ; Untyped                                                ;
; G0_INITIAL                    ; 1                 ; Untyped                                                ;
; G1_INITIAL                    ; 1                 ; Untyped                                                ;
; G2_INITIAL                    ; 1                 ; Untyped                                                ;
; G3_INITIAL                    ; 1                 ; Untyped                                                ;
; E0_INITIAL                    ; 1                 ; Untyped                                                ;
; E1_INITIAL                    ; 1                 ; Untyped                                                ;
; E2_INITIAL                    ; 1                 ; Untyped                                                ;
; E3_INITIAL                    ; 1                 ; Untyped                                                ;
; L0_MODE                       ; BYPASS            ; Untyped                                                ;
; L1_MODE                       ; BYPASS            ; Untyped                                                ;
; G0_MODE                       ; BYPASS            ; Untyped                                                ;
; G1_MODE                       ; BYPASS            ; Untyped                                                ;
; G2_MODE                       ; BYPASS            ; Untyped                                                ;
; G3_MODE                       ; BYPASS            ; Untyped                                                ;
; E0_MODE                       ; BYPASS            ; Untyped                                                ;
; E1_MODE                       ; BYPASS            ; Untyped                                                ;
; E2_MODE                       ; BYPASS            ; Untyped                                                ;
; E3_MODE                       ; BYPASS            ; Untyped                                                ;
; L0_PH                         ; 0                 ; Untyped                                                ;
; L1_PH                         ; 0                 ; Untyped                                                ;
; G0_PH                         ; 0                 ; Untyped                                                ;
; G1_PH                         ; 0                 ; Untyped                                                ;
; G2_PH                         ; 0                 ; Untyped                                                ;
; G3_PH                         ; 0                 ; Untyped                                                ;
; E0_PH                         ; 0                 ; Untyped                                                ;
; E1_PH                         ; 0                 ; Untyped                                                ;
; E2_PH                         ; 0                 ; Untyped                                                ;
; E3_PH                         ; 0                 ; Untyped                                                ;
; M_PH                          ; 0                 ; Untyped                                                ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                         ;
+-------------------------------+-------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:u0|vga_adapter:a0|vga_controller:controller ;
+-------------------------+------------+---------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                    ;
+-------------------------+------------+---------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                          ;
; MONOCHROME              ; FALSE      ; String                                                  ;
; RESOLUTION              ; 160x120    ; String                                                  ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                         ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                         ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                         ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                         ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                         ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                         ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                         ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                         ;
+-------------------------+------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:u0|vga_adapter:a0|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                             ;
+----------------+---------+------------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                           ;
+----------------+---------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:u0|keyboard_tracker:KB0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; PULSE_OR_HOLD  ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver ;
+------------------+-------+----------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                       ;
+------------------+-------+----------------------------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                                             ;
+------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                                      ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                                      ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                                     ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                                      ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                                      ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                                     ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                                      ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                                      ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                                     ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                                     ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                                     ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                                     ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                                     ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                                     ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                                     ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                                     ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 1                                              ;
; Entity Instance                           ; part2:u0|vga_adapter:a0|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 3                                              ;
;     -- NUMWORDS_A                         ; 19200                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 3                                              ;
;     -- NUMWORDS_B                         ; 19200                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                  ;
+-------------------------------+---------------------------------------------------------------+
; Name                          ; Value                                                         ;
+-------------------------------+---------------------------------------------------------------+
; Number of entity instances    ; 1                                                             ;
; Entity Instance               ; part2:u0|vga_adapter:a0|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                        ;
;     -- PLL_TYPE               ; FAST                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                             ;
+-------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:u0|food_gen:comb_3"                                                                                                                                                      ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; randomX       ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; randomX[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; randomY       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:u0|RateDivider:r0"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d[27..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; d[6..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; d[7]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver"                                                                                                             ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:u0|keyboard_tracker:KB0"                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; w     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; space ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enter ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; up    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; down  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "part2:u0|datapath:D0|counter16:p0" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                      ;
+--------+-------+----------+-----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "part2:u0|datapath:D0|counter6:c6" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                     ;
+--------+-------+----------+----------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "part2:u0|datapath:D0|delay_counter:d0" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:u0|datapath:D0"                                                                                                                        ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; foodx ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; foody ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "part2:u0|vga_adapter:a0" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; plot ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 141                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 11                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 4                           ;
;     ENA SCLR SLD      ; 11                          ;
;     ENA SLD           ; 2                           ;
;     SCLR              ; 21                          ;
;     SLD               ; 25                          ;
;     plain             ; 47                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 131                         ;
;     arith             ; 26                          ;
;         1 data inputs ; 26                          ;
;     normal            ; 85                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 15                          ;
;         5 data inputs ; 23                          ;
;         6 data inputs ; 11                          ;
;     shared            ; 20                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 42                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 2.90                        ;
; Average LUT depth     ; 1.39                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Mar 24 11:35:20 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 2snake -c 2snake
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file PS2_Mouse_Controller.v
    Info (12023): Found entity 1: mouse_tracker File: /h/u17/c7/00/choimat4/csc258/snake2/PS2_Mouse_Controller.v Line: 120
    Info (12023): Found entity 2: mouse_interface_test File: /h/u17/c7/00/choimat4/csc258/snake2/PS2_Mouse_Controller.v Line: 303
    Info (12023): Found entity 3: hex_decoder File: /h/u17/c7/00/choimat4/csc258/snake2/PS2_Mouse_Controller.v Line: 374
Info (12021): Found 3 design units, including 3 entities, in source file PS2_Keyboard_Controller.v
    Info (12023): Found entity 1: keyboard_tracker File: /h/u17/c7/00/choimat4/csc258/snake2/PS2_Keyboard_Controller.v Line: 117
    Info (12023): Found entity 2: keyboard_interface_test_mode0 File: /h/u17/c7/00/choimat4/csc258/snake2/PS2_Keyboard_Controller.v Line: 333
    Info (12023): Found entity 3: keyboard_interface_test_mode1 File: /h/u17/c7/00/choimat4/csc258/snake2/PS2_Keyboard_Controller.v Line: 367
Info (12021): Found 1 design units, including 1 entities, in source file PS2_Controller.v
    Info (12023): Found entity 1: PS2_Controller File: /h/u17/c7/00/choimat4/csc258/snake2/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Altera_UP_PS2_Data_In.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: /h/u17/c7/00/choimat4/csc258/snake2/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file Altera_UP_PS2_Command_Out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: /h/u17/c7/00/choimat4/csc258/snake2/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 10 design units, including 10 entities, in source file 2snake.v
    Info (12023): Found entity 1: snake_2 File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 5
    Info (12023): Found entity 2: part2 File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 36
    Info (12023): Found entity 3: control File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 158
    Info (12023): Found entity 4: datapath File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 305
    Info (12023): Found entity 5: delay_counter File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 478
    Info (12023): Found entity 6: counter6 File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 507
    Info (12023): Found entity 7: counter16 File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 538
    Info (12023): Found entity 8: keyboard_reader File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 565
    Info (12023): Found entity 9: RateDivider File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 592
    Info (12023): Found entity 10: food_gen File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 623
Warning (10236): Verilog HDL Implicit Net warning at 2snake.v(126): created implicit net for "reset" File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 126
Warning (10236): Verilog HDL Implicit Net warning at 2snake.v(142): created implicit net for "delay" File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 142
Critical Warning (10846): Verilog HDL Instantiation warning at 2snake.v(153): instance has no name File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 153
Info (12127): Elaborating entity "snake_2" for the top level hierarchy
Info (12128): Elaborating entity "part2" for hierarchy "part2:u0" File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 32
Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_adapter File: /h/u17/c7/00/choimat4/csc258/snake2/vga_adapter.v Line: 78
Info (12128): Elaborating entity "vga_adapter" for hierarchy "part2:u0|vga_adapter:a0" File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 80
Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_address_translator File: /h/u17/c7/00/choimat4/csc258/snake2/vga_address_translator.v Line: 4
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "part2:u0|vga_adapter:a0|vga_address_translator:user_input_translator" File: /h/u17/c7/00/choimat4/csc258/snake2/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:u0|vga_adapter:a0|altsyncram:VideoMemory" File: /h/u17/c7/00/choimat4/csc258/snake2/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "part2:u0|vga_adapter:a0|altsyncram:VideoMemory" File: /h/u17/c7/00/choimat4/csc258/snake2/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "part2:u0|vga_adapter:a0|altsyncram:VideoMemory" with the following parameter: File: /h/u17/c7/00/choimat4/csc258/snake2/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf
    Info (12023): Found entity 1: altsyncram_m6m1 File: /h/u17/c7/00/choimat4/csc258/snake2/db/altsyncram_m6m1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated" File: /s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: /h/u17/c7/00/choimat4/csc258/snake2/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2" File: /h/u17/c7/00/choimat4/csc258/snake2/db/altsyncram_m6m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: /h/u17/c7/00/choimat4/csc258/snake2/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b" File: /h/u17/c7/00/choimat4/csc258/snake2/db/altsyncram_m6m1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: /h/u17/c7/00/choimat4/csc258/snake2/db/mux_ifb.tdf Line: 23
Info (12128): Elaborating entity "mux_ifb" for hierarchy "part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3" File: /h/u17/c7/00/choimat4/csc258/snake2/db/altsyncram_m6m1.tdf Line: 50
Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_pll File: /h/u17/c7/00/choimat4/csc258/snake2/vga_pll.v Line: 36
Info (12128): Elaborating entity "vga_pll" for hierarchy "part2:u0|vga_adapter:a0|vga_pll:mypll" File: /h/u17/c7/00/choimat4/csc258/snake2/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "part2:u0|vga_adapter:a0|vga_pll:mypll|altpll:altpll_component" File: /h/u17/c7/00/choimat4/csc258/snake2/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "part2:u0|vga_adapter:a0|vga_pll:mypll|altpll:altpll_component" File: /h/u17/c7/00/choimat4/csc258/snake2/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "part2:u0|vga_adapter:a0|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: /h/u17/c7/00/choimat4/csc258/snake2/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: /h/u17/c7/00/choimat4/csc258/snake2/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "part2:u0|vga_adapter:a0|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: /s/appspace/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller File: /h/u17/c7/00/choimat4/csc258/snake2/vga_controller.v Line: 9
Info (12128): Elaborating entity "vga_controller" for hierarchy "part2:u0|vga_adapter:a0|vga_controller:controller" File: /h/u17/c7/00/choimat4/csc258/snake2/vga_adapter.v Line: 252
Info (12128): Elaborating entity "control" for hierarchy "part2:u0|control:C0" File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 97
Warning (10270): Verilog HDL Case Statement warning at 2snake.v(262): incomplete case statement has no default case item File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 262
Info (10264): Verilog HDL Case Statement information at 2snake.v(262): all case item expressions in this case statement are onehot File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 262
Info (12128): Elaborating entity "datapath" for hierarchy "part2:u0|datapath:D0" File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 113
Info (12128): Elaborating entity "delay_counter" for hierarchy "part2:u0|datapath:D0|delay_counter:d0" File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 332
Warning (10230): Verilog HDL assignment warning at 2snake.v(501): truncated value with size 32 to match size of target (4) File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 501
Info (12128): Elaborating entity "counter6" for hierarchy "part2:u0|datapath:D0|counter6:c6" File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 340
Warning (10230): Verilog HDL assignment warning at 2snake.v(528): truncated value with size 32 to match size of target (3) File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 528
Warning (10230): Verilog HDL assignment warning at 2snake.v(533): truncated value with size 32 to match size of target (1) File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 533
Info (12128): Elaborating entity "counter16" for hierarchy "part2:u0|datapath:D0|counter16:p0" File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 357
Warning (10230): Verilog HDL assignment warning at 2snake.v(558): truncated value with size 32 to match size of target (4) File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 558
Info (12128): Elaborating entity "keyboard_reader" for hierarchy "part2:u0|keyboard_reader:k0" File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 122
Warning (10240): Verilog HDL Always Construct warning at 2snake.v(571): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 571
Info (10041): Inferred latch for "out[0]" at 2snake.v(571) File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 571
Info (10041): Inferred latch for "out[1]" at 2snake.v(571) File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 571
Info (12128): Elaborating entity "keyboard_tracker" for hierarchy "part2:u0|keyboard_tracker:KB0" File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 139
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver" File: /h/u17/c7/00/choimat4/csc258/snake2/PS2_Keyboard_Controller.v Line: 197
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In" File: /h/u17/c7/00/choimat4/csc258/snake2/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "part2:u0|keyboard_tracker:KB0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: /h/u17/c7/00/choimat4/csc258/snake2/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "RateDivider" for hierarchy "part2:u0|RateDivider:r0" File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 146
Warning (10230): Verilog HDL assignment warning at 2snake.v(613): truncated value with size 32 to match size of target (28) File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 613
Warning (10230): Verilog HDL assignment warning at 2snake.v(618): truncated value with size 32 to match size of target (1) File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 618
Info (12128): Elaborating entity "food_gen" for hierarchy "part2:u0|food_gen:comb_3" File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 153
Warning (10230): Verilog HDL assignment warning at 2snake.v(638): truncated value with size 32 to match size of target (7) File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 638
Warning (10230): Verilog HDL assignment warning at 2snake.v(655): truncated value with size 32 to match size of target (7) File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 655
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "part2:u0|reset" is missing source, defaulting to GND File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 126
Warning (14025): LATCH primitive "part2:u0|keyboard_reader:k0|out[1]" is permanently disabled File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 571
Warning (14025): LATCH primitive "part2:u0|keyboard_reader:k0|out[0]" is permanently disabled File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 571
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (17049): 119 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /h/u17/c7/00/choimat4/csc258/snake2/output_files/2snake.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance part2:u0|vga_adapter:a0|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /h/u17/c7/00/choimat4/csc258/snake2/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 6
    Warning (15610): No output dependent on input pin "KEY[3]" File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 6
    Warning (15610): No output dependent on input pin "KEY[1]" File: /h/u17/c7/00/choimat4/csc258/snake2/2snake.v Line: 6
Info (21057): Implemented 241 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 189 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 1104 megabytes
    Info: Processing ended: Sun Mar 24 11:35:42 2019
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /h/u17/c7/00/choimat4/csc258/snake2/output_files/2snake.map.smsg.


