echo \`define INPUT_FILE \"/mnt/castor/seas_home/s/shantz/cis5710/CIS5710_Shantykins/lab4-pipeline/test_data/test_alu.ctrace\" > .set_testcase.v
echo \`define OUTPUT_FILE \"/mnt/castor/seas_home/s/shantz/cis5710/CIS5710_Shantykins/lab4-pipeline/test_data/test_alu.output\" >> .set_testcase.v
echo \`define ORIG_INPUT_FILE \"/mnt/castor/seas_home/s/shantz/cis5710/CIS5710_Shantykins/lab4-pipeline/test_data/test_alu.trace\" >> .set_testcase.v
echo \`define MEMORY_IMAGE_FILE \"/mnt/castor/seas_home/s/shantz/cis5710/CIS5710_Shantykins/lab4-pipeline/test_data/test_alu.hex\" >> .set_testcase.v
echo \`define TEST_CASE \"test_alu\" >> .set_testcase.v
echo \`define VCD_FILE \"test_alu.vcd\" >> .set_testcase.v
/home1/c/cis5710/tools/bin/iverilog
iverilog -Wall -Iinclude -s test_processor -o a.out .set_testcase.v lc4_alu.v lc4_cla.v lc4_decoder.v lc4_divider.v lc4_regfile.v lc4_pipeline.v include/register.v include/lc4_memory.v include/clock_util.v include/delay_eight_cycles.v include/bram.v testbench_lc4_processor.v
./a.out
INFO: include/bram.v:45: /mnt/castor/seas_home/s/shantz/cis5710/CIS5710_Shantykins/lab4-pipeline/test_data/test_alu.hex
      Time: 0 Scope: test_processor.memory.memory
Cycle number:           0
Simulation finished:       83405 test cases           0 errors [/mnt/castor/seas_home/s/shantz/cis5710/CIS5710_Shantykins/lab4-pipeline/test_data/test_alu.ctrace]
<scorePossible>     83405</scorePossible>
<scoreActual>     83405</scoreActual>
  Instructions:                7582
  Total Cycles:                7585
  CPI x 1000:        1000
  IPC x 1000:         999
