INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Public/Documents/PVSDRA/pvsdra_lab_1/pvsdra_lab_1.srcs/sim_1/new/tb_mac.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mac
