<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright (c) 2001-2013 Xilinx Inc, All rights reserved -->

<Project Version="7" Minor="1" Path="d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="082fb41d506347028ec2a158b28bc827"/>
    <Option Name="Part" Val="xc7k325tffg900-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val="xilinx.com:kc705:part0:1.0"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_data_gen_chk.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/rtl/traffic_gen/mig_7series_v2_1_data_gen_chk.v"/>
          <Attr Name="ImportTime" Val="1432511489"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v"/>
          <Attr Name="ImportTime" Val="1432511551"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/rtl/traffic_gen/mig_7series_v2_1_tg.v"/>
          <Attr Name="ImportTime" Val="1432511552"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v"/>
          <Attr Name="ImportTime" Val="1432511489"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_tg.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/rtl/traffic_gen/mig_7series_v2_1_axi4_tg.v"/>
          <Attr Name="ImportTime" Val="1432511424"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/rtl/mig_7series_v2_1_chk_win.v"/>
          <Attr Name="ImportTime" Val="1464899269"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/example_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/rtl/example_top.v"/>
          <Attr Name="ImportTime" Val="1464899270"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_1/mig_b.prj">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="example_top"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/par/example_top.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/par/example_top.xdc"/>
          <Attr Name="ImportTime" Val="1464899269"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="ProcessingOrder" Val="EARLY"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <File Path="$PSRCDIR/sim_1/imports/sim/wiredly.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/sim/wiredly.v"/>
          <Attr Name="ImportTime" Val="1464899270"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/ddr3_model_parameters.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/sim/ddr3_model_parameters.vh"/>
          <Attr Name="ImportTime" Val="1464899270"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/ddr3_model.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/sim/ddr3_model.v"/>
          <Attr Name="ImportTime" Val="1464899270"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/sim_tb_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/sim/sim_tb_top.v"/>
          <Attr Name="ImportTime" Val="1464899270"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="sim_tb_top"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="vio_twm_ddrx" Type="BlockSrcs" RelSrcDir="$PSRCDIR/vio_twm_ddrx">
      <File Path="$PSRCDIR/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="vio_twm_ddrx"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="mig_7series_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mig_7series_1">
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_1/mig_7series_1.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="mig_7series_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_ddrx_axi" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_ddrx_axi">
      <File Path="$PSRCDIR/sources_1/ip/ila_ddrx_axi/ila_ddrx_axi.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_ddrx_axi"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="vio_twm_ddrx_synth_1" Type="Ft3:Synth" SrcSet="vio_twm_ddrx" Part="xc7k325tffg900-2" ConstrsSet="vio_twm_ddrx" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/vio_twm_ddrx_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mig_7series_1_synth_1" Type="Ft3:Synth" SrcSet="mig_7series_1" Part="xc7k325tffg900-2" ConstrsSet="mig_7series_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mig_7series_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ila_ddrx_axi_synth_1" Type="Ft3:Synth" SrcSet="ila_ddrx_axi" Part="xc7k325tffg900-2" ConstrsSet="ila_ddrx_axi" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_ddrx_axi_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="vio_twm_ddrx_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="vio_twm_ddrx" Description="Vivado Implementation Defaults" SynthRun="vio_twm_ddrx_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="mig_7series_1_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="mig_7series_1" Description="Vivado Implementation Defaults" SynthRun="mig_7series_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_ddrx_axi_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="ila_ddrx_axi" Description="Vivado Implementation Defaults" SynthRun="ila_ddrx_axi_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
