# TODOs

[ ] Implement UVM testbenches for each fpXX and each operation

[ ] Implement fp16, fp32, fp64: sin, cos, log, exp
[ ] Implement parameterized intXX verilog modules for add, mul, div, mul_add, mul_sub, barrel_shift
