vendor_name = ModelSim
source_file = 1, C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Comportamental/Projeto07/maquinaDeEstadosMealyDescricaoComportamental.v
source_file = 1, C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Comportamental/Projeto07/db/maquinaDeEstadosMealyDescricaoComportamental.cbx.xml
design_name = maquinaDeEstadosMealyDescricaoComportamental
instance = comp, \out~output , out~output, maquinaDeEstadosMealyDescricaoComportamental, 1
instance = comp, \in~input , in~input, maquinaDeEstadosMealyDescricaoComportamental, 1
instance = comp, \clock~input , clock~input, maquinaDeEstadosMealyDescricaoComportamental, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, maquinaDeEstadosMealyDescricaoComportamental, 1
instance = comp, \currentState[0] , currentState[0], maquinaDeEstadosMealyDescricaoComportamental, 1
instance = comp, \WideOr0~0 , WideOr0~0, maquinaDeEstadosMealyDescricaoComportamental, 1
instance = comp, \currentState[1] , currentState[1], maquinaDeEstadosMealyDescricaoComportamental, 1
instance = comp, \Equal0~0 , Equal0~0, maquinaDeEstadosMealyDescricaoComportamental, 1
instance = comp, \reset~input , reset~input, maquinaDeEstadosMealyDescricaoComportamental, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
