# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../uart.srcs/sources_1/imports/UART_controller_files/UART.vhd" \
"../../../../uart.srcs/sources_1/imports/UART_controller_files/UART_controller.vhd" \
"../../../../uart.srcs/sources_1/imports/UART_controller_files/UART_rx.vhd" \
"../../../../uart.srcs/sources_1/imports/UART_controller_files/UART_tx.vhd" \
"../../../../uart.srcs/sim_1/new/UART_controller_tb.vhd" \

# Do not sort compile order
nosort
