#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Oct 31 14:41:52 2025
# Process ID         : 77029
# Current directory  : /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_rms_sum_0_0_synth_1
# Command line       : vivado -log LayerNorm_cal_rms_sum_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LayerNorm_cal_rms_sum_0_0.tcl
# Log file           : /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_rms_sum_0_0_synth_1/LayerNorm_cal_rms_sum_0_0.vds
# Journal file       : /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_rms_sum_0_0_synth_1/vivado.jou
# Running On         : Hua
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency      : 3799.961 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16476 MB
# Swap memory        : 0 MB
# Total Virtual      : 16476 MB
# Available Virtual  : 10095 MB
#-----------------------------------------------------------
source LayerNorm_cal_rms_sum_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alhua/vivado/Vivado/2024.2/data/ip'.
Command: synth_design -top LayerNorm_cal_rms_sum_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 77315
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2445.914 ; gain = 125.688 ; free physical = 1012 ; free virtual = 4851
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LayerNorm_cal_rms_sum_0_0' [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_cal_rms_sum_0_0/synth/LayerNorm_cal_rms_sum_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cal_rms_sum' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/cal_rms_sum.v:23]
INFO: [Synth 8-6157] synthesizing module 'parallel_squarev2' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/parallel_squarev2.v:23]
INFO: [Synth 8-6157] synthesizing module 'bf_mul' [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_rms_sum_0_0_synth_1/.Xil/Vivado-77029-Hua/realtime/bf_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bf_mul' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_rms_sum_0_0_synth_1/.Xil/Vivado-77029-Hua/realtime/bf_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'parallel_squarev2' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/parallel_squarev2.v:23]
INFO: [Synth 8-6157] synthesizing module 'squaresum_acc' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/squaresum_acc.v:23]
INFO: [Synth 8-6157] synthesizing module 'add8' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/add8.v:1]
INFO: [Synth 8-6157] synthesizing module 'floating_point_1' [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_rms_sum_0_0_synth_1/.Xil/Vivado-77029-Hua/realtime/floating_point_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_1' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_rms_sum_0_0_synth_1/.Xil/Vivado-77029-Hua/realtime/floating_point_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add8' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/add8.v:1]
INFO: [Synth 8-6157] synthesizing module 'gen_tlast' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/gen_tlast.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gen_tlast' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/gen_tlast.v:23]
INFO: [Synth 8-6157] synthesizing module 'floating_point_2' [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_rms_sum_0_0_synth_1/.Xil/Vivado-77029-Hua/realtime/floating_point_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_2' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_rms_sum_0_0_synth_1/.Xil/Vivado-77029-Hua/realtime/floating_point_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'squaresum_acc' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/squaresum_acc.v:23]
INFO: [Synth 8-6157] synthesizing module 'sum_keep' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/sum_keep.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sum_keep' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/sum_keep.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cal_rms_sum' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/cal_rms_sum.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LayerNorm_cal_rms_sum_0_0' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_cal_rms_sum_0_0/synth/LayerNorm_cal_rms_sum_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2517.883 ; gain = 197.656 ; free physical = 778 ; free virtual = 4618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2517.883 ; gain = 197.656 ; free physical = 779 ; free virtual = 4619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2517.883 ; gain = 197.656 ; free physical = 779 ; free virtual = 4619
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.883 ; gain = 0.000 ; free physical = 784 ; free virtual = 4624
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_ps/square[0].square'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_ps/square[0].square'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_ps/square[1].square'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_ps/square[1].square'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_ps/square[2].square'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_ps/square[2].square'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_ps/square[3].square'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_ps/square[3].square'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_ps/square[4].square'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_ps/square[4].square'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_ps/square[5].square'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_ps/square[5].square'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_ps/square[6].square'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_ps/square[6].square'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_ps/square[7].square'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_ps/square[7].square'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/variance'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/variance'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_2/floating_point_2/floating_point_2_in_context.xdc] for cell 'inst/u_accumulatorv2/acc_u1'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_2/floating_point_2/floating_point_2_in_context.xdc] for cell 'inst/u_accumulatorv2/acc_u1'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/u_accumulatorv2/add8_u1/STAGE1[0].add_s1'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/u_accumulatorv2/add8_u1/STAGE1[0].add_s1'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/u_accumulatorv2/add8_u1/STAGE1[1].add_s1'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/u_accumulatorv2/add8_u1/STAGE1[1].add_s1'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/u_accumulatorv2/add8_u1/STAGE1[2].add_s1'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/u_accumulatorv2/add8_u1/STAGE1[2].add_s1'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/u_accumulatorv2/add8_u1/STAGE1[3].add_s1'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/u_accumulatorv2/add8_u1/STAGE1[3].add_s1'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/u_accumulatorv2/add8_u1/STAGE2[0].add_s2'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/u_accumulatorv2/add8_u1/STAGE2[0].add_s2'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/u_accumulatorv2/add8_u1/STAGE2[1].add_s2'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/u_accumulatorv2/add8_u1/STAGE2[1].add_s2'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/u_accumulatorv2/add8_u1/add_s3'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/u_accumulatorv2/add8_u1/add_s3'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_cal_rms_sum_0_0/LayerNorm_cal_rms_sum_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_cal_rms_sum_0_0/LayerNorm_cal_rms_sum_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_rms_sum_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_rms_sum_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.348 ; gain = 0.000 ; free physical = 863 ; free virtual = 4705
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2627.348 ; gain = 0.000 ; free physical = 864 ; free virtual = 4705
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2627.348 ; gain = 307.121 ; free physical = 779 ; free virtual = 4620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2635.352 ; gain = 315.125 ; free physical = 779 ; free virtual = 4620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_rms_sum_0_0_synth_1/dont_touch.xdc, line 12).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ps/\square[0].square . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ps/\square[1].square . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ps/\square[2].square . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ps/\square[3].square . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ps/\square[4].square . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ps/\square[5].square . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ps/\square[6].square . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ps/\square[7].square . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/variance. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_accumulatorv2/acc_u1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_accumulatorv2/add8_u1/\STAGE1[0].add_s1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_accumulatorv2/add8_u1/\STAGE1[1].add_s1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_accumulatorv2/add8_u1/\STAGE1[2].add_s1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_accumulatorv2/add8_u1/\STAGE1[3].add_s1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_accumulatorv2/add8_u1/\STAGE2[0].add_s2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_accumulatorv2/add8_u1/\STAGE2[1].add_s2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_accumulatorv2/add8_u1/add_s3. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2635.352 ; gain = 315.125 ; free physical = 788 ; free virtual = 4629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2635.352 ; gain = 315.125 ; free physical = 778 ; free virtual = 4621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2635.352 ; gain = 315.125 ; free physical = 708 ; free virtual = 4551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3242.816 ; gain = 922.590 ; free physical = 162 ; free virtual = 3312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3271.863 ; gain = 951.637 ; free physical = 222 ; free virtual = 3287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3271.863 ; gain = 951.637 ; free physical = 208 ; free virtual = 3270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3414.676 ; gain = 1094.449 ; free physical = 244 ; free virtual = 2890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3414.676 ; gain = 1094.449 ; free physical = 244 ; free virtual = 2890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3414.676 ; gain = 1094.449 ; free physical = 236 ; free virtual = 2883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3414.676 ; gain = 1094.449 ; free physical = 236 ; free virtual = 2883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3414.676 ; gain = 1094.449 ; free physical = 236 ; free virtual = 2883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3414.676 ; gain = 1094.449 ; free physical = 236 ; free virtual = 2883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |bf_mul           |         9|
|2     |floating_point_2 |         1|
|3     |floating_point_1 |         7|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |bf_mul           |     9|
|10    |floating_point   |     1|
|11    |floating_point_1 |     6|
|17    |floating_point   |     1|
|18    |LUT1             |     2|
|19    |LUT2             |     3|
|20    |LUT3             |     8|
|21    |LUT4             |     4|
|22    |LUT5             |     4|
|23    |LUT6             |     3|
|24    |FDCE             |   130|
|25    |FDPE             |     6|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3414.676 ; gain = 1094.449 ; free physical = 236 ; free virtual = 2884
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3414.676 ; gain = 984.984 ; free physical = 345 ; free virtual = 2924
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3414.676 ; gain = 1094.449 ; free physical = 345 ; free virtual = 2924
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3414.676 ; gain = 0.000 ; free physical = 324 ; free virtual = 2924
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3414.676 ; gain = 0.000 ; free physical = 627 ; free virtual = 3249
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fa8e6955
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 3414.676 ; gain = 1939.676 ; free physical = 627 ; free virtual = 3249
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2585.369; main = 2383.987; forked = 214.637
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4306.656; main = 3396.875; forked = 924.789
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3420.883 ; gain = 0.000 ; free physical = 627 ; free virtual = 3250
INFO: [Common 17-1381] The checkpoint '/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_rms_sum_0_0_synth_1/LayerNorm_cal_rms_sum_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file LayerNorm_cal_rms_sum_0_0_utilization_synth.rpt -pb LayerNorm_cal_rms_sum_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 31 14:42:23 2025...
