

================================================================
== Vitis HLS Report for 'B_IO_L2_in_0_x0'
================================================================
* Date:           Sun Sep 18 03:37:07 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+----------+-----------+--------+-----------+---------+
    |   Latency (cycles)  |  Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max    |    min   |    max    |   min  |    max    |   Type  |
    +---------+-----------+----------+-----------+--------+-----------+---------+
    |   182464|  255520960|  0.608 ms|  0.852 sec|  182464|  255520960|     none|
    +---------+-----------+----------+-----------+--------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+---------+-----------+-----------------+-----------+-----------+-------+----------+
        |                                        |   Latency (cycles)  |    Iteration    |  Initiation Interval  |  Trip |          |
        |                Loop Name               |   min   |    max    |     Latency     |  achieved |   target  | Count | Pipelined|
        +----------------------------------------+---------+-----------+-----------------+-----------+-----------+-------+----------+
        |- B_IO_L2_in_0_x0_loop_1                |    33848|  255372344|  8462 ~ 63843086|          -|          -|      4|        no|
        | + B_IO_L2_in_0_x0_loop_2               |     8460|   63843084|  1410 ~ 10640514|          -|          -|      6|        no|
        |  ++ B_IO_L2_in_0_x0_loop_3             |     1408|   10640512|       11 ~ 83129|          -|          -|    128|        no|
        |   +++ B_IO_L2_in_0_x0_loop_4           |        8|         48|            4 ~ 6|          -|          -|  2 ~ 8|        no|
        |    ++++ B_IO_L2_in_0_x0_loop_5         |        2|          2|                1|          -|          -|      2|        no|
        |    ++++ B_IO_L2_in_0_x0_loop_6         |        4|          4|                2|          -|          -|      2|        no|
        |   +++ B_IO_L2_in_0_x0_loop_7           |    83078|      83078|            41539|          -|          -|      2|        no|
        |    ++++ B_IO_L2_in_0_x0_loop_8         |    41536|      41536|             1298|          -|          -|     32|        no|
        |     +++++ B_IO_L2_in_0_x0_loop_9       |     1296|       1296|              162|          -|          -|      8|        no|
        |      ++++++ B_IO_L2_in_0_x0_loop_10    |      160|        160|               10|          -|          -|     16|        no|
        |       +++++++ B_IO_L2_in_0_x0_loop_11  |        8|          8|                1|          -|          -|      8|        no|
        |   +++ B_IO_L2_in_0_x0_loop_12          |        8|         48|            4 ~ 6|          -|          -|  2 ~ 8|        no|
        |    ++++ B_IO_L2_in_0_x0_loop_13        |        2|          2|                1|          -|          -|      2|        no|
        |    ++++ B_IO_L2_in_0_x0_loop_14        |        4|          4|                2|          -|          -|      2|        no|
        |   +++ B_IO_L2_in_0_x0_loop_15          |    83078|      83078|            41539|          -|          -|      2|        no|
        |    ++++ B_IO_L2_in_0_x0_loop_16        |    41536|      41536|             1298|          -|          -|     32|        no|
        |     +++++ B_IO_L2_in_0_x0_loop_17      |     1296|       1296|              162|          -|          -|      8|        no|
        |      ++++++ B_IO_L2_in_0_x0_loop_18    |      160|        160|               10|          -|          -|     16|        no|
        |       +++++++ B_IO_L2_in_0_x0_loop_19  |        8|          8|                1|          -|          -|      8|        no|
        |- B_IO_L2_in_0_x0_loop_20               |   148614|     148614|            74307|          -|          -|      2|        no|
        | + B_IO_L2_in_0_x0_loop_21              |    74304|      74304|             2322|          -|          -|     32|        no|
        |  ++ B_IO_L2_in_0_x0_loop_22            |     2320|       2320|              290|          -|          -|      8|        no|
        |   +++ B_IO_L2_in_0_x0_loop_23          |      288|        288|               18|          -|          -|     16|        no|
        |    ++++ B_IO_L2_in_0_x0_loop_24        |       16|         16|                2|          -|          -|      8|        no|
        +----------------------------------------+---------+-----------+-----------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 22 
3 --> 4 2 
4 --> 5 14 3 
5 --> 6 8 
6 --> 7 6 5 
7 --> 6 
8 --> 9 17 4 
9 --> 10 
10 --> 11 8 
11 --> 12 10 
12 --> 13 11 
13 --> 13 12 
14 --> 15 8 
15 --> 16 15 14 
16 --> 15 
17 --> 18 
18 --> 19 8 
19 --> 20 18 
20 --> 21 19 
21 --> 21 20 
22 --> 23 
23 --> 24 
24 --> 25 22 
25 --> 26 24 
26 --> 27 25 
27 --> 28 26 
28 --> 27 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_split_V_7 = alloca i32 1"   --->   Operation 29 'alloca' 'data_split_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_split_V_7_377 = alloca i32 1"   --->   Operation 30 'alloca' 'data_split_V_7_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_split_V_7_378 = alloca i32 1"   --->   Operation 31 'alloca' 'data_split_V_7_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_split_V_7_379 = alloca i32 1"   --->   Operation 32 'alloca' 'data_split_V_7_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_split_V_7_380 = alloca i32 1"   --->   Operation 33 'alloca' 'data_split_V_7_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_split_V_7_381 = alloca i32 1"   --->   Operation 34 'alloca' 'data_split_V_7_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_split_V_7_382 = alloca i32 1"   --->   Operation 35 'alloca' 'data_split_V_7_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_split_V_7_383 = alloca i32 1"   --->   Operation 36 'alloca' 'data_split_V_7_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_split_V_7_384 = alloca i32 1"   --->   Operation 37 'alloca' 'data_split_V_7_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_split_V_7_385 = alloca i32 1"   --->   Operation 38 'alloca' 'data_split_V_7_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_split_V_7_386 = alloca i32 1"   --->   Operation 39 'alloca' 'data_split_V_7_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_split_V_7_387 = alloca i32 1"   --->   Operation 40 'alloca' 'data_split_V_7_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_split_V_7_388 = alloca i32 1"   --->   Operation 41 'alloca' 'data_split_V_7_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_split_V_7_389 = alloca i32 1"   --->   Operation 42 'alloca' 'data_split_V_7_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_split_V_7_390 = alloca i32 1"   --->   Operation 43 'alloca' 'data_split_V_7_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_split_V_7_391 = alloca i32 1"   --->   Operation 44 'alloca' 'data_split_V_7_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_0_x061, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_1_x010, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_0_x09, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_0_x061, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_1_x010, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_0_x09, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%local_B_ping_V_0 = alloca i64 1" [./dut.cpp:1091]   --->   Operation 51 'alloca' 'local_B_ping_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_B_pong_V_0 = alloca i64 1" [./dut.cpp:1092]   --->   Operation 52 'alloca' 'local_B_pong_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%br_ln1102 = br void" [./dut.cpp:1102]   --->   Operation 53 'br' 'br_ln1102' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%c0_V = phi i3 0, void, i3 %add_ln691, void"   --->   Operation 54 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void"   --->   Operation 55 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 56 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 57 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln1102 = br i1 %icmp_ln890, void %.split64, void %.preheader78.preheader" [./dut.cpp:1102]   --->   Operation 59 'br' 'br_ln1102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln1102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_765" [./dut.cpp:1102]   --->   Operation 60 'specloopname' 'specloopname_ln1102' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln1103 = br void" [./dut.cpp:1103]   --->   Operation 61 'br' 'br_ln1103' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%data_split_V_7_392 = alloca i32 1"   --->   Operation 62 'alloca' 'data_split_V_7_392' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%data_split_V_7_393 = alloca i32 1"   --->   Operation 63 'alloca' 'data_split_V_7_393' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%data_split_V_7_394 = alloca i32 1"   --->   Operation 64 'alloca' 'data_split_V_7_394' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%data_split_V_7_395 = alloca i32 1"   --->   Operation 65 'alloca' 'data_split_V_7_395' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%data_split_V_7_396 = alloca i32 1"   --->   Operation 66 'alloca' 'data_split_V_7_396' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%data_split_V_7_397 = alloca i32 1"   --->   Operation 67 'alloca' 'data_split_V_7_397' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%data_split_V_7_398 = alloca i32 1"   --->   Operation 68 'alloca' 'data_split_V_7_398' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%data_split_V_7_024 = alloca i32 1"   --->   Operation 69 'alloca' 'data_split_V_7_024' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader78"   --->   Operation 70 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split64, i3 %add_ln691_1971, void"   --->   Operation 71 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%intra_trans_en_47 = phi i1 %intra_trans_en, void %.split64, i1 1, void"   --->   Operation 72 'phi' 'intra_trans_en_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.57ns)   --->   "%add_ln691_1971 = add i3 %c1_V, i3 1"   --->   Operation 73 'add' 'add_ln691_1971' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.49ns)   --->   "%icmp_ln890_1836 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 74 'icmp' 'icmp_ln890_1836' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln1103 = br i1 %icmp_ln890_1836, void %.split62, void" [./dut.cpp:1103]   --->   Operation 76 'br' 'br_ln1103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln1103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_788" [./dut.cpp:1103]   --->   Operation 77 'specloopname' 'specloopname_ln1103' <Predicate = (!icmp_ln890_1836)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 78 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890_1836)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.70ns)   --->   "%add_i_i611_cast = sub i6 41, i6 %p_shl"   --->   Operation 79 'sub' 'add_i_i611_cast' <Predicate = (!icmp_ln890_1836)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln1104 = br void" [./dut.cpp:1104]   --->   Operation 80 'br' 'br_ln1104' <Predicate = (!icmp_ln890_1836)> <Delay = 0.38>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (icmp_ln890_1836)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%intra_trans_en_48 = phi i1 %intra_trans_en_47, void %.split62, i1 1, void %.loopexit997"   --->   Operation 82 'phi' 'intra_trans_en_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%arb_32 = phi i1 0, void %.split62, i1 %arb, void %.loopexit997"   --->   Operation 83 'phi' 'arb_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%c2_V = phi i8 0, void %.split62, i8 %c2_V_195, void %.loopexit997"   --->   Operation 84 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.70ns)   --->   "%c2_V_195 = add i8 %c2_V, i8 1"   --->   Operation 85 'add' 'c2_V_195' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.58ns)   --->   "%icmp_ln1104 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:1104]   --->   Operation 86 'icmp' 'icmp_ln1104' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln1104 = br i1 %icmp_ln1104, void %.split59, void" [./dut.cpp:1104]   --->   Operation 88 'br' 'br_ln1104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln1104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_773" [./dut.cpp:1104]   --->   Operation 89 'specloopname' 'specloopname_ln1104' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln1108 = br i1 %arb_32, void %.preheader10.preheader, void %.preheader4.preheader" [./dut.cpp:1108]   --->   Operation 90 'br' 'br_ln1108' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.38ns)   --->   "%br_ln1110 = br void %.preheader10" [./dut.cpp:1110]   --->   Operation 91 'br' 'br_ln1110' <Predicate = (!icmp_ln1104 & !arb_32)> <Delay = 0.38>
ST_4 : Operation 92 [1/1] (0.38ns)   --->   "%br_ln1178 = br void %.preheader4" [./dut.cpp:1178]   --->   Operation 92 'br' 'br_ln1178' <Predicate = (!icmp_ln1104 & arb_32)> <Delay = 0.38>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 93 'br' 'br_ln0' <Predicate = (icmp_ln1104)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.77>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%c3_102 = phi i4 %c3_104, void %.loopexit993, i4 0, void %.preheader10.preheader"   --->   Operation 94 'phi' 'c3_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.65ns)   --->   "%icmp_ln1110 = icmp_eq  i4 %c3_102, i4 8" [./dut.cpp:1110]   --->   Operation 95 'icmp' 'icmp_ln1110' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.70ns)   --->   "%c3_104 = add i4 %c3_102, i4 1" [./dut.cpp:1110]   --->   Operation 96 'add' 'c3_104' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln1110 = br i1 %icmp_ln1110, void %.split47, void %.loopexit" [./dut.cpp:1110]   --->   Operation 97 'br' 'br_ln1110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 8, i64 5"   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!icmp_ln1110)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1837"   --->   Operation 99 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln1110)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln886_28 = zext i4 %c3_102"   --->   Operation 100 'zext' 'zext_ln886_28' <Predicate = (!icmp_ln1110)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.61ns)   --->   "%icmp_ln886_28 = icmp_ugt  i6 %zext_ln886_28, i6 %add_i_i611_cast"   --->   Operation 101 'icmp' 'icmp_ln886_28' <Predicate = (!icmp_ln1110)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln1112 = br i1 %icmp_ln886_28, void, void %.loopexit" [./dut.cpp:1112]   --->   Operation 102 'br' 'br_ln1112' <Predicate = (!icmp_ln1110)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.65ns)   --->   "%icmp_ln1115 = icmp_eq  i4 %c3_102, i4 0" [./dut.cpp:1115]   --->   Operation 103 'icmp' 'icmp_ln1115' <Predicate = (!icmp_ln1110 & !icmp_ln886_28)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln1115 = br i1 %icmp_ln1115, void %.preheader7.preheader, void %.preheader8.preheader" [./dut.cpp:1115]   --->   Operation 104 'br' 'br_ln1115' <Predicate = (!icmp_ln1110 & !icmp_ln886_28)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader7"   --->   Operation 105 'br' 'br_ln890' <Predicate = (!icmp_ln1110 & !icmp_ln886_28 & !icmp_ln1115)> <Delay = 0.38>
ST_5 : Operation 106 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader8"   --->   Operation 106 'br' 'br_ln890' <Predicate = (!icmp_ln1110 & !icmp_ln886_28 & icmp_ln1115)> <Delay = 0.38>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln1146 = br i1 %intra_trans_en_48, void %.loopexit997, void %.preheader5.preheader" [./dut.cpp:1146]   --->   Operation 107 'br' 'br_ln1146' <Predicate = (icmp_ln886_28) | (icmp_ln1110)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 108 'br' 'br_ln890' <Predicate = (icmp_ln886_28 & intra_trans_en_48) | (icmp_ln1110 & intra_trans_en_48)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 1.96>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%c4_V_102 = phi i2 %add_ln691_1978, void %.split43, i2 0, void %.preheader7.preheader"   --->   Operation 109 'phi' 'c4_V_102' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.43ns)   --->   "%add_ln691_1978 = add i2 %c4_V_102, i2 1"   --->   Operation 110 'add' 'add_ln691_1978' <Predicate = (!icmp_ln1115)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.34ns)   --->   "%icmp_ln890_1845 = icmp_eq  i2 %c4_V_102, i2 2"   --->   Operation 111 'icmp' 'icmp_ln890_1845' <Predicate = (!icmp_ln1115)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 112 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln1128 = br i1 %icmp_ln890_1845, void %.split43, void %.loopexit993.loopexit" [./dut.cpp:1128]   --->   Operation 113 'br' 'br_ln1128' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit993"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!icmp_ln1115 & icmp_ln890_1845)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%c4_V_101 = phi i2 %add_ln691_1977, void %.split45, i2 0, void %.preheader8.preheader"   --->   Operation 115 'phi' 'c4_V_101' <Predicate = (icmp_ln1115)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.43ns)   --->   "%add_ln691_1977 = add i2 %c4_V_101, i2 1"   --->   Operation 116 'add' 'add_ln691_1977' <Predicate = (icmp_ln1115)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln890_128 = zext i2 %c4_V_101"   --->   Operation 117 'zext' 'zext_ln890_128' <Predicate = (icmp_ln1115)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.34ns)   --->   "%icmp_ln890_1844 = icmp_eq  i2 %c4_V_101, i2 2"   --->   Operation 118 'icmp' 'icmp_ln890_1844' <Predicate = (icmp_ln1115)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 119 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln1115)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln1116 = br i1 %icmp_ln890_1844, void %.split45, void %.loopexit993.loopexit45" [./dut.cpp:1116]   --->   Operation 120 'br' 'br_ln1116' <Predicate = (icmp_ln1115)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln1116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1838" [./dut.cpp:1116]   --->   Operation 121 'specloopname' 'specloopname_ln1116' <Predicate = (icmp_ln1115 & !icmp_ln890_1844)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_0_x09" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 122 'read' 'tmp' <Predicate = (icmp_ln1115 & !icmp_ln890_1844)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%local_B_pong_V_0_addr_16 = getelementptr i256 %local_B_pong_V_0, i64 0, i64 %zext_ln890_128" [./dut.cpp:1124]   --->   Operation 123 'getelementptr' 'local_B_pong_V_0_addr_16' <Predicate = (icmp_ln1115 & !icmp_ln890_1844)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.74ns)   --->   "%store_ln1124 = store i256 %tmp, i1 %local_B_pong_V_0_addr_16" [./dut.cpp:1124]   --->   Operation 124 'store' 'store_ln1124' <Predicate = (icmp_ln1115 & !icmp_ln890_1844)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 125 'br' 'br_ln0' <Predicate = (icmp_ln1115 & !icmp_ln890_1844)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit993"   --->   Operation 126 'br' 'br_ln0' <Predicate = (icmp_ln1115 & icmp_ln890_1844)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader10"   --->   Operation 127 'br' 'br_ln0' <Predicate = (icmp_ln1115 & icmp_ln890_1844) | (!icmp_ln1115 & icmp_ln890_1845)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln1128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1839" [./dut.cpp:1128]   --->   Operation 128 'specloopname' 'specloopname_ln1128' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (1.21ns)   --->   "%tmp_597 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_0_x09" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'read' 'tmp_597' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_7 : Operation 130 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_1_x010, i256 %tmp_597" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 130 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 131 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.74>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%c5_V_186 = phi i2 %add_ln691_1982, void, i2 0, void %.preheader5.preheader"   --->   Operation 132 'phi' 'c5_V_186' <Predicate = (!arb_32 & intra_trans_en_48)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.43ns)   --->   "%add_ln691_1982 = add i2 %c5_V_186, i2 1"   --->   Operation 133 'add' 'add_ln691_1982' <Predicate = (!arb_32 & intra_trans_en_48)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln890_127 = zext i2 %c5_V_186"   --->   Operation 134 'zext' 'zext_ln890_127' <Predicate = (!arb_32 & intra_trans_en_48)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.34ns)   --->   "%icmp_ln890_1843 = icmp_eq  i2 %c5_V_186, i2 2"   --->   Operation 135 'icmp' 'icmp_ln890_1843' <Predicate = (!arb_32 & intra_trans_en_48)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 136 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!arb_32 & intra_trans_en_48)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln1147 = br i1 %icmp_ln890_1843, void %.split57, void %.loopexit997.loopexit44" [./dut.cpp:1147]   --->   Operation 137 'br' 'br_ln1147' <Predicate = (!arb_32 & intra_trans_en_48)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%local_B_ping_V_0_addr_32 = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890_127"   --->   Operation 138 'getelementptr' 'local_B_ping_V_0_addr_32' <Predicate = (!arb_32 & intra_trans_en_48 & !icmp_ln890_1843)> <Delay = 0.00>
ST_8 : Operation 139 [2/2] (0.74ns)   --->   "%in_data_V_252 = load i1 %local_B_ping_V_0_addr_32"   --->   Operation 139 'load' 'in_data_V_252' <Predicate = (!arb_32 & intra_trans_en_48 & !icmp_ln890_1843)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit997"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!arb_32 & intra_trans_en_48 & icmp_ln890_1843)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%c5_V_185 = phi i2 %add_ln691_1981, void, i2 0, void %.preheader.preheader"   --->   Operation 141 'phi' 'c5_V_185' <Predicate = (arb_32 & intra_trans_en_48)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.43ns)   --->   "%add_ln691_1981 = add i2 %c5_V_185, i2 1"   --->   Operation 142 'add' 'add_ln691_1981' <Predicate = (arb_32 & intra_trans_en_48)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln890_125 = zext i2 %c5_V_185"   --->   Operation 143 'zext' 'zext_ln890_125' <Predicate = (arb_32 & intra_trans_en_48)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.34ns)   --->   "%icmp_ln890_1840 = icmp_eq  i2 %c5_V_185, i2 2"   --->   Operation 144 'icmp' 'icmp_ln890_1840' <Predicate = (arb_32 & intra_trans_en_48)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 145 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (arb_32 & intra_trans_en_48)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln1215 = br i1 %icmp_ln890_1840, void %.split41, void %.loopexit997.loopexit" [./dut.cpp:1215]   --->   Operation 146 'br' 'br_ln1215' <Predicate = (arb_32 & intra_trans_en_48)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%local_B_pong_V_0_addr = getelementptr i256 %local_B_pong_V_0, i64 0, i64 %zext_ln890_125"   --->   Operation 147 'getelementptr' 'local_B_pong_V_0_addr' <Predicate = (arb_32 & intra_trans_en_48 & !icmp_ln890_1840)> <Delay = 0.00>
ST_8 : Operation 148 [2/2] (0.74ns)   --->   "%in_data_V_251 = load i1 %local_B_pong_V_0_addr"   --->   Operation 148 'load' 'in_data_V_251' <Predicate = (arb_32 & intra_trans_en_48 & !icmp_ln890_1840)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit997"   --->   Operation 149 'br' 'br_ln0' <Predicate = (arb_32 & intra_trans_en_48 & icmp_ln890_1840)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_32, i1 1" [./dut.cpp:1246]   --->   Operation 150 'xor' 'arb' <Predicate = (!intra_trans_en_48) | (arb_32 & icmp_ln890_1840) | (!arb_32 & icmp_ln890_1843)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 151 'br' 'br_ln0' <Predicate = (!intra_trans_en_48) | (arb_32 & icmp_ln890_1840) | (!arb_32 & icmp_ln890_1843)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.74>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln1147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1828" [./dut.cpp:1147]   --->   Operation 152 'specloopname' 'specloopname_ln1147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/2] (0.74ns)   --->   "%in_data_V_252 = load i1 %local_B_ping_V_0_addr_32"   --->   Operation 153 'load' 'in_data_V_252' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_9 : Operation 154 [1/1] (0.38ns)   --->   "%br_ln1148 = br void" [./dut.cpp:1148]   --->   Operation 154 'br' 'br_ln1148' <Predicate = true> <Delay = 0.38>

State 10 <SV = 7> <Delay = 0.70>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%c6_V_190 = phi i6 0, void %.split57, i6 %add_ln691_1984, void"   --->   Operation 155 'phi' 'c6_V_190' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.70ns)   --->   "%add_ln691_1984 = add i6 %c6_V_190, i6 1"   --->   Operation 156 'add' 'add_ln691_1984' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.61ns)   --->   "%icmp_ln890_1847 = icmp_eq  i6 %c6_V_190, i6 32"   --->   Operation 157 'icmp' 'icmp_ln890_1847' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 158 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln1148 = br i1 %icmp_ln890_1847, void %.split55, void" [./dut.cpp:1148]   --->   Operation 159 'br' 'br_ln1148' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln1148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1951" [./dut.cpp:1148]   --->   Operation 160 'specloopname' 'specloopname_ln1148' <Predicate = (!icmp_ln890_1847)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.38ns)   --->   "%br_ln1150 = br void" [./dut.cpp:1150]   --->   Operation 161 'br' 'br_ln1150' <Predicate = (!icmp_ln890_1847)> <Delay = 0.38>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 162 'br' 'br_ln0' <Predicate = (icmp_ln890_1847)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 0.70>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%c7_V_128 = phi i4 0, void %.split55, i4 %add_ln691_1986, void"   --->   Operation 163 'phi' 'c7_V_128' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.70ns)   --->   "%add_ln691_1986 = add i4 %c7_V_128, i4 1"   --->   Operation 164 'add' 'add_ln691_1986' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.65ns)   --->   "%icmp_ln890_1849 = icmp_eq  i4 %c7_V_128, i4 8"   --->   Operation 165 'icmp' 'icmp_ln890_1849' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln1150 = br i1 %icmp_ln890_1849, void %.split53, void" [./dut.cpp:1150]   --->   Operation 167 'br' 'br_ln1150' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln1150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1754" [./dut.cpp:1150]   --->   Operation 168 'specloopname' 'specloopname_ln1150' <Predicate = (!icmp_ln890_1849)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c7_V_128"   --->   Operation 169 'trunc' 'empty' <Predicate = (!icmp_ln890_1849)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.38ns)   --->   "%br_ln1152 = br void" [./dut.cpp:1152]   --->   Operation 170 'br' 'br_ln1152' <Predicate = (!icmp_ln890_1849)> <Delay = 0.38>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 171 'br' 'br_ln0' <Predicate = (icmp_ln890_1849)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.70>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%c8_V_64 = phi i5 0, void %.split53, i5 %add_ln691_1988, void"   --->   Operation 172 'phi' 'c8_V_64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.70ns)   --->   "%add_ln691_1988 = add i5 %c8_V_64, i5 1"   --->   Operation 173 'add' 'add_ln691_1988' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.63ns)   --->   "%icmp_ln890_1851 = icmp_eq  i5 %c8_V_64, i5 16"   --->   Operation 174 'icmp' 'icmp_ln890_1851' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 175 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln1152 = br i1 %icmp_ln890_1851, void %.split51, void" [./dut.cpp:1152]   --->   Operation 176 'br' 'br_ln1152' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln1152 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1708" [./dut.cpp:1152]   --->   Operation 177 'specloopname' 'specloopname_ln1152' <Predicate = (!icmp_ln890_1851)> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.38ns)   --->   "%br_ln1159 = br void" [./dut.cpp:1159]   --->   Operation 178 'br' 'br_ln1159' <Predicate = (!icmp_ln890_1851)> <Delay = 0.38>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 179 'br' 'br_ln0' <Predicate = (icmp_ln890_1851)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 1.87>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%n_V_64 = phi i4 0, void %.split51, i4 %add_ln691_1990, void %.split4925"   --->   Operation 180 'phi' 'n_V_64' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i256 %in_data_V_252, void %.split51, i256 %zext_ln1497_64, void %.split4925"   --->   Operation 181 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.70ns)   --->   "%add_ln691_1990 = add i4 %n_V_64, i4 1"   --->   Operation 182 'add' 'add_ln691_1990' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.65ns)   --->   "%icmp_ln878_67 = icmp_eq  i4 %n_V_64, i4 8"   --->   Operation 183 'icmp' 'icmp_ln878_67' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 184 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln1159 = br i1 %icmp_ln878_67, void %.split49, void" [./dut.cpp:1159]   --->   Operation 185 'br' 'br_ln1159' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1746"   --->   Operation 186 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i256 %p_Val2_s"   --->   Operation 187 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln1160 = trunc i4 %n_V_64" [./dut.cpp:1160]   --->   Operation 188 'trunc' 'trunc_ln1160' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.63ns)   --->   "%switch_ln1160 = switch i3 %trunc_ln1160, void %branch7, i3 0, void %.split49..split4925_crit_edge, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3, i3 4, void %branch4, i3 5, void %branch5, i3 6, void %branch6" [./dut.cpp:1160]   --->   Operation 189 'switch' 'switch_ln1160' <Predicate = (!icmp_ln878_67)> <Delay = 0.63>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln1160 = store i32 %data_split_V_0, i32 %data_split_V_7_382" [./dut.cpp:1160]   --->   Operation 190 'store' 'store_ln1160' <Predicate = (!icmp_ln878_67 & trunc_ln1160 == 6)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %.split4925" [./dut.cpp:1160]   --->   Operation 191 'br' 'br_ln1160' <Predicate = (!icmp_ln878_67 & trunc_ln1160 == 6)> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln1160 = store i32 %data_split_V_0, i32 %data_split_V_7_381" [./dut.cpp:1160]   --->   Operation 192 'store' 'store_ln1160' <Predicate = (!icmp_ln878_67 & trunc_ln1160 == 5)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %.split4925" [./dut.cpp:1160]   --->   Operation 193 'br' 'br_ln1160' <Predicate = (!icmp_ln878_67 & trunc_ln1160 == 5)> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln1160 = store i32 %data_split_V_0, i32 %data_split_V_7_380" [./dut.cpp:1160]   --->   Operation 194 'store' 'store_ln1160' <Predicate = (!icmp_ln878_67 & trunc_ln1160 == 4)> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %.split4925" [./dut.cpp:1160]   --->   Operation 195 'br' 'br_ln1160' <Predicate = (!icmp_ln878_67 & trunc_ln1160 == 4)> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln1160 = store i32 %data_split_V_0, i32 %data_split_V_7_379" [./dut.cpp:1160]   --->   Operation 196 'store' 'store_ln1160' <Predicate = (!icmp_ln878_67 & trunc_ln1160 == 3)> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %.split4925" [./dut.cpp:1160]   --->   Operation 197 'br' 'br_ln1160' <Predicate = (!icmp_ln878_67 & trunc_ln1160 == 3)> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln1160 = store i32 %data_split_V_0, i32 %data_split_V_7_378" [./dut.cpp:1160]   --->   Operation 198 'store' 'store_ln1160' <Predicate = (!icmp_ln878_67 & trunc_ln1160 == 2)> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %.split4925" [./dut.cpp:1160]   --->   Operation 199 'br' 'br_ln1160' <Predicate = (!icmp_ln878_67 & trunc_ln1160 == 2)> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln1160 = store i32 %data_split_V_0, i32 %data_split_V_7_377" [./dut.cpp:1160]   --->   Operation 200 'store' 'store_ln1160' <Predicate = (!icmp_ln878_67 & trunc_ln1160 == 1)> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %.split4925" [./dut.cpp:1160]   --->   Operation 201 'br' 'br_ln1160' <Predicate = (!icmp_ln878_67 & trunc_ln1160 == 1)> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln1160 = store i32 %data_split_V_0, i32 %data_split_V_7" [./dut.cpp:1160]   --->   Operation 202 'store' 'store_ln1160' <Predicate = (!icmp_ln878_67 & trunc_ln1160 == 0)> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %.split4925" [./dut.cpp:1160]   --->   Operation 203 'br' 'br_ln1160' <Predicate = (!icmp_ln878_67 & trunc_ln1160 == 0)> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln1160 = store i32 %data_split_V_0, i32 %data_split_V_7_383" [./dut.cpp:1160]   --->   Operation 204 'store' 'store_ln1160' <Predicate = (!icmp_ln878_67 & trunc_ln1160 == 7)> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %.split4925" [./dut.cpp:1160]   --->   Operation 205 'br' 'br_ln1160' <Predicate = (!icmp_ln878_67 & trunc_ln1160 == 7)> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%r = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 255"   --->   Operation 206 'partselect' 'r' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1497_64 = zext i224 %r"   --->   Operation 207 'zext' 'zext_ln1497_64' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 208 'br' 'br_ln0' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%data_split_V_7_load = load i32 %data_split_V_7"   --->   Operation 209 'load' 'data_split_V_7_load' <Predicate = (icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%data_split_V_7_377_load = load i32 %data_split_V_7_377"   --->   Operation 210 'load' 'data_split_V_7_377_load' <Predicate = (icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%data_split_V_7_378_load = load i32 %data_split_V_7_378"   --->   Operation 211 'load' 'data_split_V_7_378_load' <Predicate = (icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%data_split_V_7_379_load = load i32 %data_split_V_7_379"   --->   Operation 212 'load' 'data_split_V_7_379_load' <Predicate = (icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%data_split_V_7_380_load = load i32 %data_split_V_7_380"   --->   Operation 213 'load' 'data_split_V_7_380_load' <Predicate = (icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%data_split_V_7_381_load = load i32 %data_split_V_7_381"   --->   Operation 214 'load' 'data_split_V_7_381_load' <Predicate = (icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%data_split_V_7_382_load = load i32 %data_split_V_7_382"   --->   Operation 215 'load' 'data_split_V_7_382_load' <Predicate = (icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%data_split_V_7_383_load = load i32 %data_split_V_7_383"   --->   Operation 216 'load' 'data_split_V_7_383_load' <Predicate = (icmp_ln878_67)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.58ns)   --->   "%u = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %data_split_V_7_load, i32 %data_split_V_7_377_load, i32 %data_split_V_7_378_load, i32 %data_split_V_7_379_load, i32 %data_split_V_7_380_load, i32 %data_split_V_7_381_load, i32 %data_split_V_7_382_load, i32 %data_split_V_7_383_load, i3 %empty"   --->   Operation 217 'mux' 'u' <Predicate = (icmp_ln878_67)> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_0_x061, i32 %u" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 218 'write' 'write_ln174' <Predicate = (icmp_ln878_67)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 219 'br' 'br_ln0' <Predicate = (icmp_ln878_67)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 0.77>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%c3 = phi i4 %c3_103, void %.loopexit995, i4 0, void %.preheader4.preheader"   --->   Operation 220 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.65ns)   --->   "%icmp_ln1178 = icmp_eq  i4 %c3, i4 8" [./dut.cpp:1178]   --->   Operation 221 'icmp' 'icmp_ln1178' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.70ns)   --->   "%c3_103 = add i4 %c3, i4 1" [./dut.cpp:1178]   --->   Operation 222 'add' 'c3_103' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln1178 = br i1 %icmp_ln1178, void %.split31, void %.loopexit924" [./dut.cpp:1178]   --->   Operation 223 'br' 'br_ln1178' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 8, i64 5"   --->   Operation 224 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!icmp_ln1178)> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1747"   --->   Operation 225 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln1178)> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 226 'zext' 'zext_ln886' <Predicate = (!icmp_ln1178)> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i611_cast"   --->   Operation 227 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln1178)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln1180 = br i1 %icmp_ln886, void, void %.loopexit924" [./dut.cpp:1180]   --->   Operation 228 'br' 'br_ln1180' <Predicate = (!icmp_ln1178)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.65ns)   --->   "%icmp_ln1183 = icmp_eq  i4 %c3, i4 0" [./dut.cpp:1183]   --->   Operation 229 'icmp' 'icmp_ln1183' <Predicate = (!icmp_ln1178 & !icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln1183 = br i1 %icmp_ln1183, void %.preheader1.preheader, void %.preheader2.preheader" [./dut.cpp:1183]   --->   Operation 230 'br' 'br_ln1183' <Predicate = (!icmp_ln1178 & !icmp_ln886)> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 231 'br' 'br_ln890' <Predicate = (!icmp_ln1178 & !icmp_ln886 & !icmp_ln1183)> <Delay = 0.38>
ST_14 : Operation 232 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 232 'br' 'br_ln890' <Predicate = (!icmp_ln1178 & !icmp_ln886 & icmp_ln1183)> <Delay = 0.38>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln1214 = br i1 %intra_trans_en_48, void %.loopexit997, void %.preheader.preheader" [./dut.cpp:1214]   --->   Operation 233 'br' 'br_ln1214' <Predicate = (icmp_ln886) | (icmp_ln1178)> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 234 'br' 'br_ln890' <Predicate = (intra_trans_en_48 & icmp_ln886) | (intra_trans_en_48 & icmp_ln1178)> <Delay = 0.38>

State 15 <SV = 5> <Delay = 1.96>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%c4_V_100 = phi i2 %add_ln691_1976, void %.split27, i2 0, void %.preheader1.preheader"   --->   Operation 235 'phi' 'c4_V_100' <Predicate = (!icmp_ln1183)> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.43ns)   --->   "%add_ln691_1976 = add i2 %c4_V_100, i2 1"   --->   Operation 236 'add' 'add_ln691_1976' <Predicate = (!icmp_ln1183)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 237 [1/1] (0.34ns)   --->   "%icmp_ln890_1842 = icmp_eq  i2 %c4_V_100, i2 2"   --->   Operation 237 'icmp' 'icmp_ln890_1842' <Predicate = (!icmp_ln1183)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 238 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1183)> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln1196 = br i1 %icmp_ln890_1842, void %.split27, void %.loopexit995.loopexit" [./dut.cpp:1196]   --->   Operation 239 'br' 'br_ln1196' <Predicate = (!icmp_ln1183)> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit995"   --->   Operation 240 'br' 'br_ln0' <Predicate = (!icmp_ln1183 & icmp_ln890_1842)> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%c4_V = phi i2 %add_ln691_1975, void %.split29, i2 0, void %.preheader2.preheader"   --->   Operation 241 'phi' 'c4_V' <Predicate = (icmp_ln1183)> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.43ns)   --->   "%add_ln691_1975 = add i2 %c4_V, i2 1"   --->   Operation 242 'add' 'add_ln691_1975' <Predicate = (icmp_ln1183)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln890_126 = zext i2 %c4_V"   --->   Operation 243 'zext' 'zext_ln890_126' <Predicate = (icmp_ln1183)> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.34ns)   --->   "%icmp_ln890_1841 = icmp_eq  i2 %c4_V, i2 2"   --->   Operation 244 'icmp' 'icmp_ln890_1841' <Predicate = (icmp_ln1183)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 245 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln1183)> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln1184 = br i1 %icmp_ln890_1841, void %.split29, void %.loopexit995.loopexit43" [./dut.cpp:1184]   --->   Operation 246 'br' 'br_ln1184' <Predicate = (icmp_ln1183)> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%specloopname_ln1184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1748" [./dut.cpp:1184]   --->   Operation 247 'specloopname' 'specloopname_ln1184' <Predicate = (icmp_ln1183 & !icmp_ln890_1841)> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (1.21ns)   --->   "%tmp_598 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_0_x09" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 248 'read' 'tmp_598' <Predicate = (icmp_ln1183 & !icmp_ln890_1841)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%local_B_ping_V_0_addr_31 = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890_126" [./dut.cpp:1192]   --->   Operation 249 'getelementptr' 'local_B_ping_V_0_addr_31' <Predicate = (icmp_ln1183 & !icmp_ln890_1841)> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.74ns)   --->   "%store_ln1192 = store i256 %tmp_598, i1 %local_B_ping_V_0_addr_31" [./dut.cpp:1192]   --->   Operation 250 'store' 'store_ln1192' <Predicate = (icmp_ln1183 & !icmp_ln890_1841)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 251 'br' 'br_ln0' <Predicate = (icmp_ln1183 & !icmp_ln890_1841)> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit995"   --->   Operation 252 'br' 'br_ln0' <Predicate = (icmp_ln1183 & icmp_ln890_1841)> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 253 'br' 'br_ln0' <Predicate = (icmp_ln1183 & icmp_ln890_1841) | (!icmp_ln1183 & icmp_ln890_1842)> <Delay = 0.00>

State 16 <SV = 6> <Delay = 2.43>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%specloopname_ln1196 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1749" [./dut.cpp:1196]   --->   Operation 254 'specloopname' 'specloopname_ln1196' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 255 [1/1] (1.21ns)   --->   "%tmp_599 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_0_x09" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 255 'read' 'tmp_599' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_16 : Operation 256 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_1_x010, i256 %tmp_599" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 256 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 257 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 0.74>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%specloopname_ln1215 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1840" [./dut.cpp:1215]   --->   Operation 258 'specloopname' 'specloopname_ln1215' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 259 [1/2] (0.74ns)   --->   "%in_data_V_251 = load i1 %local_B_pong_V_0_addr"   --->   Operation 259 'load' 'in_data_V_251' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_17 : Operation 260 [1/1] (0.38ns)   --->   "%br_ln1216 = br void" [./dut.cpp:1216]   --->   Operation 260 'br' 'br_ln1216' <Predicate = true> <Delay = 0.38>

State 18 <SV = 7> <Delay = 0.70>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%c6_V_189 = phi i6 0, void %.split41, i6 %add_ln691_1983, void"   --->   Operation 261 'phi' 'c6_V_189' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (0.70ns)   --->   "%add_ln691_1983 = add i6 %c6_V_189, i6 1"   --->   Operation 262 'add' 'add_ln691_1983' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 263 [1/1] (0.61ns)   --->   "%icmp_ln890_1846 = icmp_eq  i6 %c6_V_189, i6 32"   --->   Operation 263 'icmp' 'icmp_ln890_1846' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 264 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 264 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln1216 = br i1 %icmp_ln890_1846, void %.split39, void" [./dut.cpp:1216]   --->   Operation 265 'br' 'br_ln1216' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 266 [1/1] (0.00ns)   --->   "%specloopname_ln1216 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1806" [./dut.cpp:1216]   --->   Operation 266 'specloopname' 'specloopname_ln1216' <Predicate = (!icmp_ln890_1846)> <Delay = 0.00>
ST_18 : Operation 267 [1/1] (0.38ns)   --->   "%br_ln1218 = br void" [./dut.cpp:1218]   --->   Operation 267 'br' 'br_ln1218' <Predicate = (!icmp_ln890_1846)> <Delay = 0.38>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 268 'br' 'br_ln0' <Predicate = (icmp_ln890_1846)> <Delay = 0.00>

State 19 <SV = 8> <Delay = 0.70>
ST_19 : Operation 269 [1/1] (0.00ns)   --->   "%c7_V_127 = phi i4 0, void %.split39, i4 %add_ln691_1985, void"   --->   Operation 269 'phi' 'c7_V_127' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 270 [1/1] (0.70ns)   --->   "%add_ln691_1985 = add i4 %c7_V_127, i4 1"   --->   Operation 270 'add' 'add_ln691_1985' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 271 [1/1] (0.65ns)   --->   "%icmp_ln890_1848 = icmp_eq  i4 %c7_V_127, i4 8"   --->   Operation 271 'icmp' 'icmp_ln890_1848' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 272 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 272 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln1218 = br i1 %icmp_ln890_1848, void %.split37, void" [./dut.cpp:1218]   --->   Operation 273 'br' 'br_ln1218' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 274 [1/1] (0.00ns)   --->   "%specloopname_ln1218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1832" [./dut.cpp:1218]   --->   Operation 274 'specloopname' 'specloopname_ln1218' <Predicate = (!icmp_ln890_1848)> <Delay = 0.00>
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "%empty_3087 = trunc i4 %c7_V_127"   --->   Operation 275 'trunc' 'empty_3087' <Predicate = (!icmp_ln890_1848)> <Delay = 0.00>
ST_19 : Operation 276 [1/1] (0.38ns)   --->   "%br_ln1220 = br void" [./dut.cpp:1220]   --->   Operation 276 'br' 'br_ln1220' <Predicate = (!icmp_ln890_1848)> <Delay = 0.38>
ST_19 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 277 'br' 'br_ln0' <Predicate = (icmp_ln890_1848)> <Delay = 0.00>

State 20 <SV = 9> <Delay = 0.70>
ST_20 : Operation 278 [1/1] (0.00ns)   --->   "%c8_V_63 = phi i5 0, void %.split37, i5 %add_ln691_1987, void"   --->   Operation 278 'phi' 'c8_V_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 279 [1/1] (0.70ns)   --->   "%add_ln691_1987 = add i5 %c8_V_63, i5 1"   --->   Operation 279 'add' 'add_ln691_1987' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 280 [1/1] (0.63ns)   --->   "%icmp_ln890_1850 = icmp_eq  i5 %c8_V_63, i5 16"   --->   Operation 280 'icmp' 'icmp_ln890_1850' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 281 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 281 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln1220 = br i1 %icmp_ln890_1850, void %.split35, void" [./dut.cpp:1220]   --->   Operation 282 'br' 'br_ln1220' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 283 [1/1] (0.00ns)   --->   "%specloopname_ln1220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_768" [./dut.cpp:1220]   --->   Operation 283 'specloopname' 'specloopname_ln1220' <Predicate = (!icmp_ln890_1850)> <Delay = 0.00>
ST_20 : Operation 284 [1/1] (0.38ns)   --->   "%br_ln1227 = br void" [./dut.cpp:1227]   --->   Operation 284 'br' 'br_ln1227' <Predicate = (!icmp_ln890_1850)> <Delay = 0.38>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 285 'br' 'br_ln0' <Predicate = (icmp_ln890_1850)> <Delay = 0.00>

State 21 <SV = 10> <Delay = 1.87>
ST_21 : Operation 286 [1/1] (0.00ns)   --->   "%n_V_63 = phi i4 0, void %.split35, i4 %add_ln691_1989, void %.split3342"   --->   Operation 286 'phi' 'n_V_63' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 287 [1/1] (0.00ns)   --->   "%p_Val2_127 = phi i256 %in_data_V_251, void %.split35, i256 %zext_ln1497_63, void %.split3342"   --->   Operation 287 'phi' 'p_Val2_127' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 288 [1/1] (0.70ns)   --->   "%add_ln691_1989 = add i4 %n_V_63, i4 1"   --->   Operation 288 'add' 'add_ln691_1989' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 289 [1/1] (0.65ns)   --->   "%icmp_ln878_66 = icmp_eq  i4 %n_V_63, i4 8"   --->   Operation 289 'icmp' 'icmp_ln878_66' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 290 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 290 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln1227 = br i1 %icmp_ln878_66, void %.split33, void" [./dut.cpp:1227]   --->   Operation 291 'br' 'br_ln1227' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1814"   --->   Operation 292 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_66)> <Delay = 0.00>
ST_21 : Operation 293 [1/1] (0.00ns)   --->   "%data_split_V_0_143 = trunc i256 %p_Val2_127"   --->   Operation 293 'trunc' 'data_split_V_0_143' <Predicate = (!icmp_ln878_66)> <Delay = 0.00>
ST_21 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln1228 = trunc i4 %n_V_63" [./dut.cpp:1228]   --->   Operation 294 'trunc' 'trunc_ln1228' <Predicate = (!icmp_ln878_66)> <Delay = 0.00>
ST_21 : Operation 295 [1/1] (0.63ns)   --->   "%switch_ln1228 = switch i3 %trunc_ln1228, void %branch15, i3 0, void %.split33..split3342_crit_edge, i3 1, void %branch9, i3 2, void %branch10, i3 3, void %branch11, i3 4, void %branch12, i3 5, void %branch13, i3 6, void %branch14" [./dut.cpp:1228]   --->   Operation 295 'switch' 'switch_ln1228' <Predicate = (!icmp_ln878_66)> <Delay = 0.63>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "%store_ln1228 = store i32 %data_split_V_0_143, i32 %data_split_V_7_390" [./dut.cpp:1228]   --->   Operation 296 'store' 'store_ln1228' <Predicate = (!icmp_ln878_66 & trunc_ln1228 == 6)> <Delay = 0.00>
ST_21 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln1228 = br void %.split3342" [./dut.cpp:1228]   --->   Operation 297 'br' 'br_ln1228' <Predicate = (!icmp_ln878_66 & trunc_ln1228 == 6)> <Delay = 0.00>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%store_ln1228 = store i32 %data_split_V_0_143, i32 %data_split_V_7_389" [./dut.cpp:1228]   --->   Operation 298 'store' 'store_ln1228' <Predicate = (!icmp_ln878_66 & trunc_ln1228 == 5)> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln1228 = br void %.split3342" [./dut.cpp:1228]   --->   Operation 299 'br' 'br_ln1228' <Predicate = (!icmp_ln878_66 & trunc_ln1228 == 5)> <Delay = 0.00>
ST_21 : Operation 300 [1/1] (0.00ns)   --->   "%store_ln1228 = store i32 %data_split_V_0_143, i32 %data_split_V_7_388" [./dut.cpp:1228]   --->   Operation 300 'store' 'store_ln1228' <Predicate = (!icmp_ln878_66 & trunc_ln1228 == 4)> <Delay = 0.00>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln1228 = br void %.split3342" [./dut.cpp:1228]   --->   Operation 301 'br' 'br_ln1228' <Predicate = (!icmp_ln878_66 & trunc_ln1228 == 4)> <Delay = 0.00>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%store_ln1228 = store i32 %data_split_V_0_143, i32 %data_split_V_7_387" [./dut.cpp:1228]   --->   Operation 302 'store' 'store_ln1228' <Predicate = (!icmp_ln878_66 & trunc_ln1228 == 3)> <Delay = 0.00>
ST_21 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln1228 = br void %.split3342" [./dut.cpp:1228]   --->   Operation 303 'br' 'br_ln1228' <Predicate = (!icmp_ln878_66 & trunc_ln1228 == 3)> <Delay = 0.00>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%store_ln1228 = store i32 %data_split_V_0_143, i32 %data_split_V_7_386" [./dut.cpp:1228]   --->   Operation 304 'store' 'store_ln1228' <Predicate = (!icmp_ln878_66 & trunc_ln1228 == 2)> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln1228 = br void %.split3342" [./dut.cpp:1228]   --->   Operation 305 'br' 'br_ln1228' <Predicate = (!icmp_ln878_66 & trunc_ln1228 == 2)> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (0.00ns)   --->   "%store_ln1228 = store i32 %data_split_V_0_143, i32 %data_split_V_7_385" [./dut.cpp:1228]   --->   Operation 306 'store' 'store_ln1228' <Predicate = (!icmp_ln878_66 & trunc_ln1228 == 1)> <Delay = 0.00>
ST_21 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln1228 = br void %.split3342" [./dut.cpp:1228]   --->   Operation 307 'br' 'br_ln1228' <Predicate = (!icmp_ln878_66 & trunc_ln1228 == 1)> <Delay = 0.00>
ST_21 : Operation 308 [1/1] (0.00ns)   --->   "%store_ln1228 = store i32 %data_split_V_0_143, i32 %data_split_V_7_384" [./dut.cpp:1228]   --->   Operation 308 'store' 'store_ln1228' <Predicate = (!icmp_ln878_66 & trunc_ln1228 == 0)> <Delay = 0.00>
ST_21 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln1228 = br void %.split3342" [./dut.cpp:1228]   --->   Operation 309 'br' 'br_ln1228' <Predicate = (!icmp_ln878_66 & trunc_ln1228 == 0)> <Delay = 0.00>
ST_21 : Operation 310 [1/1] (0.00ns)   --->   "%store_ln1228 = store i32 %data_split_V_0_143, i32 %data_split_V_7_391" [./dut.cpp:1228]   --->   Operation 310 'store' 'store_ln1228' <Predicate = (!icmp_ln878_66 & trunc_ln1228 == 7)> <Delay = 0.00>
ST_21 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln1228 = br void %.split3342" [./dut.cpp:1228]   --->   Operation 311 'br' 'br_ln1228' <Predicate = (!icmp_ln878_66 & trunc_ln1228 == 7)> <Delay = 0.00>
ST_21 : Operation 312 [1/1] (0.00ns)   --->   "%r_118 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_127, i32 32, i32 255"   --->   Operation 312 'partselect' 'r_118' <Predicate = (!icmp_ln878_66)> <Delay = 0.00>
ST_21 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln1497_63 = zext i224 %r_118"   --->   Operation 313 'zext' 'zext_ln1497_63' <Predicate = (!icmp_ln878_66)> <Delay = 0.00>
ST_21 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 314 'br' 'br_ln0' <Predicate = (!icmp_ln878_66)> <Delay = 0.00>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "%data_split_V_7_384_load = load i32 %data_split_V_7_384"   --->   Operation 315 'load' 'data_split_V_7_384_load' <Predicate = (icmp_ln878_66)> <Delay = 0.00>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%data_split_V_7_385_load = load i32 %data_split_V_7_385"   --->   Operation 316 'load' 'data_split_V_7_385_load' <Predicate = (icmp_ln878_66)> <Delay = 0.00>
ST_21 : Operation 317 [1/1] (0.00ns)   --->   "%data_split_V_7_386_load = load i32 %data_split_V_7_386"   --->   Operation 317 'load' 'data_split_V_7_386_load' <Predicate = (icmp_ln878_66)> <Delay = 0.00>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%data_split_V_7_387_load = load i32 %data_split_V_7_387"   --->   Operation 318 'load' 'data_split_V_7_387_load' <Predicate = (icmp_ln878_66)> <Delay = 0.00>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%data_split_V_7_388_load = load i32 %data_split_V_7_388"   --->   Operation 319 'load' 'data_split_V_7_388_load' <Predicate = (icmp_ln878_66)> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%data_split_V_7_389_load = load i32 %data_split_V_7_389"   --->   Operation 320 'load' 'data_split_V_7_389_load' <Predicate = (icmp_ln878_66)> <Delay = 0.00>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%data_split_V_7_390_load = load i32 %data_split_V_7_390"   --->   Operation 321 'load' 'data_split_V_7_390_load' <Predicate = (icmp_ln878_66)> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%data_split_V_7_391_load = load i32 %data_split_V_7_391"   --->   Operation 322 'load' 'data_split_V_7_391_load' <Predicate = (icmp_ln878_66)> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (0.58ns)   --->   "%u_60 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %data_split_V_7_384_load, i32 %data_split_V_7_385_load, i32 %data_split_V_7_386_load, i32 %data_split_V_7_387_load, i32 %data_split_V_7_388_load, i32 %data_split_V_7_389_load, i32 %data_split_V_7_390_load, i32 %data_split_V_7_391_load, i3 %empty_3087"   --->   Operation 323 'mux' 'u_60' <Predicate = (icmp_ln878_66)> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 324 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_0_x061, i32 %u_60" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 324 'write' 'write_ln174' <Predicate = (icmp_ln878_66)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 325 'br' 'br_ln0' <Predicate = (icmp_ln878_66)> <Delay = 0.00>

State 22 <SV = 2> <Delay = 0.74>
ST_22 : Operation 326 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %add_ln691_1970, void, i2 0, void %.preheader78.preheader"   --->   Operation 326 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 327 [1/1] (0.43ns)   --->   "%add_ln691_1970 = add i2 %c5_V, i2 1"   --->   Operation 327 'add' 'add_ln691_1970' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i2 %c5_V"   --->   Operation 328 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 329 [1/1] (0.34ns)   --->   "%icmp_ln890_1835 = icmp_eq  i2 %c5_V, i2 2"   --->   Operation 329 'icmp' 'icmp_ln890_1835' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 330 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln1258 = br i1 %icmp_ln890_1835, void %.split15, void %.loopexit991" [./dut.cpp:1258]   --->   Operation 331 'br' 'br_ln1258' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%local_B_ping_V_0_addr = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890"   --->   Operation 332 'getelementptr' 'local_B_ping_V_0_addr' <Predicate = (!icmp_ln890_1835)> <Delay = 0.00>
ST_22 : Operation 333 [2/2] (0.74ns)   --->   "%in_data_V = load i1 %local_B_ping_V_0_addr"   --->   Operation 333 'load' 'in_data_V' <Predicate = (!icmp_ln890_1835)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_22 : Operation 334 [1/1] (0.00ns)   --->   "%ret_ln1324 = ret" [./dut.cpp:1324]   --->   Operation 334 'ret' 'ret_ln1324' <Predicate = (icmp_ln890_1835)> <Delay = 0.00>

State 23 <SV = 3> <Delay = 0.74>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%specloopname_ln1258 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1750" [./dut.cpp:1258]   --->   Operation 335 'specloopname' 'specloopname_ln1258' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 336 [1/2] (0.74ns)   --->   "%in_data_V = load i1 %local_B_ping_V_0_addr"   --->   Operation 336 'load' 'in_data_V' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_23 : Operation 337 [1/1] (0.38ns)   --->   "%br_ln1259 = br void" [./dut.cpp:1259]   --->   Operation 337 'br' 'br_ln1259' <Predicate = true> <Delay = 0.38>

State 24 <SV = 4> <Delay = 0.70>
ST_24 : Operation 338 [1/1] (0.00ns)   --->   "%c6_V = phi i6 0, void %.split15, i6 %add_ln691_1972, void"   --->   Operation 338 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 339 [1/1] (0.70ns)   --->   "%add_ln691_1972 = add i6 %c6_V, i6 1"   --->   Operation 339 'add' 'add_ln691_1972' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 340 [1/1] (0.61ns)   --->   "%icmp_ln890_1837 = icmp_eq  i6 %c6_V, i6 32"   --->   Operation 340 'icmp' 'icmp_ln890_1837' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 341 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 341 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln1259 = br i1 %icmp_ln890_1837, void %.split13, void" [./dut.cpp:1259]   --->   Operation 342 'br' 'br_ln1259' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 343 [1/1] (0.00ns)   --->   "%specloopname_ln1259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1751" [./dut.cpp:1259]   --->   Operation 343 'specloopname' 'specloopname_ln1259' <Predicate = (!icmp_ln890_1837)> <Delay = 0.00>
ST_24 : Operation 344 [1/1] (0.38ns)   --->   "%br_ln1261 = br void" [./dut.cpp:1261]   --->   Operation 344 'br' 'br_ln1261' <Predicate = (!icmp_ln890_1837)> <Delay = 0.38>
ST_24 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader78"   --->   Operation 345 'br' 'br_ln0' <Predicate = (icmp_ln890_1837)> <Delay = 0.00>

State 25 <SV = 5> <Delay = 0.70>
ST_25 : Operation 346 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split13, i4 %add_ln691_1973, void"   --->   Operation 346 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 347 [1/1] (0.70ns)   --->   "%add_ln691_1973 = add i4 %c7_V, i4 1"   --->   Operation 347 'add' 'add_ln691_1973' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 348 [1/1] (0.65ns)   --->   "%icmp_ln890_1838 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 348 'icmp' 'icmp_ln890_1838' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 349 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 349 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln1261 = br i1 %icmp_ln890_1838, void %.split11, void" [./dut.cpp:1261]   --->   Operation 350 'br' 'br_ln1261' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 351 [1/1] (0.00ns)   --->   "%specloopname_ln1261 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1752" [./dut.cpp:1261]   --->   Operation 351 'specloopname' 'specloopname_ln1261' <Predicate = (!icmp_ln890_1838)> <Delay = 0.00>
ST_25 : Operation 352 [1/1] (0.00ns)   --->   "%empty_3088 = trunc i4 %c7_V"   --->   Operation 352 'trunc' 'empty_3088' <Predicate = (!icmp_ln890_1838)> <Delay = 0.00>
ST_25 : Operation 353 [1/1] (0.38ns)   --->   "%br_ln1263 = br void" [./dut.cpp:1263]   --->   Operation 353 'br' 'br_ln1263' <Predicate = (!icmp_ln890_1838)> <Delay = 0.38>
ST_25 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 354 'br' 'br_ln0' <Predicate = (icmp_ln890_1838)> <Delay = 0.00>

State 26 <SV = 6> <Delay = 0.70>
ST_26 : Operation 355 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split11, i5 %add_ln691_1974, void"   --->   Operation 355 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 356 [1/1] (0.70ns)   --->   "%add_ln691_1974 = add i5 %c8_V, i5 1"   --->   Operation 356 'add' 'add_ln691_1974' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 357 [1/1] (0.63ns)   --->   "%icmp_ln890_1839 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 357 'icmp' 'icmp_ln890_1839' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 358 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 358 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln1263 = br i1 %icmp_ln890_1839, void %.split9, void" [./dut.cpp:1263]   --->   Operation 359 'br' 'br_ln1263' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 360 [1/1] (0.00ns)   --->   "%specloopname_ln1263 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1743" [./dut.cpp:1263]   --->   Operation 360 'specloopname' 'specloopname_ln1263' <Predicate = (!icmp_ln890_1839)> <Delay = 0.00>
ST_26 : Operation 361 [1/1] (0.38ns)   --->   "%br_ln1270 = br void" [./dut.cpp:1270]   --->   Operation 361 'br' 'br_ln1270' <Predicate = (!icmp_ln890_1839)> <Delay = 0.38>
ST_26 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 362 'br' 'br_ln0' <Predicate = (icmp_ln890_1839)> <Delay = 0.00>

State 27 <SV = 7> <Delay = 1.87>
ST_27 : Operation 363 [1/1] (0.00ns)   --->   "%n_V = phi i4 0, void %.split9, i4 %add_ln691_1979, void %.split60"   --->   Operation 363 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 364 [1/1] (0.00ns)   --->   "%p_Val2_128 = phi i256 %in_data_V, void %.split9, i256 %zext_ln1497, void %.split60"   --->   Operation 364 'phi' 'p_Val2_128' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 365 [1/1] (0.70ns)   --->   "%add_ln691_1979 = add i4 %n_V, i4 1"   --->   Operation 365 'add' 'add_ln691_1979' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 366 [1/1] (0.65ns)   --->   "%icmp_ln878 = icmp_eq  i4 %n_V, i4 8"   --->   Operation 366 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 367 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 367 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln1270 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:1270]   --->   Operation 368 'br' 'br_ln1270' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 369 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1709"   --->   Operation 369 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_27 : Operation 370 [1/1] (0.00ns)   --->   "%data_split_V_0_144 = trunc i256 %p_Val2_128"   --->   Operation 370 'trunc' 'data_split_V_0_144' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_27 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln1271 = trunc i4 %n_V" [./dut.cpp:1271]   --->   Operation 371 'trunc' 'trunc_ln1271' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_27 : Operation 372 [1/1] (0.63ns)   --->   "%switch_ln1271 = switch i3 %trunc_ln1271, void %branch23, i3 0, void %.split..split60_crit_edge, i3 1, void %branch17, i3 2, void %branch18, i3 3, void %branch19, i3 4, void %branch20, i3 5, void %branch21, i3 6, void %branch22" [./dut.cpp:1271]   --->   Operation 372 'switch' 'switch_ln1271' <Predicate = (!icmp_ln878)> <Delay = 0.63>
ST_27 : Operation 373 [1/1] (0.00ns)   --->   "%store_ln1271 = store i32 %data_split_V_0_144, i32 %data_split_V_7_398" [./dut.cpp:1271]   --->   Operation 373 'store' 'store_ln1271' <Predicate = (!icmp_ln878 & trunc_ln1271 == 6)> <Delay = 0.00>
ST_27 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln1271 = br void %.split60" [./dut.cpp:1271]   --->   Operation 374 'br' 'br_ln1271' <Predicate = (!icmp_ln878 & trunc_ln1271 == 6)> <Delay = 0.00>
ST_27 : Operation 375 [1/1] (0.00ns)   --->   "%store_ln1271 = store i32 %data_split_V_0_144, i32 %data_split_V_7_397" [./dut.cpp:1271]   --->   Operation 375 'store' 'store_ln1271' <Predicate = (!icmp_ln878 & trunc_ln1271 == 5)> <Delay = 0.00>
ST_27 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln1271 = br void %.split60" [./dut.cpp:1271]   --->   Operation 376 'br' 'br_ln1271' <Predicate = (!icmp_ln878 & trunc_ln1271 == 5)> <Delay = 0.00>
ST_27 : Operation 377 [1/1] (0.00ns)   --->   "%store_ln1271 = store i32 %data_split_V_0_144, i32 %data_split_V_7_396" [./dut.cpp:1271]   --->   Operation 377 'store' 'store_ln1271' <Predicate = (!icmp_ln878 & trunc_ln1271 == 4)> <Delay = 0.00>
ST_27 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln1271 = br void %.split60" [./dut.cpp:1271]   --->   Operation 378 'br' 'br_ln1271' <Predicate = (!icmp_ln878 & trunc_ln1271 == 4)> <Delay = 0.00>
ST_27 : Operation 379 [1/1] (0.00ns)   --->   "%store_ln1271 = store i32 %data_split_V_0_144, i32 %data_split_V_7_395" [./dut.cpp:1271]   --->   Operation 379 'store' 'store_ln1271' <Predicate = (!icmp_ln878 & trunc_ln1271 == 3)> <Delay = 0.00>
ST_27 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln1271 = br void %.split60" [./dut.cpp:1271]   --->   Operation 380 'br' 'br_ln1271' <Predicate = (!icmp_ln878 & trunc_ln1271 == 3)> <Delay = 0.00>
ST_27 : Operation 381 [1/1] (0.00ns)   --->   "%store_ln1271 = store i32 %data_split_V_0_144, i32 %data_split_V_7_394" [./dut.cpp:1271]   --->   Operation 381 'store' 'store_ln1271' <Predicate = (!icmp_ln878 & trunc_ln1271 == 2)> <Delay = 0.00>
ST_27 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln1271 = br void %.split60" [./dut.cpp:1271]   --->   Operation 382 'br' 'br_ln1271' <Predicate = (!icmp_ln878 & trunc_ln1271 == 2)> <Delay = 0.00>
ST_27 : Operation 383 [1/1] (0.00ns)   --->   "%store_ln1271 = store i32 %data_split_V_0_144, i32 %data_split_V_7_393" [./dut.cpp:1271]   --->   Operation 383 'store' 'store_ln1271' <Predicate = (!icmp_ln878 & trunc_ln1271 == 1)> <Delay = 0.00>
ST_27 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln1271 = br void %.split60" [./dut.cpp:1271]   --->   Operation 384 'br' 'br_ln1271' <Predicate = (!icmp_ln878 & trunc_ln1271 == 1)> <Delay = 0.00>
ST_27 : Operation 385 [1/1] (0.00ns)   --->   "%store_ln1271 = store i32 %data_split_V_0_144, i32 %data_split_V_7_392" [./dut.cpp:1271]   --->   Operation 385 'store' 'store_ln1271' <Predicate = (!icmp_ln878 & trunc_ln1271 == 0)> <Delay = 0.00>
ST_27 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln1271 = br void %.split60" [./dut.cpp:1271]   --->   Operation 386 'br' 'br_ln1271' <Predicate = (!icmp_ln878 & trunc_ln1271 == 0)> <Delay = 0.00>
ST_27 : Operation 387 [1/1] (0.00ns)   --->   "%store_ln1271 = store i32 %data_split_V_0_144, i32 %data_split_V_7_024" [./dut.cpp:1271]   --->   Operation 387 'store' 'store_ln1271' <Predicate = (!icmp_ln878 & trunc_ln1271 == 7)> <Delay = 0.00>
ST_27 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln1271 = br void %.split60" [./dut.cpp:1271]   --->   Operation 388 'br' 'br_ln1271' <Predicate = (!icmp_ln878 & trunc_ln1271 == 7)> <Delay = 0.00>
ST_27 : Operation 389 [1/1] (0.00ns)   --->   "%data_split_V_7_392_load = load i32 %data_split_V_7_392"   --->   Operation 389 'load' 'data_split_V_7_392_load' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_27 : Operation 390 [1/1] (0.00ns)   --->   "%data_split_V_7_393_load = load i32 %data_split_V_7_393"   --->   Operation 390 'load' 'data_split_V_7_393_load' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_27 : Operation 391 [1/1] (0.00ns)   --->   "%data_split_V_7_394_load = load i32 %data_split_V_7_394"   --->   Operation 391 'load' 'data_split_V_7_394_load' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_27 : Operation 392 [1/1] (0.00ns)   --->   "%data_split_V_7_395_load = load i32 %data_split_V_7_395"   --->   Operation 392 'load' 'data_split_V_7_395_load' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_27 : Operation 393 [1/1] (0.00ns)   --->   "%data_split_V_7_396_load = load i32 %data_split_V_7_396"   --->   Operation 393 'load' 'data_split_V_7_396_load' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_27 : Operation 394 [1/1] (0.00ns)   --->   "%data_split_V_7_397_load = load i32 %data_split_V_7_397"   --->   Operation 394 'load' 'data_split_V_7_397_load' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_27 : Operation 395 [1/1] (0.00ns)   --->   "%data_split_V_7_398_load = load i32 %data_split_V_7_398"   --->   Operation 395 'load' 'data_split_V_7_398_load' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_27 : Operation 396 [1/1] (0.00ns)   --->   "%data_split_V_7_024_load = load i32 %data_split_V_7_024"   --->   Operation 396 'load' 'data_split_V_7_024_load' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_27 : Operation 397 [1/1] (0.58ns)   --->   "%u_61 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %data_split_V_7_392_load, i32 %data_split_V_7_393_load, i32 %data_split_V_7_394_load, i32 %data_split_V_7_395_load, i32 %data_split_V_7_396_load, i32 %data_split_V_7_397_load, i32 %data_split_V_7_398_load, i32 %data_split_V_7_024_load, i3 %empty_3088"   --->   Operation 397 'mux' 'u_61' <Predicate = (icmp_ln878)> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 398 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_0_x061, i32 %u_61" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 398 'write' 'write_ln174' <Predicate = (icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_27 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 399 'br' 'br_ln0' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 28 <SV = 8> <Delay = 0.00>
ST_28 : Operation 400 [1/1] (0.00ns)   --->   "%r_119 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_128, i32 32, i32 255"   --->   Operation 400 'partselect' 'r_119' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i224 %r_119"   --->   Operation 401 'zext' 'zext_ln1497' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 402 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [30]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [30]  (0 ns)
	'add' operation ('add_ln691') [32]  (0.572 ns)

 <State 3>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_1971') [40]  (0 ns)
	'sub' operation ('add_i_i611_cast') [49]  (0.706 ns)

 <State 4>: 0.705ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V') [54]  (0 ns)
	'add' operation ('c2.V') [55]  (0.705 ns)

 <State 5>: 0.778ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:1110) [65]  (0 ns)
	'add' operation ('c3', ./dut.cpp:1110) [67]  (0.708 ns)
	blocking operation 0.07 ns on control path)

 <State 6>: 1.96ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_0_x09' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [104]  (1.22 ns)
	'store' operation ('store_ln1124', ./dut.cpp:1124) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_B_pong.V[0]', ./dut.cpp:1092 [106]  (0.746 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_0_x09' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [88]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_1_x010' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [89]  (1.22 ns)

 <State 8>: 0.746ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1982') [117]  (0 ns)
	'getelementptr' operation ('local_B_ping_V_0_addr_32') [125]  (0 ns)
	'load' operation ('in_data.V') on array 'local_B_ping.V[0]', ./dut.cpp:1091 [126]  (0.746 ns)

 <State 9>: 0.746ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_B_ping.V[0]', ./dut.cpp:1091 [126]  (0.746 ns)

 <State 10>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1984') [129]  (0 ns)
	'add' operation ('add_ln691_1984') [130]  (0.706 ns)

 <State 11>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1986') [138]  (0 ns)
	'add' operation ('add_ln691_1986') [139]  (0.708 ns)

 <State 12>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1988') [148]  (0 ns)
	'add' operation ('add_ln691_1988') [149]  (0.707 ns)

 <State 13>: 1.87ns
The critical path consists of the following:
	'load' operation ('data_split_V_7_load') on local variable 'data_split.V[7]' [197]  (0 ns)
	'mux' operation ('u') [205]  (0.584 ns)
	fifo write on port 'fifo_B_PE_0_0_x061' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [206]  (1.22 ns)
	blocking operation 0.0719 ns on control path)

 <State 14>: 0.778ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:1178) [219]  (0 ns)
	'add' operation ('c3', ./dut.cpp:1178) [221]  (0.708 ns)
	blocking operation 0.07 ns on control path)

 <State 15>: 1.96ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_0_x09' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [258]  (1.22 ns)
	'store' operation ('store_ln1192', ./dut.cpp:1192) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_B_ping.V[0]', ./dut.cpp:1091 [260]  (0.746 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_0_x09' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [242]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_1_x010' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [243]  (1.22 ns)

 <State 17>: 0.746ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_B_pong.V[0]', ./dut.cpp:1092 [280]  (0.746 ns)

 <State 18>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1983') [283]  (0 ns)
	'add' operation ('add_ln691_1983') [284]  (0.706 ns)

 <State 19>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1985') [292]  (0 ns)
	'add' operation ('add_ln691_1985') [293]  (0.708 ns)

 <State 20>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1987') [302]  (0 ns)
	'add' operation ('add_ln691_1987') [303]  (0.707 ns)

 <State 21>: 1.87ns
The critical path consists of the following:
	'load' operation ('data_split_V_7_384_load') on local variable 'data_split.V[7]' [351]  (0 ns)
	'mux' operation ('u') [359]  (0.584 ns)
	fifo write on port 'fifo_B_PE_0_0_x061' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [360]  (1.22 ns)
	blocking operation 0.0719 ns on control path)

 <State 22>: 0.746ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1970') [388]  (0 ns)
	'getelementptr' operation ('local_B_ping_V_0_addr') [396]  (0 ns)
	'load' operation ('in_data.V') on array 'local_B_ping.V[0]', ./dut.cpp:1091 [397]  (0.746 ns)

 <State 23>: 0.746ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_B_ping.V[0]', ./dut.cpp:1091 [397]  (0.746 ns)

 <State 24>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1972') [400]  (0 ns)
	'add' operation ('add_ln691_1972') [401]  (0.706 ns)

 <State 25>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1973') [409]  (0 ns)
	'add' operation ('add_ln691_1973') [410]  (0.708 ns)

 <State 26>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1974') [419]  (0 ns)
	'add' operation ('add_ln691_1974') [420]  (0.707 ns)

 <State 27>: 1.87ns
The critical path consists of the following:
	'load' operation ('data_split_V_7_392_load') on local variable 'data_split.V[7]' [468]  (0 ns)
	'mux' operation ('u') [476]  (0.584 ns)
	fifo write on port 'fifo_B_PE_0_0_x061' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [477]  (1.22 ns)
	blocking operation 0.0719 ns on control path)

 <State 28>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
