// Seed: 1759257057
module module_0 (
    output wor id_0,
    input supply0 id_1
);
  wire id_3;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    inout  uwire id_2,
    input  uwire id_3,
    output wire  id_4
);
  id_6 :
  assert property (@(posedge id_3 * 1) id_1)
  else $display(1, 1, {1'b0, id_3});
  wire id_7;
  wor id_8, id_9 = id_6, id_10;
  module_0 modCall_1 (
      id_10,
      id_6
  );
  id_11 :
  assert property (@(negedge id_3) 1)
  else $display(id_9);
endmodule
