// Seed: 3761869498
module module_0 ();
  wire id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1
);
  assign id_1 = -1'b0 / -1'h0;
  wire id_3 = id_3;
  localparam id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1, id_3;
  module_3 modCall_1 ();
  wire id_4;
  wire id_5, id_6;
endmodule
module module_3 ();
  uwire id_2, id_3 = 1, id_4;
endmodule
module module_4 (
    output logic id_0
);
  for (id_2 = 1; ~id_2; id_0 = -1'b0) begin : LABEL_0
    begin : LABEL_0
      wire id_3;
      wire id_4;
    end
  end
  module_3 modCall_1 ();
  assign modCall_1.id_3 = 0;
  initial id_0 <= 1;
  always id_0 <= id_2;
  assign id_2 = id_2;
  assign id_2 = -1 + id_2;
endmodule
