Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Thu Oct 29 01:12:10 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing -file ./report/DCT_timing_synth.rpt
| Design       : DCT
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 DCT_Block_proc_U0_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            X_read
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.097ns  (logic 0.813ns (38.770%)  route 1.284ns (61.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   1.737     1.737    ap_clk
                         FDRE                                         r  DCT_Block_proc_U0_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.255 r  DCT_Block_proc_U0_ap_start_reg/Q
                         net (fo=1, unplaced)         0.311     2.566    DCT_Block_proc_U0_ap_start
                         LUT3 (Prop_lut3_I2_O)        0.295     2.861 r  Y_write_INST_0/O
                         net (fo=0)                   0.973     3.834    Y_write
                                                                      r  X_read (OUT)
  -------------------------------------------------------------------    -------------------




