\hypertarget{class_simulator_1_1drisc_1_1_i_o_interface}{\section{Simulator\+:\+:drisc\+:\+:I\+O\+Interface Class Reference}
\label{class_simulator_1_1drisc_1_1_i_o_interface}\index{Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}}
}


{\ttfamily \#include $<$I\+O\+Interface.\+h$>$}

Inheritance diagram for Simulator\+:\+:drisc\+:\+:I\+O\+Interface\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=4.000000cm]{class_simulator_1_1drisc_1_1_i_o_interface}
\end{center}
\end{figure}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{class_simulator_1_1drisc_1_1_i_o_interface_1_1_async_i_o_interface}{Async\+I\+O\+Interface}
\item 
class \hyperlink{class_simulator_1_1drisc_1_1_i_o_interface_1_1_p_n_c_interface}{P\+N\+C\+Interface}
\end{DoxyCompactItemize}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_simulator_1_1drisc_1_1_i_o_interface_a01c2b6cd701f5d3376be533b193a6aa7}{I\+O\+Interface} (const std\+::string \&\hyperlink{mtconf_8c_a8f8f80d37794cde9472343e4487ba3eb}{name}, \hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&parent, \hyperlink{class_simulator_1_1_clock}{Clock} \&clock, \hyperlink{class_simulator_1_1_i_i_o_bus}{I\+I\+O\+Bus} \&iobus, \hyperlink{namespace_simulator_a3493d987c866ad6b8aaa704c42502db0}{I\+O\+Device\+I\+D} devid, \hyperlink{class_config}{Config} \&config)
\item 
void \hyperlink{class_simulator_1_1drisc_1_1_i_o_interface_a1a1f9e2996386bc86fc5a2a038d53fb6}{Connect\+Memory} (\hyperlink{class_simulator_1_1_i_memory}{I\+Memory} $\ast$memory)
\item 
\hyperlink{class_simulator_1_1drisc_1_1_m_m_i_o_component}{drisc\+::\+M\+M\+I\+O\+Component} \& \hyperlink{class_simulator_1_1drisc_1_1_i_o_interface_a5a8c70eead9c1e8e76193d751066df83}{Get\+Async\+I\+O\+Interface} ()
\item 
\hyperlink{class_simulator_1_1drisc_1_1_m_m_i_o_component}{drisc\+::\+M\+M\+I\+O\+Component} \& \hyperlink{class_simulator_1_1drisc_1_1_i_o_interface_ad10ea2082cf082ae2367c44876333c86}{Get\+P\+N\+C\+Interface} ()
\item 
\hyperlink{class_simulator_1_1drisc_1_1_i_o_response_multiplexer}{I\+O\+Response\+Multiplexer} \& \hyperlink{class_simulator_1_1drisc_1_1_i_o_interface_a201c2e66d3074e01fa283d3531835aed}{Get\+Read\+Response\+Multiplexer} ()
\item 
\hyperlink{class_simulator_1_1drisc_1_1_i_o_notification_multiplexer}{I\+O\+Notification\+Multiplexer} \& \hyperlink{class_simulator_1_1drisc_1_1_i_o_interface_a6b37979284cb1403df85526baefbf9af}{Get\+Notification\+Multiplexer} ()
\item 
\hyperlink{class_simulator_1_1drisc_1_1_i_o_direct_cache_access}{I\+O\+Direct\+Cache\+Access} \& \hyperlink{class_simulator_1_1drisc_1_1_i_o_interface_a1edf34a655ff1591c4be4230e285cf0b}{Get\+Direct\+Cache\+Access} ()
\item 
\hyperlink{class_simulator_1_1drisc_1_1_i_o_bus_interface}{I\+O\+Bus\+Interface} \& \hyperlink{class_simulator_1_1drisc_1_1_i_o_interface_abdd18b43cecb928670e0acf178b11a09}{Get\+I\+O\+Bus\+Interface} ()
\item 
Mem\+Addr \hyperlink{class_simulator_1_1drisc_1_1_i_o_interface_a1610c95f6ad4333608e44f99bfe507b6}{Get\+Device\+Base\+Address} (\hyperlink{namespace_simulator_a3493d987c866ad6b8aaa704c42502db0}{I\+O\+Device\+I\+D} dev) const 
\item 
void \hyperlink{class_simulator_1_1drisc_1_1_i_o_interface_ad84bbe534d545f489cef52a30476ab3a}{Initialize} ()
\item 
void \hyperlink{class_simulator_1_1drisc_1_1_i_o_interface_af137ac424b0a52466aed8090a2bcaba7}{Cmd\+\_\+\+Info} (std\+::ostream \&out, const std\+::vector$<$ std\+::string $>$ \&args) const 
\end{DoxyCompactItemize}
\subsection*{Friends}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{class_simulator_1_1drisc_1_1_i_o_interface_aee8a7571cd678791161eaafb50ac5e56}{Async\+I\+O\+Interface}
\item 
class \hyperlink{class_simulator_1_1drisc_1_1_i_o_interface_a586fe0408167cf3d869a9a6c3eed8862}{P\+N\+C\+Interface}
\end{DoxyCompactItemize}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{class_simulator_1_1drisc_1_1_i_o_interface_a01c2b6cd701f5d3376be533b193a6aa7}{\index{Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}!I\+O\+Interface@{I\+O\+Interface}}
\index{I\+O\+Interface@{I\+O\+Interface}!Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}}
\subsubsection[{I\+O\+Interface}]{\setlength{\rightskip}{0pt plus 5cm}Simulator\+::drisc\+::\+I\+O\+Interface\+::\+I\+O\+Interface (
\begin{DoxyParamCaption}
\item[{const std\+::string \&}]{name, }
\item[{{\bf D\+R\+I\+S\+C} \&}]{parent, }
\item[{{\bf Clock} \&}]{clock, }
\item[{{\bf I\+I\+O\+Bus} \&}]{iobus, }
\item[{{\bf I\+O\+Device\+I\+D}}]{devid, }
\item[{{\bf Config} \&}]{config}
\end{DoxyParamCaption}
)}}\label{class_simulator_1_1drisc_1_1_i_o_interface_a01c2b6cd701f5d3376be533b193a6aa7}


\subsection{Member Function Documentation}
\hypertarget{class_simulator_1_1drisc_1_1_i_o_interface_af137ac424b0a52466aed8090a2bcaba7}{\index{Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}!Cmd\+\_\+\+Info@{Cmd\+\_\+\+Info}}
\index{Cmd\+\_\+\+Info@{Cmd\+\_\+\+Info}!Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}}
\subsubsection[{Cmd\+\_\+\+Info}]{\setlength{\rightskip}{0pt plus 5cm}void Simulator\+::drisc\+::\+I\+O\+Interface\+::\+Cmd\+\_\+\+Info (
\begin{DoxyParamCaption}
\item[{std\+::ostream \&}]{out, }
\item[{const std\+::vector$<$ std\+::string $>$ \&}]{args}
\end{DoxyParamCaption}
) const}}\label{class_simulator_1_1drisc_1_1_i_o_interface_af137ac424b0a52466aed8090a2bcaba7}
\hypertarget{class_simulator_1_1drisc_1_1_i_o_interface_a1a1f9e2996386bc86fc5a2a038d53fb6}{\index{Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}!Connect\+Memory@{Connect\+Memory}}
\index{Connect\+Memory@{Connect\+Memory}!Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}}
\subsubsection[{Connect\+Memory}]{\setlength{\rightskip}{0pt plus 5cm}void Simulator\+::drisc\+::\+I\+O\+Interface\+::\+Connect\+Memory (
\begin{DoxyParamCaption}
\item[{{\bf I\+Memory} $\ast$}]{memory}
\end{DoxyParamCaption}
)}}\label{class_simulator_1_1drisc_1_1_i_o_interface_a1a1f9e2996386bc86fc5a2a038d53fb6}
\hypertarget{class_simulator_1_1drisc_1_1_i_o_interface_a5a8c70eead9c1e8e76193d751066df83}{\index{Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}!Get\+Async\+I\+O\+Interface@{Get\+Async\+I\+O\+Interface}}
\index{Get\+Async\+I\+O\+Interface@{Get\+Async\+I\+O\+Interface}!Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}}
\subsubsection[{Get\+Async\+I\+O\+Interface}]{\setlength{\rightskip}{0pt plus 5cm}{\bf drisc\+::\+M\+M\+I\+O\+Component}\& Simulator\+::drisc\+::\+I\+O\+Interface\+::\+Get\+Async\+I\+O\+Interface (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}}\label{class_simulator_1_1drisc_1_1_i_o_interface_a5a8c70eead9c1e8e76193d751066df83}
\hypertarget{class_simulator_1_1drisc_1_1_i_o_interface_a1610c95f6ad4333608e44f99bfe507b6}{\index{Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}!Get\+Device\+Base\+Address@{Get\+Device\+Base\+Address}}
\index{Get\+Device\+Base\+Address@{Get\+Device\+Base\+Address}!Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}}
\subsubsection[{Get\+Device\+Base\+Address}]{\setlength{\rightskip}{0pt plus 5cm}Mem\+Addr Simulator\+::drisc\+::\+I\+O\+Interface\+::\+Get\+Device\+Base\+Address (
\begin{DoxyParamCaption}
\item[{{\bf I\+O\+Device\+I\+D}}]{dev}
\end{DoxyParamCaption}
) const\hspace{0.3cm}{\ttfamily [inline]}}}\label{class_simulator_1_1drisc_1_1_i_o_interface_a1610c95f6ad4333608e44f99bfe507b6}
\hypertarget{class_simulator_1_1drisc_1_1_i_o_interface_a1edf34a655ff1591c4be4230e285cf0b}{\index{Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}!Get\+Direct\+Cache\+Access@{Get\+Direct\+Cache\+Access}}
\index{Get\+Direct\+Cache\+Access@{Get\+Direct\+Cache\+Access}!Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}}
\subsubsection[{Get\+Direct\+Cache\+Access}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+O\+Direct\+Cache\+Access}\& Simulator\+::drisc\+::\+I\+O\+Interface\+::\+Get\+Direct\+Cache\+Access (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}}\label{class_simulator_1_1drisc_1_1_i_o_interface_a1edf34a655ff1591c4be4230e285cf0b}
\hypertarget{class_simulator_1_1drisc_1_1_i_o_interface_abdd18b43cecb928670e0acf178b11a09}{\index{Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}!Get\+I\+O\+Bus\+Interface@{Get\+I\+O\+Bus\+Interface}}
\index{Get\+I\+O\+Bus\+Interface@{Get\+I\+O\+Bus\+Interface}!Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}}
\subsubsection[{Get\+I\+O\+Bus\+Interface}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+O\+Bus\+Interface}\& Simulator\+::drisc\+::\+I\+O\+Interface\+::\+Get\+I\+O\+Bus\+Interface (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}}\label{class_simulator_1_1drisc_1_1_i_o_interface_abdd18b43cecb928670e0acf178b11a09}
\hypertarget{class_simulator_1_1drisc_1_1_i_o_interface_a6b37979284cb1403df85526baefbf9af}{\index{Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}!Get\+Notification\+Multiplexer@{Get\+Notification\+Multiplexer}}
\index{Get\+Notification\+Multiplexer@{Get\+Notification\+Multiplexer}!Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}}
\subsubsection[{Get\+Notification\+Multiplexer}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+O\+Notification\+Multiplexer}\& Simulator\+::drisc\+::\+I\+O\+Interface\+::\+Get\+Notification\+Multiplexer (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}}\label{class_simulator_1_1drisc_1_1_i_o_interface_a6b37979284cb1403df85526baefbf9af}
\hypertarget{class_simulator_1_1drisc_1_1_i_o_interface_ad10ea2082cf082ae2367c44876333c86}{\index{Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}!Get\+P\+N\+C\+Interface@{Get\+P\+N\+C\+Interface}}
\index{Get\+P\+N\+C\+Interface@{Get\+P\+N\+C\+Interface}!Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}}
\subsubsection[{Get\+P\+N\+C\+Interface}]{\setlength{\rightskip}{0pt plus 5cm}{\bf drisc\+::\+M\+M\+I\+O\+Component}\& Simulator\+::drisc\+::\+I\+O\+Interface\+::\+Get\+P\+N\+C\+Interface (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}}\label{class_simulator_1_1drisc_1_1_i_o_interface_ad10ea2082cf082ae2367c44876333c86}
\hypertarget{class_simulator_1_1drisc_1_1_i_o_interface_a201c2e66d3074e01fa283d3531835aed}{\index{Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}!Get\+Read\+Response\+Multiplexer@{Get\+Read\+Response\+Multiplexer}}
\index{Get\+Read\+Response\+Multiplexer@{Get\+Read\+Response\+Multiplexer}!Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}}
\subsubsection[{Get\+Read\+Response\+Multiplexer}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+O\+Response\+Multiplexer}\& Simulator\+::drisc\+::\+I\+O\+Interface\+::\+Get\+Read\+Response\+Multiplexer (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}}\label{class_simulator_1_1drisc_1_1_i_o_interface_a201c2e66d3074e01fa283d3531835aed}
\hypertarget{class_simulator_1_1drisc_1_1_i_o_interface_ad84bbe534d545f489cef52a30476ab3a}{\index{Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}!Initialize@{Initialize}}
\index{Initialize@{Initialize}!Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}}
\subsubsection[{Initialize}]{\setlength{\rightskip}{0pt plus 5cm}void Simulator\+::drisc\+::\+I\+O\+Interface\+::\+Initialize (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{class_simulator_1_1drisc_1_1_i_o_interface_ad84bbe534d545f489cef52a30476ab3a}


\subsection{Friends And Related Function Documentation}
\hypertarget{class_simulator_1_1drisc_1_1_i_o_interface_aee8a7571cd678791161eaafb50ac5e56}{\index{Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}!Async\+I\+O\+Interface@{Async\+I\+O\+Interface}}
\index{Async\+I\+O\+Interface@{Async\+I\+O\+Interface}!Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}}
\subsubsection[{Async\+I\+O\+Interface}]{\setlength{\rightskip}{0pt plus 5cm}friend class {\bf Async\+I\+O\+Interface}\hspace{0.3cm}{\ttfamily [friend]}}}\label{class_simulator_1_1drisc_1_1_i_o_interface_aee8a7571cd678791161eaafb50ac5e56}
\hypertarget{class_simulator_1_1drisc_1_1_i_o_interface_a586fe0408167cf3d869a9a6c3eed8862}{\index{Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}!P\+N\+C\+Interface@{P\+N\+C\+Interface}}
\index{P\+N\+C\+Interface@{P\+N\+C\+Interface}!Simulator\+::drisc\+::\+I\+O\+Interface@{Simulator\+::drisc\+::\+I\+O\+Interface}}
\subsubsection[{P\+N\+C\+Interface}]{\setlength{\rightskip}{0pt plus 5cm}friend class {\bf P\+N\+C\+Interface}\hspace{0.3cm}{\ttfamily [friend]}}}\label{class_simulator_1_1drisc_1_1_i_o_interface_a586fe0408167cf3d869a9a6c3eed8862}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
arch/drisc/mmu/\hyperlink{_i_o_interface_8h}{I\+O\+Interface.\+h}\item 
arch/drisc/mmu/\hyperlink{_i_o_interface_8cpp}{I\+O\+Interface.\+cpp}\end{DoxyCompactItemize}
