# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Memory_Element_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/Memory_Element/PIPO_Register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:34 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/Memory_Element/PIPO_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipo_register
# -- Compiling architecture ha of pipo_register
# End time: 19:05:34 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/Memory_Element/memory_64b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:35 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/Memory_Element/memory_64b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Memory_64b
# -- Compiling architecture str of Memory_64b
# End time: 19:05:35 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/Memory_Element/D_Flip_Flop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:35 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/Memory_Element/D_Flip_Flop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff
# -- Compiling architecture beh of d_ff
# End time: 19:05:35 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/Memory_Element/32_X_1_Mux_16_bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:35 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/Memory_Element/32_X_1_Mux_16_bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_32x1_16bit
# -- Compiling architecture beh of mux_32x1_16bit
# End time: 19:05:35 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/Memory_Element/32_X_1_Demux_16_bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:35 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/Memory_Element/32_X_1_Demux_16_bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity demux_32x1_16bit
# -- Compiling architecture beh of demux_32x1_16bit
# End time: 19:05:35 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/Memory_Element/2_X_1_Mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:35 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/Memory_Element/2_X_1_Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2x1
# -- Compiling architecture beh of mux_2x1
# End time: 19:05:35 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/Memory_Element/Memory_64b_testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:35 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/Memory_Element/Memory_64b_testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memory_64b_testbench
# -- Compiling architecture bhv of Memory_64b_testbench
# End time: 19:05:35 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Memory_64b_testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Memory_64b_testbench 
# Start time: 19:05:35 on Dec 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_64b_testbench(bhv)
# Loading work.memory_64b(str)
# Loading work.pipo_register(ha)
# Loading work.d_ff(beh)
# Loading work.mux_2x1(beh)
# Loading work.mux_32x1_16bit(beh)
# Loading work.demux_32x1_16bit(beh)
# ** Warning: Design size of 15851 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Process line__11 at E:/Semester_3/Digital Systems/Project_Part_B/Memory_Element/D_Flip_Flop.vhd line 11
# End time: 19:06:54 on Dec 01,2024, Elapsed time: 0:01:19
# Errors: 0, Warnings: 1
