$date
	Sat Oct 22 21:53:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#738837
b11000 !
1"
#738838
b11000 &
b11000 %
1$
#738839
0"
#738842
b1100 &
b1100 %
#738846
b110 &
b110 %
#738850
b11 &
b11 %
#738854
b1010 &
b1010 %
#738858
b101 &
b101 %
#738862
b10000 &
b10000 %
#738866
b1000 &
b1000 %
#738870
b100 &
b100 %
#738874
b10 &
b10 %
#738878
b1 &
1#
b1 %
#738882
b0 &
b0 %
0#
0$
#1739919
b10111 !
1"
#1739922
b10111 &
b10111 %
1$
#1739923
0"
#1739926
b1000110 &
b1000110 %
#1739930
b100011 &
b100011 %
#1739934
b1101010 &
b1101010 %
#1739938
b110101 &
b110101 %
#1739942
b10100000 &
b10100000 %
#1739946
b1010000 &
b1010000 %
#1739950
b101000 &
b101000 %
#1739954
b10100 &
b10100 %
#1739958
b1010 &
b1010 %
#1739962
b101 &
b101 %
#1739966
b10000 &
b10000 %
#1739970
b1000 &
b1000 %
#1739974
b100 &
b100 %
#1739978
b10 &
b10 %
#1739982
b1 &
1#
b1 %
#1739986
b0 &
b0 %
0#
0$
#2663782
b1000 &
b1000 %
1$
b1000 !
1"
#2663783
0"
#2663786
b100 &
b100 %
#2663790
b10 &
b10 %
#2663794
b1 &
b1 %
1#
#2663798
b0 &
0#
b0 %
0$
#4500012
