# Systolic-Tensors
A SystemVerilog implementation of a parametric 4-stage pipelined systolic array for high-throughput matrix multiplication.
