<b># NTHU-courses</b>
The homework and projects in NTHU

<b>========================================================================================</b></p>
<b>Parallel Programming: (Graduate Program)</b>

Testing System: On Quanta cluster 11 nodes, each one has 12 processes, 96GB memory with 4TB storage space.
Each project must measure and analyze the performance and scalability of your program.

<b>HW_1. Basic odd-even sort and advanced odd-even sort :</b> implementing basic and advanced odd-even sort with MPI.

<b>HW_2. Single Roller Coaster Car Problem And N-body Problem</b></p>
      <b>Single Roller Coaster Car Problem  :</b> </p>
  2.1 Simulate Single Roller Coaster Car action and prevent synchronization by using conditional variable or mutex lock.</p>
  <b>N-body Problem:</b></p>
  2.2 Parallel N-body's sequential code by using Pthread and OpenMP.</p>
  2.3 Implement Barnes-Hut Algorithm by Pthread: Must parallelizing building tree phase and simulation phase</p>

<b>HW_3. Manderlbrot Set Problem:</b> Implementing both the static and dynamic scheduling versions to evaluate its loading balance status.</p>
   3.1. distributed memory in MPI</p> 
   3.2. shared memory in OpenMP</p>
   3.3. hybrid (distributed-shared) memory ( MPI + OpenMP)</p>

<b>HW_4. Blocked All-Pairs Shortest Paths Algorithm in CUDA:</b></p>
   4.1. Single GPU:</p> 
        implement Blocked All-Pairs Shortest Paths Algorithm in CUDA.</p>
   4.2. Multi-GPU in MPI version:</p> 
        implement program using multiple GPUs on multi nodes by MPI.</p>
   4.3. Multi-GPU in OpenMP version:</p> 
        implement program using multiple GPUs on multi nodes by OpenMP.</p>
  
<b>========================================================================================</b></p>
<b>Computer Architecture:</b>

<b>HW_1. MPIS Single Cycle Simulator:</b> Implement a single-cycle, functional processor simulator according to the reduced MIPS R3000 ISA. 

<b>HW_2. MIPS Pipeline Simulator:</b> Implement a pipelined, functional processor simulator 

<b>HW_3. MIPS Cache Memory Pagetable Simulator:</b> a simulator with memory hierarchy, Translation-Lookaside Buffer (TLB), virtual page table and cache mechanism with write back and write through policy. 

<b>HW_Tools:</b> Assembler and disassembler for Simulator.

<b>========================================================================================</b></p>
<b>Operation System:</b>

<b>HW_1. User-Mode and Kernel-Mode Processor Monitor:</b> a monitor oversees it own childâ€™ process status and delivers information between different processers.

<b>HW_2. River and frog arcade game:</b> multi-thread programming with XLib

<b>HW3. Virtual Memory Management in CUDA:</b> implementing GPU virtual-memory system with LRU replacement policy.

<b>HW_4. File System Management in CUDA:</b> Implement a simple file system in a kernel function of GPU that have single thread, limit global memory as volume.

<b>HW_5. I/O System DMA (Kernel-mode) device simulator:</b> keyboard device simulator in Kernel-Mode with blocking and non-blocking I/O operation.

<b>========================================================================================</b></p>
