<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::SIInstrInfo Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classllvm_1_1SIInstrInfo.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classllvm_1_1SIInstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::SIInstrInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::SIInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SIInstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1SIInstrInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1SIInstrInfo_inherit__map" id="llvm_1_1SIInstrInfo_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1AMDGPUInstrInfo.html" title="llvm::AMDGPUInstrInfo" alt="" coords="5,80,160,107"/>
<area shape="rect" id="node3" href="classAMDGPUGenInstrInfo.html" title="AMDGPUGenInstrInfo" alt="" coords="7,5,158,32"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::SIInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SIInstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1SIInstrInfo_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1SIInstrInfo_coll__map" id="llvm_1_1SIInstrInfo_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1AMDGPUInstrInfo.html" title="llvm::AMDGPUInstrInfo" alt="" coords="953,372,1108,399"/>
<area shape="rect" id="node3" href="classAMDGPUGenInstrInfo.html" title="AMDGPUGenInstrInfo" alt="" coords="732,351,883,377"/>
<area shape="rect" id="node4" href="classllvm_1_1TargetMachine.html" title="llvm::TargetMachine" alt="" coords="739,401,876,428"/>
<area shape="rect" id="node5" href="classllvm_1_1TargetOptions.html" title="llvm::TargetOptions" alt="" coords="465,64,597,91"/>
<area shape="rect" id="node12" href="classllvm_1_1MCAsmInfo.html" title="llvm::MCAsmInfo" alt="" coords="471,747,590,773"/>
<area shape="rect" id="node10" href="classllvm_1_1Target.html" title="llvm::Target" alt="" coords="487,432,575,459"/>
<area shape="rect" id="node11" href="classllvm_1_1MCCodeGenInfo.html" title="llvm::MCCodeGenInfo" alt="" coords="457,483,604,509"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a9c589a3b7d50b18129d2cda86155b0c1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a9c589a3b7d50b18129d2cda86155b0c1">SIInstrInfo</a> (<a class="el" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;tm)</td></tr>
<tr class="separator:a9c589a3b7d50b18129d2cda86155b0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ba2dd3245ce2115ef2145fe41a74fd"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a97ba2dd3245ce2115ef2145fe41a74fd">getRegisterInfo</a> () const </td></tr>
<tr class="separator:a97ba2dd3245ce2115ef2145fe41a74fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d61886f6b4cf283d64bae1d40965fe"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae0d61886f6b4cf283d64bae1d40965fe">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const </td></tr>
<tr class="separator:ae0d61886f6b4cf283d64bae1d40965fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5688899bb1f9258d2db67789b16af659"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5688899bb1f9258d2db67789b16af659">commuteOpcode</a> (unsigned Opcode) const </td></tr>
<tr class="separator:a5688899bb1f9258d2db67789b16af659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1acf975eb7dd7c24ecc8ac247c9d272d"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a1acf975eb7dd7c24ecc8ac247c9d272d">commuteInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, bool NewMI=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) const </td></tr>
<tr class="separator:a1acf975eb7dd7c24ecc8ac247c9d272d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e21a93c1fc7008c240f0d89aa6cb375"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4e21a93c1fc7008c240f0d89aa6cb375">getIEQOpcode</a> () const </td></tr>
<tr class="separator:a4e21a93c1fc7008c240f0d89aa6cb375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ce0431dc632b99a833925d5b2969fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a75ce0431dc632b99a833925d5b2969fb">buildMovInstr</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned DstReg, unsigned SrcReg) const </td></tr>
<tr class="memdesc:a75ce0431dc632b99a833925d5b2969fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build a MOV instruction.  <a href="#a75ce0431dc632b99a833925d5b2969fb">More...</a><br /></td></tr>
<tr class="separator:a75ce0431dc632b99a833925d5b2969fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d0f1f7e05042073a744333cdf1d942"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a00d0f1f7e05042073a744333cdf1d942">isMov</a> (unsigned Opcode) const </td></tr>
<tr class="separator:a00d0f1f7e05042073a744333cdf1d942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83316161f352156673aeff396ba73c63"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a83316161f352156673aeff396ba73c63">isSafeToMoveRegClassDefs</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const </td></tr>
<tr class="separator:a83316161f352156673aeff396ba73c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db7456450ec4eed8bdc27da5e011aa5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5db7456450ec4eed8bdc27da5e011aa5">isMIMG</a> (uint16_t Opcode) const </td></tr>
<tr class="separator:a5db7456450ec4eed8bdc27da5e011aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80262bdbfe4009f1bba367e053721daa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a80262bdbfe4009f1bba367e053721daa">isSMRD</a> (uint16_t Opcode) const </td></tr>
<tr class="separator:a80262bdbfe4009f1bba367e053721daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58af63308c1e1b1ee4394c859089c094"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a58af63308c1e1b1ee4394c859089c094">isVOP1</a> (uint16_t Opcode) const </td></tr>
<tr class="separator:a58af63308c1e1b1ee4394c859089c094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae34f68aab9ec9e67b9d7cb611a0b39e0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae34f68aab9ec9e67b9d7cb611a0b39e0">isVOP2</a> (uint16_t Opcode) const </td></tr>
<tr class="separator:ae34f68aab9ec9e67b9d7cb611a0b39e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40b6ac84bacfee1f9931e209430204b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#af40b6ac84bacfee1f9931e209430204b">isVOP3</a> (uint16_t Opcode) const </td></tr>
<tr class="separator:af40b6ac84bacfee1f9931e209430204b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc088d5e3a4b6d296b2ef36a9d95d06"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a3cc088d5e3a4b6d296b2ef36a9d95d06">isVOPC</a> (uint16_t Opcode) const </td></tr>
<tr class="separator:a3cc088d5e3a4b6d296b2ef36a9d95d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72710d857492f2adee54d353ad26cf99"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a72710d857492f2adee54d353ad26cf99">isInlineConstant</a> (const <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) const </td></tr>
<tr class="separator:a72710d857492f2adee54d353ad26cf99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0d86f7f0d629a21e602979c971d30d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">isLiteralConstant</a> (const <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) const </td></tr>
<tr class="separator:a5e0d86f7f0d629a21e602979c971d30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3089a20037b4521800fdb69f3461e2c"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae3089a20037b4521800fdb69f3461e2c">verifyInstruction</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) const </td></tr>
<tr class="separator:ae3089a20037b4521800fdb69f3461e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72ed628900277d4eae139a4161d70f7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab72ed628900277d4eae139a4161d70f7">isSALUInstr</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) const </td></tr>
<tr class="separator:ab72ed628900277d4eae139a4161d70f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc08b763d5745201b28d7262ceb5d3c1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#adc08b763d5745201b28d7262ceb5d3c1">isSALUOpSupportedOnVALU</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) const </td></tr>
<tr class="separator:adc08b763d5745201b28d7262ceb5d3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6808004fdc3693e924e77120164223ff"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">getOpRegClass</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned OpNo) const </td></tr>
<tr class="memdesc:a6808004fdc3693e924e77120164223ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the correct register class for <code>OpNo</code>. For target-specific instructions, this will return the register class that has been defined in tablegen. For generic instructions, like REG_SEQUENCE it will return the register class of its machine operand. to infer the correct register class base on the other operands.  <a href="#a6808004fdc3693e924e77120164223ff">More...</a><br /></td></tr>
<tr class="separator:a6808004fdc3693e924e77120164223ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a718bf1c6b53c22f17db3c2cb3abd0c3d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a718bf1c6b53c22f17db3c2cb3abd0c3d">canReadVGPR</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned OpNo) const </td></tr>
<tr class="separator:a718bf1c6b53c22f17db3c2cb3abd0c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21d1855687750f06e5e5bdff5d67247"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aa21d1855687750f06e5e5bdff5d67247">legalizeOpWithMove</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned OpIdx) const </td></tr>
<tr class="memdesc:aa21d1855687750f06e5e5bdff5d67247"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize the <code>OpIndex</code> operand of this instruction by inserting a MOV. For example: ADD_I32_e32 VGPR0, 15 to MOV VGPR1, 15 ADD_I32_e32 VGPR0, VGPR1.  <a href="#aa21d1855687750f06e5e5bdff5d67247">More...</a><br /></td></tr>
<tr class="separator:aa21d1855687750f06e5e5bdff5d67247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5794295c069a603481612709cd0ca2f6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5794295c069a603481612709cd0ca2f6">legalizeOperands</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="memdesc:a5794295c069a603481612709cd0ca2f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize all operands in this instruction. This function may create new instruction and insert them before <code>MI</code>.  <a href="#a5794295c069a603481612709cd0ca2f6">More...</a><br /></td></tr>
<tr class="separator:a5794295c069a603481612709cd0ca2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259d7fe8dc4a8d1892c9be17114323d5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a259d7fe8dc4a8d1892c9be17114323d5">moveToVALU</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) const </td></tr>
<tr class="memdesc:a259d7fe8dc4a8d1892c9be17114323d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace this instruction's opcode with the equivalent VALU opcode. This function will also move the users of <code>MI</code> to the VALU if necessary.  <a href="#a259d7fe8dc4a8d1892c9be17114323d5">More...</a><br /></td></tr>
<tr class="separator:a259d7fe8dc4a8d1892c9be17114323d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a441cbbdf1f77a40c52825db46fc99411"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a441cbbdf1f77a40c52825db46fc99411">calculateIndirectAddress</a> (unsigned RegIndex, unsigned Channel) const </td></tr>
<tr class="memdesc:a441cbbdf1f77a40c52825db46fc99411"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate the "Indirect Address" for the given <code>RegIndex</code> and <code>Channel</code>.  <a href="#a441cbbdf1f77a40c52825db46fc99411">More...</a><br /></td></tr>
<tr class="separator:a441cbbdf1f77a40c52825db46fc99411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af04e255abab6dafead34ab7886661afb"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#af04e255abab6dafead34ab7886661afb">getIndirectAddrRegClass</a> () const </td></tr>
<tr class="separator:af04e255abab6dafead34ab7886661afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7d2e08a418e596640ee29107c1a7da4"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad7d2e08a418e596640ee29107c1a7da4">buildIndirectWrite</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const </td></tr>
<tr class="memdesc:ad7d2e08a418e596640ee29107c1a7da4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build instruction(s) for an indirect register write.  <a href="#ad7d2e08a418e596640ee29107c1a7da4">More...</a><br /></td></tr>
<tr class="separator:ad7d2e08a418e596640ee29107c1a7da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a652553606f86b407975fce511e32a2cd"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a652553606f86b407975fce511e32a2cd">buildIndirectRead</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const </td></tr>
<tr class="memdesc:a652553606f86b407975fce511e32a2cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build instruction(s) for an indirect register read.  <a href="#a652553606f86b407975fce511e32a2cd">More...</a><br /></td></tr>
<tr class="separator:a652553606f86b407975fce511e32a2cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ccfdb916891b5fce915dff1696d45b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5ccfdb916891b5fce915dff1696d45b9">reserveIndirectRegisters</a> (<a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved, const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:a5ccfdb916891b5fce915dff1696d45b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4309c326e6f682370ddacac61d9eb65a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4309c326e6f682370ddacac61d9eb65a">LoadM0</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MoveRel, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned SavReg, unsigned IndexReg) const </td></tr>
<tr class="separator:a4309c326e6f682370ddacac61d9eb65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1AMDGPUInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1AMDGPUInstrInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td></tr>
<tr class="memitem:acfe7b23c2d93d3bc70d81f54af71237b inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#acfe7b23c2d93d3bc70d81f54af71237b">AMDGPUInstrInfo</a> (<a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;tm)</td></tr>
<tr class="separator:acfe7b23c2d93d3bc70d81f54af71237b inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360265f8b2178d1354b394db471e77bc inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a360265f8b2178d1354b394db471e77bc">isCoalescableExtInstr</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const </td></tr>
<tr class="separator:a360265f8b2178d1354b394db471e77bc inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4151279ace46422f320ea00168005ba3 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4151279ace46422f320ea00168005ba3">isLoadFromStackSlot</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:a4151279ace46422f320ea00168005ba3 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a241bf63a31c38e6305e2ab3fb7347c inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6a241bf63a31c38e6305e2ab3fb7347c">isLoadFromStackSlotPostFE</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:a6a241bf63a31c38e6305e2ab3fb7347c inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec5a03e7f3e7df0d3ac48039b8768223 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aec5a03e7f3e7df0d3ac48039b8768223">hasLoadFromStackSlot</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:aec5a03e7f3e7df0d3ac48039b8768223 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad07122fc4a7c80c85acfb78381944c48 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">isStoreFromStackSlot</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:ad07122fc4a7c80c85acfb78381944c48 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80e25b498543ac8e3ba829b2c3f39a3 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">isStoreFromStackSlotPostFE</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:ae80e25b498543ac8e3ba829b2c3f39a3 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414227bd606c05e0afbdff99c7075408 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">hasStoreFromStackSlot</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:a414227bd606c05e0afbdff99c7075408 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2783e64098b00db21f65ad37d44bb5de inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2783e64098b00db21f65ad37d44bb5de">convertToThreeAddress</a> (<a class="el" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) const </td></tr>
<tr class="separator:a2783e64098b00db21f65ad37d44bb5de inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd52ae2b4f5c82cac91683f21078039 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#afbd52ae2b4f5c82cac91683f21078039">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, unsigned SrcReg, bool isKill, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) const </td></tr>
<tr class="separator:afbd52ae2b4f5c82cac91683f21078039 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd90797762412081551c6b7eca92de0a inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abd90797762412081551c6b7eca92de0a">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, unsigned DestReg, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) const </td></tr>
<tr class="separator:abd90797762412081551c6b7eca92de0a inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaf523c57158238414a5f12d69e26327 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abaf523c57158238414a5f12d69e26327">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) const </td></tr>
<tr class="separator:abaf523c57158238414a5f12d69e26327 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326b1aff8710530a3d6bfdf45060259f inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a326b1aff8710530a3d6bfdf45060259f">canFoldMemoryOperand</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;Ops) const </td></tr>
<tr class="separator:a326b1aff8710530a3d6bfdf45060259f inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d580624c5a1812b8dec7ed4ee253412 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6d580624c5a1812b8dec7ed4ee253412">unfoldMemoryOperand</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, bool UnfoldLoad, bool UnfoldStore, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;NewMIs) const </td></tr>
<tr class="separator:a6d580624c5a1812b8dec7ed4ee253412 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af344ed96c23dc20c147d6a45288d2661 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af344ed96c23dc20c147d6a45288d2661">unfoldMemoryOperand</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;NewNodes) const </td></tr>
<tr class="separator:af344ed96c23dc20c147d6a45288d2661 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25d69bd7d512ac98ce80cd9b906a7a62 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a25d69bd7d512ac98ce80cd9b906a7a62">getOpcodeAfterMemoryUnfold</a> (unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=0) const </td></tr>
<tr class="separator:a25d69bd7d512ac98ce80cd9b906a7a62 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace2884c270084d7e90eba5a2ab7d5d10 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ace2884c270084d7e90eba5a2ab7d5d10">shouldScheduleLoadsNear</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const </td></tr>
<tr class="separator:ace2884c270084d7e90eba5a2ab7d5d10 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab93ea6290440943337fbd87d376e144c inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ab93ea6290440943337fbd87d376e144c">ReverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond) const </td></tr>
<tr class="separator:ab93ea6290440943337fbd87d376e144c inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab6535b5f27043efd2bfa5e04489bdb inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#afab6535b5f27043efd2bfa5e04489bdb">insertNoop</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) const </td></tr>
<tr class="separator:afab6535b5f27043efd2bfa5e04489bdb inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea59318692f008a1a100e4b99c713e2 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abea59318692f008a1a100e4b99c713e2">isPredicated</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:abea59318692f008a1a100e4b99c713e2 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91edfa6ad83993482bcc7dbe76ef02d6 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a91edfa6ad83993482bcc7dbe76ef02d6">SubsumesPredicate</a> (const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred1, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred2) const </td></tr>
<tr class="separator:a91edfa6ad83993482bcc7dbe76ef02d6 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebe52f47d4fe269bbec2ef933f1ac56 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a7ebe52f47d4fe269bbec2ef933f1ac56">DefinesPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) const </td></tr>
<tr class="separator:a7ebe52f47d4fe269bbec2ef933f1ac56 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb7950e2619b4e76c914054f22cd3ac8 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#adb7950e2619b4e76c914054f22cd3ac8">isPredicable</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:adb7950e2619b4e76c914054f22cd3ac8 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4532d1b1ef1f3d8871891ba73fd39007 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4532d1b1ef1f3d8871891ba73fd39007">isSafeToMoveRegClassDefs</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const </td></tr>
<tr class="separator:a4532d1b1ef1f3d8871891ba73fd39007 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad40a1dc6eed2b622bf405bbb71063c46 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad40a1dc6eed2b622bf405bbb71063c46">isLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:ad40a1dc6eed2b622bf405bbb71063c46 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abac964851a197e25d39272b55aefccd1 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abac964851a197e25d39272b55aefccd1">isExtLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:abac964851a197e25d39272b55aefccd1 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a680bf10f132027b98f36653d4dc763ed inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a680bf10f132027b98f36653d4dc763ed">isSWSExtLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a680bf10f132027b98f36653d4dc763ed inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a46762570cc6c948901e6b4fbf8377f inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3a46762570cc6c948901e6b4fbf8377f">isSExtLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a3a46762570cc6c948901e6b4fbf8377f inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac33db40aef61ba4fdae018bfb60e8b inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a9ac33db40aef61ba4fdae018bfb60e8b">isZExtLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a9ac33db40aef61ba4fdae018bfb60e8b inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f277b1638fc703f81876c0251202324 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a0f277b1638fc703f81876c0251202324">isAExtLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a0f277b1638fc703f81876c0251202324 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3202477fd2149645069442b05cd815ab inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3202477fd2149645069442b05cd815ab">isStoreInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a3202477fd2149645069442b05cd815ab inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa08d23385b7a2e3e5387a52194ba4a inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4fa08d23385b7a2e3e5387a52194ba4a">isTruncStoreInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a4fa08d23385b7a2e3e5387a52194ba4a inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b692e8b0d9c8ba1c6360eac7b7498f8 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">isRegisterStore</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) const </td></tr>
<tr class="separator:a5b692e8b0d9c8ba1c6360eac7b7498f8 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79cd3ceb75195eaa8575901993057b2 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">isRegisterLoad</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) const </td></tr>
<tr class="separator:ad79cd3ceb75195eaa8575901993057b2 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b599d370879f07e61be9b5a66b83103 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a1b599d370879f07e61be9b5a66b83103">convertToISA</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL) const </td></tr>
<tr class="memdesc:a1b599d370879f07e61be9b5a66b83103 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert the AMDIL <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> to a supported ISA <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>.  <a href="#a1b599d370879f07e61be9b5a66b83103">More...</a><br /></td></tr>
<tr class="separator:a1b599d370879f07e61be9b5a66b83103 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771052863e62bcef0be2aeac85173006 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">getMaskedMIMGOp</a> (uint16_t Opcode, unsigned Channels) const </td></tr>
<tr class="memdesc:a771052863e62bcef0be2aeac85173006 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a MIMG <code>Opcode</code> that writes all 4 channels, return the equivalent opcode that writes <code>Channels</code> Channels.  <a href="#a771052863e62bcef0be2aeac85173006">More...</a><br /></td></tr>
<tr class="separator:a771052863e62bcef0be2aeac85173006 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:af6e3a10ca630025140331583f44397a2"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#af6e3a10ca630025140331583f44397a2">getVALUOp</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)</td></tr>
<tr class="separator:af6e3a10ca630025140331583f44397a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1AMDGPUInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1AMDGPUInstrInfo')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td></tr>
<tr class="memitem:a2ba66a29278456cd7070e9868871f3a7 inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2ba66a29278456cd7070e9868871f3a7">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;Ops, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex) const </td></tr>
<tr class="separator:a2ba66a29278456cd7070e9868871f3a7 inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f8a2b85dec0be27382429510e1660c inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a04f8a2b85dec0be27382429510e1660c">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;Ops, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoadMI) const </td></tr>
<tr class="separator:a04f8a2b85dec0be27382429510e1660c inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3a2c4e0d9761fadeb987d4e723a0ea inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:aeb3a2c4e0d9761fadeb987d4e723a0ea inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31cbc052d92742c2b149cd5c40baf11d inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">getIndirectIndexEnd</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:a31cbc052d92742c2b149cd5c40baf11d inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1AMDGPUInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classllvm_1_1AMDGPUInstrInfo')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td></tr>
<tr class="memitem:a8be174821a853a8166c14fa44a8fba64 inherit pro_attribs_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a8be174821a853a8166c14fa44a8fba64">TM</a></td></tr>
<tr class="separator:a8be174821a853a8166c14fa44a8fba64 inherit pro_attribs_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00024">24</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a9c589a3b7d50b18129d2cda86155b0c1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">SIInstrInfo::SIInstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>tm</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00025">25</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a652553606f86b407975fce511e32a2cd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> SIInstrInfo::buildIndirectRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build instruction(s) for an indirect register read. </p>
<dl class="section return"><dt>Returns</dt><dd>The instruction that performs the indirect register read </dd></dl>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ac206a9e05497ffaa6378d1a152953ab7">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00663">663</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00083">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00166">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00279">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="ad7d2e08a418e596640ee29107c1a7da4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> SIInstrInfo::buildIndirectWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build instruction(s) for an indirect register write. </p>
<dl class="section return"><dt>Returns</dt><dd>The instruction that performs the indirect register write </dd></dl>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a512b0ea372fdcec9afe4a47f376b63ce">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00645">645</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00083">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00166">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00031">llvm::RegState::Define</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00279">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a75ce0431dc632b99a833925d5b2969fb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * SIInstrInfo::buildMovInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build a MOV instruction. </p>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00228">228</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, and <a class="el" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a441cbbdf1f77a40c52825db46fc99411"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned SIInstrInfo::calculateIndirectAddress </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calculate the "Indirect Address" for the given <code>RegIndex</code> and <code>Channel</code>. </p>
<p>We model indirect addressing using a virtual address space that can be accesed with loads and stores. The "Indirect Address" is the memory address in this virtual address space that maps to the given <code>RegIndex</code> and <code>Channel</code>. </p>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00635">635</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a718bf1c6b53c22f17db3c2cb3abd0c3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::canReadVGPR </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if it is legal for the operand at index <code>OpNo</code> to read a VGPR. </dd></dl>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00405">405</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00393">getOpRegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">llvm::SIRegisterInfo::hasVGPRs()</a>, and <a class="el" href="TargetOpcodes_8h_source.html#l00082">llvm::TargetOpcode::REG_SEQUENCE</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00554">moveToVALU()</a>.</p>

</div>
</div>
<a class="anchor" id="a1acf975eb7dd7c24ecc8ac247c9d272d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * SIInstrInfo::commuteInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>NewMI</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00188">188</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetLibraryInfo_8h_source.html#l00089">llvm::LibFunc::abs</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00112">llvm::MachineOperand::ChangeToImmediate()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00129">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00119">llvm::TargetInstrInfo::commuteInstruction()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00174">commuteOpcode()</a>, <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00265">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00342">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00167">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00230">llvm::MachineOperand::isFPImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00224">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00083">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00264">isVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00268">isVOP3()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="MCModuleYAML_8cpp_source.html#l00056">MRI</a>, and <a class="el" href="MachineInstr_8h_source.html#l00984">llvm::MachineInstr::setDesc()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00435">legalizeOperands()</a>.</p>

</div>
</div>
<a class="anchor" id="a5688899bb1f9258d2db67789b16af659"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned SIInstrInfo::commuteOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00174">174</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="namespacellvm_1_1AMDGPU.html#a02284451a0c9745add36a0016d9e52e4">llvm::AMDGPU::getCommuteOrig()</a>, and <a class="el" href="namespacellvm_1_1AMDGPU.html#a6e12da455f5ce0c4a83b4267f82ae366">llvm::AMDGPU::getCommuteRev()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00188">commuteInstruction()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l01070">isNodeChanged()</a>.</p>

</div>
</div>
<a class="anchor" id="ae0d61886f6b4cf283d64bae1d40965fe"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3c208e5af77c8f1d9ec52c3f3eeaaac7">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00039">39</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00031">llvm::RegState::Define</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00389">llvm::getKillRegState()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00242">llvm::MachineBasicBlock::rend()</a>.</p>

</div>
</div>
<a class="anchor" id="a4e21a93c1fc7008c240f0d89aa6cb375"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned llvm::SIInstrInfo::getIEQOpcode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af513df032272063fa87ed85c671fd9bf">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00051">51</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIInstrInfo_8cpp_source.html#l00663">buildIndirectRead()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00645">buildIndirectWrite()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00228">buildMovInstr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00635">calculateIndirectAddress()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00405">canReadVGPR()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a02284451a0c9745add36a0016d9e52e4">llvm::AMDGPU::getCommuteOrig()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a6e12da455f5ce0c4a83b4267f82ae366">llvm::AMDGPU::getCommuteRev()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00641">getIndirectAddrRegClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00393">getOpRegClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00370">getVALUOp()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a174a22e4761efae879317ddbdaa599b8">llvm::AMDGPU::getVOPe64()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00280">isInlineConstant()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00298">isLiteralConstant()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00252">isMIMG()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00236">isMov()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00248">isSafeToMoveRegClassDefs()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00276">isSALUInstr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00389">isSALUOpSupportedOnVALU()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00256">isSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00260">isVOP1()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00264">isVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00268">isVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00272">isVOPC()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00435">legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00415">legalizeOpWithMove()</a>, <a class="el" href="classllvm_1_1SIInstrInfo.html#a4309c326e6f682370ddacac61d9eb65a">LoadM0()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00554">moveToVALU()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00681">reserveIndirectRegisters()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00302">verifyInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="af04e255abab6dafead34ab7886661afb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIInstrInfo::getIndirectAddrRegClass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The register class to be used for loading and storing values from an "Indirect Address" . </dd></dl>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00641">641</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a6808004fdc3693e924e77120164223ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIInstrInfo::getOpRegClass </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the correct register class for <code>OpNo</code>. For target-specific instructions, this will return the register class that has been defined in tablegen. For generic instructions, like REG_SEQUENCE it will return the register class of its machine operand. to infer the correct register class base on the other operands. </p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00393">393</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00190">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00342">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00167">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00328">llvm::MachineInstr::isVariadic()</a>, <a class="el" href="MCModuleYAML_8cpp_source.html#l00056">MRI</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00148">llvm::MCInstrDesc::OpInfo</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00064">llvm::MCOperandInfo::RegClass</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00405">canReadVGPR()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00116">hasVGPROperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00435">legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00554">moveToVALU()</a>.</p>

</div>
</div>
<a class="anchor" id="a97ba2dd3245ce2115ef2145fe41a74fd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp; SIInstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00030">30</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l00909">llvm::SITargetLowering::analyzeImmediate()</a>.</p>

</div>
</div>
<a class="anchor" id="af6e3a10ca630025140331583f44397a2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned SIInstrInfo::getVALUOp </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00370">370</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00026">llvm::TargetOpcode::PHI</a>, and <a class="el" href="TargetOpcodes_8h_source.html#l00082">llvm::TargetOpcode::REG_SEQUENCE</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00389">isSALUOpSupportedOnVALU()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00554">moveToVALU()</a>.</p>

</div>
</div>
<a class="anchor" id="a72710d857492f2adee54d353ad26cf99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isInlineConstant </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00280">280</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00412">llvm::MachineOperand::getFPImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="Constants_8cpp_source.html#l00650">llvm::ConstantFP::isExactlyValue()</a>, <a class="el" href="MachineOperand_8h_source.html#l00230">llvm::MachineOperand::isFPImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00226">llvm::MachineOperand::isImm()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00298">isLiteralConstant()</a>.</p>

</div>
</div>
<a class="anchor" id="a5e0d86f7f0d629a21e602979c971d30d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isLiteralConstant </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00298">298</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00230">llvm::MachineOperand::isFPImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00226">llvm::MachineOperand::isImm()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00280">isInlineConstant()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00435">legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00302">verifyInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="a5db7456450ec4eed8bdc27da5e011aa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> SIInstrInfo::isMIMG </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00252">252</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00016">SIInstrFlags::MIMG</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l01329">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l01315">llvm::SITargetLowering::PostISelFolding()</a>.</p>

</div>
</div>
<a class="anchor" id="a00d0f1f7e05042073a744333cdf1d942"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isMov </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3d112b13793e75de470d7aed30ac5e60">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00236">236</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a83316161f352156673aeff396ba73c63"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isSafeToMoveRegClassDefs </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00248">248</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="ab72ed628900277d4eae139a4161d70f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isSALUInstr </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00276">276</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="SIDefines_8h_source.html#l00022">SIInstrFlags::SALU</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="adc08b763d5745201b28d7262ceb5d3c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isSALUOpSupportedOnVALU </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00389">389</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="SIInstrInfo_8cpp_source.html#l00370">getVALUOp()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a80262bdbfe4009f1bba367e053721daa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> SIInstrInfo::isSMRD </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00256">256</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00017">SIInstrFlags::SMRD</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a58af63308c1e1b1ee4394c859089c094"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isVOP1 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00260">260</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00018">SIInstrFlags::VOP1</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00302">verifyInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="ae34f68aab9ec9e67b9d7cb611a0b39e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isVOP2 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00264">264</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00019">SIInstrFlags::VOP2</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00188">commuteInstruction()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00435">legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00302">verifyInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="af40b6ac84bacfee1f9931e209430204b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isVOP3 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00268">268</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00020">SIInstrFlags::VOP3</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00188">commuteInstruction()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00435">legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00302">verifyInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="a3cc088d5e3a4b6d296b2ef36a9d95d06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isVOPC </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00272">272</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00021">SIInstrFlags::VOPC</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00302">verifyInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="a5794295c069a603481612709cd0ca2f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::legalizeOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Legalize all operands in this instruction. This function may create new instruction and insert them before <code>MI</code>. </p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00435">435</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00166">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00188">commuteInstruction()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00104">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l00244">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00099">llvm::SIRegisterInfo::getEquivalentVGPRClass()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00265">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00393">getOpRegClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00342">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00167">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">llvm::SIRegisterInfo::hasVGPRs()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineInstr_8h_source.html#l00502">llvm::MachineInstr::isCommutable()</a>, <a class="el" href="MachineOperand_8h_source.html#l00230">llvm::MachineOperand::isFPImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00226">llvm::MachineOperand::isImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00298">isLiteralConstant()</a>, <a class="el" href="MachineOperand_8h_source.html#l00224">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00083">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00264">isVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00268">isVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00415">legalizeOpWithMove()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="MCModuleYAML_8cpp_source.html#l00056">MRI</a>, <a class="el" href="MachineInstr_8h_source.html#l00724">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00082">llvm::TargetOpcode::REG_SEQUENCE</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00554">moveToVALU()</a>.</p>

</div>
</div>
<a class="anchor" id="aa21d1855687750f06e5e5bdff5d67247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::legalizeOpWithMove </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Legalize the <code>OpIndex</code> operand of this instruction by inserting a MOV. For example: ADD_I32_e32 VGPR0, 15 to MOV VGPR1, 15 ADD_I32_e32 VGPR0, VGPR1. </p>
<p>If the operand being legalized is a register, then a COPY will be used instead of MOV. </p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00415">415</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00166">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00129">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00104">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00099">llvm::SIRegisterInfo::getEquivalentVGPRClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00167">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00224">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00083">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, and <a class="el" href="MCModuleYAML_8cpp_source.html#l00056">MRI</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00435">legalizeOperands()</a>.</p>

</div>
</div>
<a class="anchor" id="a4309c326e6f682370ddacac61d9eb65a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::SIInstrInfo::LoadM0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MoveRel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SavReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>IndexReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a259d7fe8dc4a8d1892c9be17114323d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::moveToVALU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Replace this instruction's opcode with the equivalent VALU opcode. This function will also move the users of <code>MI</code> to the VALU if necessary. </p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00554">554</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l00622">llvm::MachineInstr::addOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00405">canReadVGPR()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineOperand_8h_source.html#l00560">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00104">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="SmallVector_8h_source.html#l00056">llvm::SmallVectorBase::empty()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00099">llvm::SIRegisterInfo::getEquivalentVGPRClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00265">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00393">getOpRegClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00167">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00370">getVALUOp()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">llvm::SIRegisterInfo::hasVGPRs()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00147">llvm::MCInstrDesc::ImplicitDefs</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00146">llvm::MCInstrDesc::ImplicitUses</a>, <a class="el" href="MachineOperand_8h_source.html#l00224">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00435">legalizeOperands()</a>, <a class="el" href="MCModuleYAML_8cpp_source.html#l00056">MRI</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00026">llvm::TargetOpcode::PHI</a>, <a class="el" href="SmallVector_8h_source.html#l00430">llvm::SmallVectorImpl&lt; T &gt;::pop_back_val()</a>, <a class="el" href="SmallVector_8h_source.html#l00236">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00082">llvm::TargetOpcode::REG_SEQUENCE</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00717">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00293">llvm::MachineRegisterInfo::replaceRegWith()</a>, <a class="el" href="MachineInstr_8h_source.html#l00984">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00257">llvm::MachineRegisterInfo::use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00260">llvm::MachineRegisterInfo::use_end()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>, and <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00116">hasVGPROperands()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ccfdb916891b5fce915dff1696d45b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::reserveIndirectRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td>
          <td class="paramname"><em>Reserved</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00681">681</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00279">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00314">llvm::AMDGPUInstrInfo::getIndirectIndexEnd()</a>, and <a class="el" href="BitVector_8h_source.html#l00236">llvm::BitVector::set()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00027">llvm::SIRegisterInfo::getReservedRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="ae3089a20037b4521800fdb69f3461e2c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::verifyInstruction </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;&#160;</td>
          <td class="paramname"><em>ErrInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00302">302</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00265">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineOperand_8h_source.html#l00230">llvm::MachineOperand::isFPImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00226">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00298">isLiteralConstant()</a>, <a class="el" href="MachineOperand_8h_source.html#l00224">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::isUse()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00260">isVOP1()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00264">isVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00268">isVOP3()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00272">isVOPC()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l00051">getIEQOpcode()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a></li>
<li><a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:04:55 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
