<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMBaseRegisterInfo.h source code [llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::ARMBaseRegisterInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMBaseRegisterInfo.h.html'>ARMBaseRegisterInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ARMBaseRegisterInfo.h - ARM Register Information Impl ---*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the base ARM implementation of TargetRegisterInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H">LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H" data-ref="_M/LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H">LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/ARMBaseInfo.h.html">"MCTargetDesc/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include &lt;cstdint&gt;</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_HEADER" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</dfn></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html">"ARMGenRegisterInfo.inc"</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals" id="llvm::LiveIntervals">LiveIntervals</a>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i class="doc">/// Register allocation hints.</i></td></tr>
<tr><th id="32">32</th><td><b>namespace</b> <span class="namespace">ARMRI</span> {</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>  <b>enum</b> {</td></tr>
<tr><th id="35">35</th><td>    <i>// Used for LDRD register pairs</i></td></tr>
<tr><th id="36">36</th><td>    <dfn class="enum" id="llvm::ARMRI::RegPairOdd" title='llvm::ARMRI::RegPairOdd' data-ref="llvm::ARMRI::RegPairOdd" data-ref-filename="llvm..ARMRI..RegPairOdd">RegPairOdd</dfn>  = <var>1</var>,</td></tr>
<tr><th id="37">37</th><td>    <dfn class="enum" id="llvm::ARMRI::RegPairEven" title='llvm::ARMRI::RegPairEven' data-ref="llvm::ARMRI::RegPairEven" data-ref-filename="llvm..ARMRI..RegPairEven">RegPairEven</dfn> = <var>2</var>,</td></tr>
<tr><th id="38">38</th><td>    <i>// Used to hint for lr in t2DoLoopStart</i></td></tr>
<tr><th id="39">39</th><td>    <dfn class="enum" id="llvm::ARMRI::RegLR" title='llvm::ARMRI::RegLR' data-ref="llvm::ARMRI::RegLR" data-ref-filename="llvm..ARMRI..RegLR">RegLR</dfn> = <var>3</var></td></tr>
<tr><th id="40">40</th><td>  };</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>} <i>// end namespace ARMRI</i></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i class="doc">/// isARMArea1Register - Returns true if the register is a low register (r0-r7)</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">/// or a stack/pc register that we should push/pop.</i></td></tr>
<tr><th id="46">46</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL18isARMArea1RegisterEjb" title='llvm::isARMArea1Register' data-ref="_ZN4llvmL18isARMArea1RegisterEjb" data-ref-filename="_ZN4llvmL18isARMArea1RegisterEjb">isARMArea1Register</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="511Reg" title='Reg' data-type='unsigned int' data-ref="511Reg" data-ref-filename="511Reg">Reg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="512isIOS" title='isIOS' data-type='bool' data-ref="512isIOS" data-ref-filename="512isIOS">isIOS</dfn>) {</td></tr>
<tr><th id="47">47</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">ARM</span>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <b>switch</b> (<a class="local col1 ref" href="#511Reg" title='Reg' data-ref="511Reg" data-ref-filename="511Reg">Reg</a>) {</td></tr>
<tr><th id="50">50</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R0" title='llvm::ARM::R0' data-ref="llvm::ARM::R0" data-ref-filename="llvm..ARM..R0">R0</a>:  <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R1" title='llvm::ARM::R1' data-ref="llvm::ARM::R1" data-ref-filename="llvm..ARM..R1">R1</a>:  <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R2" title='llvm::ARM::R2' data-ref="llvm::ARM::R2" data-ref-filename="llvm..ARM..R2">R2</a>:  <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R3" title='llvm::ARM::R3' data-ref="llvm::ARM::R3" data-ref-filename="llvm..ARM..R3">R3</a>:</td></tr>
<tr><th id="51">51</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R4" title='llvm::ARM::R4' data-ref="llvm::ARM::R4" data-ref-filename="llvm..ARM..R4">R4</a>:  <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R5" title='llvm::ARM::R5' data-ref="llvm::ARM::R5" data-ref-filename="llvm..ARM..R5">R5</a>:  <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R6" title='llvm::ARM::R6' data-ref="llvm::ARM::R6" data-ref-filename="llvm..ARM..R6">R6</a>:  <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R7" title='llvm::ARM::R7' data-ref="llvm::ARM::R7" data-ref-filename="llvm..ARM..R7">R7</a>:</td></tr>
<tr><th id="52">52</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>:  <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>:  <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::PC" title='llvm::ARM::PC' data-ref="llvm::ARM::PC" data-ref-filename="llvm..ARM..PC">PC</a>:</td></tr>
<tr><th id="53">53</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="54">54</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R8" title='llvm::ARM::R8' data-ref="llvm::ARM::R8" data-ref-filename="llvm..ARM..R8">R8</a>:  <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R9" title='llvm::ARM::R9' data-ref="llvm::ARM::R9" data-ref-filename="llvm..ARM..R9">R9</a>:  <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R10" title='llvm::ARM::R10' data-ref="llvm::ARM::R10" data-ref-filename="llvm..ARM..R10">R10</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R11" title='llvm::ARM::R11' data-ref="llvm::ARM::R11" data-ref-filename="llvm..ARM..R11">R11</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a>:</td></tr>
<tr><th id="55">55</th><td>      <i>// For iOS we want r7 and lr to be next to each other.</i></td></tr>
<tr><th id="56">56</th><td>      <b>return</b> !<a class="local col2 ref" href="#512isIOS" title='isIOS' data-ref="512isIOS" data-ref-filename="512isIOS">isIOS</a>;</td></tr>
<tr><th id="57">57</th><td>    <b>default</b>:</td></tr>
<tr><th id="58">58</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="59">59</th><td>  }</td></tr>
<tr><th id="60">60</th><td>}</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL18isARMArea2RegisterEjb" title='llvm::isARMArea2Register' data-ref="_ZN4llvmL18isARMArea2RegisterEjb" data-ref-filename="_ZN4llvmL18isARMArea2RegisterEjb">isARMArea2Register</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="513Reg" title='Reg' data-type='unsigned int' data-ref="513Reg" data-ref-filename="513Reg">Reg</dfn>, <em>bool</em> <dfn class="local col4 decl" id="514isIOS" title='isIOS' data-type='bool' data-ref="514isIOS" data-ref-filename="514isIOS">isIOS</dfn>) {</td></tr>
<tr><th id="63">63</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">ARM</span>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <b>switch</b> (<a class="local col3 ref" href="#513Reg" title='Reg' data-ref="513Reg" data-ref-filename="513Reg">Reg</a>) {</td></tr>
<tr><th id="66">66</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R8" title='llvm::ARM::R8' data-ref="llvm::ARM::R8" data-ref-filename="llvm..ARM..R8">R8</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R9" title='llvm::ARM::R9' data-ref="llvm::ARM::R9" data-ref-filename="llvm..ARM..R9">R9</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R10" title='llvm::ARM::R10' data-ref="llvm::ARM::R10" data-ref-filename="llvm..ARM..R10">R10</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R11" title='llvm::ARM::R11' data-ref="llvm::ARM::R11" data-ref-filename="llvm..ARM..R11">R11</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a>:</td></tr>
<tr><th id="67">67</th><td>      <i>// iOS has this second area.</i></td></tr>
<tr><th id="68">68</th><td>      <b>return</b> <a class="local col4 ref" href="#514isIOS" title='isIOS' data-ref="514isIOS" data-ref-filename="514isIOS">isIOS</a>;</td></tr>
<tr><th id="69">69</th><td>    <b>default</b>:</td></tr>
<tr><th id="70">70</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="71">71</th><td>  }</td></tr>
<tr><th id="72">72</th><td>}</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL18isARMArea3RegisterEjb" title='llvm::isARMArea3Register' data-ref="_ZN4llvmL18isARMArea3RegisterEjb" data-ref-filename="_ZN4llvmL18isARMArea3RegisterEjb">isARMArea3Register</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="515Reg" title='Reg' data-type='unsigned int' data-ref="515Reg" data-ref-filename="515Reg">Reg</dfn>, <em>bool</em> <dfn class="local col6 decl" id="516isIOS" title='isIOS' data-type='bool' data-ref="516isIOS" data-ref-filename="516isIOS">isIOS</dfn>) {</td></tr>
<tr><th id="75">75</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">ARM</span>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <b>switch</b> (<a class="local col5 ref" href="#515Reg" title='Reg' data-ref="515Reg" data-ref-filename="515Reg">Reg</a>) {</td></tr>
<tr><th id="78">78</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D15" title='llvm::ARM::D15' data-ref="llvm::ARM::D15" data-ref-filename="llvm..ARM..D15">D15</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D14" title='llvm::ARM::D14' data-ref="llvm::ARM::D14" data-ref-filename="llvm..ARM..D14">D14</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D13" title='llvm::ARM::D13' data-ref="llvm::ARM::D13" data-ref-filename="llvm..ARM..D13">D13</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D12" title='llvm::ARM::D12' data-ref="llvm::ARM::D12" data-ref-filename="llvm..ARM..D12">D12</a>:</td></tr>
<tr><th id="79">79</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D11" title='llvm::ARM::D11' data-ref="llvm::ARM::D11" data-ref-filename="llvm..ARM..D11">D11</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D10" title='llvm::ARM::D10' data-ref="llvm::ARM::D10" data-ref-filename="llvm..ARM..D10">D10</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D9" title='llvm::ARM::D9' data-ref="llvm::ARM::D9" data-ref-filename="llvm..ARM..D9">D9</a>:  <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D8" title='llvm::ARM::D8' data-ref="llvm::ARM::D8" data-ref-filename="llvm..ARM..D8">D8</a>:</td></tr>
<tr><th id="80">80</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D7" title='llvm::ARM::D7' data-ref="llvm::ARM::D7" data-ref-filename="llvm..ARM..D7">D7</a>:  <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D6" title='llvm::ARM::D6' data-ref="llvm::ARM::D6" data-ref-filename="llvm..ARM..D6">D6</a>:  <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D5" title='llvm::ARM::D5' data-ref="llvm::ARM::D5" data-ref-filename="llvm..ARM..D5">D5</a>:  <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D4" title='llvm::ARM::D4' data-ref="llvm::ARM::D4" data-ref-filename="llvm..ARM..D4">D4</a>:</td></tr>
<tr><th id="81">81</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D3" title='llvm::ARM::D3' data-ref="llvm::ARM::D3" data-ref-filename="llvm..ARM..D3">D3</a>:  <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D2" title='llvm::ARM::D2' data-ref="llvm::ARM::D2" data-ref-filename="llvm..ARM..D2">D2</a>:  <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D1" title='llvm::ARM::D1' data-ref="llvm::ARM::D1" data-ref-filename="llvm..ARM..D1">D1</a>:  <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D0" title='llvm::ARM::D0' data-ref="llvm::ARM::D0" data-ref-filename="llvm..ARM..D0">D0</a>:</td></tr>
<tr><th id="82">82</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D31" title='llvm::ARM::D31' data-ref="llvm::ARM::D31" data-ref-filename="llvm..ARM..D31">D31</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D30" title='llvm::ARM::D30' data-ref="llvm::ARM::D30" data-ref-filename="llvm..ARM..D30">D30</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D29" title='llvm::ARM::D29' data-ref="llvm::ARM::D29" data-ref-filename="llvm..ARM..D29">D29</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D28" title='llvm::ARM::D28' data-ref="llvm::ARM::D28" data-ref-filename="llvm..ARM..D28">D28</a>:</td></tr>
<tr><th id="83">83</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D27" title='llvm::ARM::D27' data-ref="llvm::ARM::D27" data-ref-filename="llvm..ARM..D27">D27</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D26" title='llvm::ARM::D26' data-ref="llvm::ARM::D26" data-ref-filename="llvm..ARM..D26">D26</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D25" title='llvm::ARM::D25' data-ref="llvm::ARM::D25" data-ref-filename="llvm..ARM..D25">D25</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D24" title='llvm::ARM::D24' data-ref="llvm::ARM::D24" data-ref-filename="llvm..ARM..D24">D24</a>:</td></tr>
<tr><th id="84">84</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D23" title='llvm::ARM::D23' data-ref="llvm::ARM::D23" data-ref-filename="llvm..ARM..D23">D23</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D22" title='llvm::ARM::D22' data-ref="llvm::ARM::D22" data-ref-filename="llvm..ARM..D22">D22</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D21" title='llvm::ARM::D21' data-ref="llvm::ARM::D21" data-ref-filename="llvm..ARM..D21">D21</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D20" title='llvm::ARM::D20' data-ref="llvm::ARM::D20" data-ref-filename="llvm..ARM..D20">D20</a>:</td></tr>
<tr><th id="85">85</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D19" title='llvm::ARM::D19' data-ref="llvm::ARM::D19" data-ref-filename="llvm..ARM..D19">D19</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D18" title='llvm::ARM::D18' data-ref="llvm::ARM::D18" data-ref-filename="llvm..ARM..D18">D18</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D17" title='llvm::ARM::D17' data-ref="llvm::ARM::D17" data-ref-filename="llvm..ARM..D17">D17</a>: <b>case</b> <a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D16" title='llvm::ARM::D16' data-ref="llvm::ARM::D16" data-ref-filename="llvm..ARM..D16">D16</a>:</td></tr>
<tr><th id="86">86</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="87">87</th><td>    <b>default</b>:</td></tr>
<tr><th id="88">88</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="89">89</th><td>  }</td></tr>
<tr><th id="90">90</th><td>}</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL21isCalleeSavedRegisterEjPKt" title='llvm::isCalleeSavedRegister' data-ref="_ZN4llvmL21isCalleeSavedRegisterEjPKt" data-ref-filename="_ZN4llvmL21isCalleeSavedRegisterEjPKt">isCalleeSavedRegister</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="517Reg" title='Reg' data-type='unsigned int' data-ref="517Reg" data-ref-filename="517Reg">Reg</dfn>,</td></tr>
<tr><th id="93">93</th><td>                                         <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="local col8 decl" id="518CSRegs" title='CSRegs' data-type='const llvm::MCPhysReg *' data-ref="518CSRegs" data-ref-filename="518CSRegs">CSRegs</dfn>) {</td></tr>
<tr><th id="94">94</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="519i" title='i' data-type='unsigned int' data-ref="519i" data-ref-filename="519i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#518CSRegs" title='CSRegs' data-ref="518CSRegs" data-ref-filename="518CSRegs">CSRegs</a>[<a class="local col9 ref" href="#519i" title='i' data-ref="519i" data-ref-filename="519i">i</a>]; ++<a class="local col9 ref" href="#519i" title='i' data-ref="519i" data-ref-filename="519i">i</a>)</td></tr>
<tr><th id="95">95</th><td>    <b>if</b> (<a class="local col7 ref" href="#517Reg" title='Reg' data-ref="517Reg" data-ref-filename="517Reg">Reg</a> == <a class="local col8 ref" href="#518CSRegs" title='CSRegs' data-ref="518CSRegs" data-ref-filename="518CSRegs">CSRegs</a>[<a class="local col9 ref" href="#519i" title='i' data-ref="519i" data-ref-filename="519i">i</a>])</td></tr>
<tr><th id="96">96</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="97">97</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="98">98</th><td>}</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><b>class</b> <dfn class="type def" id="llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo" data-ref-filename="llvm..ARMBaseRegisterInfo">ARMBaseRegisterInfo</dfn> : <b>public</b> <a class="type" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARMGenRegisterInfo" title='llvm::ARMGenRegisterInfo' data-ref="llvm::ARMGenRegisterInfo" data-ref-filename="llvm..ARMGenRegisterInfo">ARMGenRegisterInfo</a> {</td></tr>
<tr><th id="101">101</th><td><b>protected</b>:</td></tr>
<tr><th id="102">102</th><td>  <i class="doc">/// BasePtr - ARM physical register used as a base ptr in complex stack</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">  /// frames. I.e., when we need a 3rd base, not just SP and FP, due to</i></td></tr>
<tr><th id="104">104</th><td><i class="doc">  /// variable size stack objects.</i></td></tr>
<tr><th id="105">105</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::ARMBaseRegisterInfo::BasePtr" title='llvm::ARMBaseRegisterInfo::BasePtr' data-ref="llvm::ARMBaseRegisterInfo::BasePtr" data-ref-filename="llvm..ARMBaseRegisterInfo..BasePtr">BasePtr</dfn> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R6" title='llvm::ARM::R6' data-ref="llvm::ARM::R6" data-ref-filename="llvm..ARM..R6">R6</a>;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <i>// Can be only subclassed.</i></td></tr>
<tr><th id="108">108</th><td>  <b>explicit</b> <dfn class="decl fn" id="_ZN4llvm19ARMBaseRegisterInfoC1Ev" title='llvm::ARMBaseRegisterInfo::ARMBaseRegisterInfo' data-ref="_ZN4llvm19ARMBaseRegisterInfoC1Ev" data-ref-filename="_ZN4llvm19ARMBaseRegisterInfoC1Ev">ARMBaseRegisterInfo</dfn>();</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i>// Return the opcode that implements 'Op', or 0 if no opcode</i></td></tr>
<tr><th id="111">111</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo9getOpcodeEi" title='llvm::ARMBaseRegisterInfo::getOpcode' data-ref="_ZNK4llvm19ARMBaseRegisterInfo9getOpcodeEi" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo9getOpcodeEi">getOpcode</dfn>(<em>int</em> <dfn class="local col0 decl" id="520Op" title='Op' data-type='int' data-ref="520Op" data-ref-filename="520Op">Op</dfn>) <em>const</em>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><b>public</b>:</td></tr>
<tr><th id="114">114</th><td>  <i class="doc">/// Code Generation virtual methods...</i></td></tr>
<tr><th id="115">115</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="521MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="521MF" data-ref-filename="521MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="116">116</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *</td></tr>
<tr><th id="117">117</th><td>  <dfn class="decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getCalleeSavedRegsViaCopy' data-ref="_ZNK4llvm19ARMBaseRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE">getCalleeSavedRegsViaCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="522MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="522MF" data-ref-filename="522MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="118">118</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::ARMBaseRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm19ARMBaseRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="523MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="523MF" data-ref-filename="523MF">MF</dfn>,</td></tr>
<tr><th id="119">119</th><td>                                       <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a>) <em>const</em> override;</td></tr>
<tr><th id="120">120</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo18getNoPreservedMaskEv" title='llvm::ARMBaseRegisterInfo::getNoPreservedMask' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18getNoPreservedMaskEv" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo18getNoPreservedMaskEv">getNoPreservedMask</dfn>() <em>const</em> override;</td></tr>
<tr><th id="121">121</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo23getTLSCallPreservedMaskERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getTLSCallPreservedMask' data-ref="_ZNK4llvm19ARMBaseRegisterInfo23getTLSCallPreservedMaskERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo23getTLSCallPreservedMaskERKNS_15MachineFunctionE">getTLSCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="524MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="524MF" data-ref-filename="524MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="122">122</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo28getSjLjDispatchPreservedMaskERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getSjLjDispatchPreservedMask' data-ref="_ZNK4llvm19ARMBaseRegisterInfo28getSjLjDispatchPreservedMaskERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo28getSjLjDispatchPreservedMaskERKNS_15MachineFunctionE">getSjLjDispatchPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="525MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="525MF" data-ref-filename="525MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <i class="doc">/// getThisReturnPreservedMask - Returns a call preserved mask specific to the</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">  /// case that 'returned' is on an i32 first argument if the calling convention</i></td></tr>
<tr><th id="126">126</th><td><i class="doc">  /// is one that can (partially) model this attribute with a preserved mask</i></td></tr>
<tr><th id="127">127</th><td><i class="doc">  /// (i.e. it is a calling convention that uses the same register for the first</i></td></tr>
<tr><th id="128">128</th><td><i class="doc">  /// i32 argument and an i32 return value)</i></td></tr>
<tr><th id="129">129</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="130">130</th><td><i class="doc">  /// Should return NULL in the case that the calling convention does not have</i></td></tr>
<tr><th id="131">131</th><td><i class="doc">  /// this property</i></td></tr>
<tr><th id="132">132</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo26getThisReturnPreservedMaskERKNS_15MachineFunctionEj" title='llvm::ARMBaseRegisterInfo::getThisReturnPreservedMask' data-ref="_ZNK4llvm19ARMBaseRegisterInfo26getThisReturnPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo26getThisReturnPreservedMaskERKNS_15MachineFunctionEj">getThisReturnPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="526MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="526MF" data-ref-filename="526MF">MF</dfn>,</td></tr>
<tr><th id="133">133</th><td>                                             <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a>) <em>const</em>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt;</td></tr>
<tr><th id="136">136</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo25getIntraCallClobberedRegsEPKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getIntraCallClobberedRegs' data-ref="_ZNK4llvm19ARMBaseRegisterInfo25getIntraCallClobberedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo25getIntraCallClobberedRegsEPKNS_15MachineFunctionE">getIntraCallClobberedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="527MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="527MF" data-ref-filename="527MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="528MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="528MF" data-ref-filename="528MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="139">139</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo16isAsmClobberableERKNS_15MachineFunctionENS_10MCRegisterE" title='llvm::ARMBaseRegisterInfo::isAsmClobberable' data-ref="_ZNK4llvm19ARMBaseRegisterInfo16isAsmClobberableERKNS_15MachineFunctionENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo16isAsmClobberableERKNS_15MachineFunctionENS_10MCRegisterE">isAsmClobberable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="529MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="529MF" data-ref-filename="529MF">MF</dfn>,</td></tr>
<tr><th id="140">140</th><td>                       <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col0 decl" id="530PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="530PhysReg" data-ref-filename="530PhysReg">PhysReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="141">141</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo22isInlineAsmReadOnlyRegERKNS_15MachineFunctionEj" title='llvm::ARMBaseRegisterInfo::isInlineAsmReadOnlyReg' data-ref="_ZNK4llvm19ARMBaseRegisterInfo22isInlineAsmReadOnlyRegERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo22isInlineAsmReadOnlyRegERKNS_15MachineFunctionEj">isInlineAsmReadOnlyReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="531MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="531MF" data-ref-filename="531MF">MF</dfn>,</td></tr>
<tr><th id="142">142</th><td>                              <em>unsigned</em> <dfn class="local col2 decl" id="532PhysReg" title='PhysReg' data-type='unsigned int' data-ref="532PhysReg" data-ref-filename="532PhysReg">PhysReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="145">145</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::ARMBaseRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="533MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="533MF" data-ref-filename="533MF">MF</dfn>,</td></tr>
<tr><th id="146">146</th><td>                     <em>unsigned</em> <dfn class="local col4 decl" id="534Kind" title='Kind' data-type='unsigned int' data-ref="534Kind" data-ref-filename="534Kind">Kind</dfn> = <var>0</var>) <em>const</em> override;</td></tr>
<tr><th id="147">147</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="148">148</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE" title='llvm::ARMBaseRegisterInfo::getCrossCopyRegClass' data-ref="_ZNK4llvm19ARMBaseRegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE">getCrossCopyRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="535RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="535RC" data-ref-filename="535RC">RC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="151">151</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm19ARMBaseRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="536RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="536RC" data-ref-filename="536RC">RC</dfn>,</td></tr>
<tr><th id="152">152</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="537MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="537MF" data-ref-filename="537MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm19ARMBaseRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="538RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="538RC" data-ref-filename="538RC">RC</dfn>,</td></tr>
<tr><th id="155">155</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="539MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="539MF" data-ref-filename="539MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE" title='llvm::ARMBaseRegisterInfo::getRegAllocationHints' data-ref="_ZNK4llvm19ARMBaseRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE">getRegAllocationHints</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="540VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="540VirtReg" data-ref-filename="540VirtReg">VirtReg</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col1 decl" id="541Order" title='Order' data-type='ArrayRef&lt;llvm::MCPhysReg&gt;' data-ref="541Order" data-ref-filename="541Order">Order</dfn>,</td></tr>
<tr><th id="158">158</th><td>                             <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; &amp;<dfn class="local col2 decl" id="542Hints" title='Hints' data-type='SmallVectorImpl&lt;llvm::MCPhysReg&gt; &amp;' data-ref="542Hints" data-ref-filename="542Hints">Hints</dfn>,</td></tr>
<tr><th id="159">159</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="543MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="543MF" data-ref-filename="543MF">MF</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a> *<dfn class="local col4 decl" id="544VRM" title='VRM' data-type='const llvm::VirtRegMap *' data-ref="544VRM" data-ref-filename="544VRM">VRM</dfn>,</td></tr>
<tr><th id="160">160</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix" data-ref-filename="llvm..LiveRegMatrix">LiveRegMatrix</a> *<dfn class="local col5 decl" id="545Matrix" title='Matrix' data-type='const llvm::LiveRegMatrix *' data-ref="545Matrix" data-ref-filename="545Matrix">Matrix</dfn>) <em>const</em> override;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo18updateRegAllocHintENS_8RegisterES1_RNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::updateRegAllocHint' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18updateRegAllocHintENS_8RegisterES1_RNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo18updateRegAllocHintENS_8RegisterES1_RNS_15MachineFunctionE">updateRegAllocHint</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="546Reg" title='Reg' data-type='llvm::Register' data-ref="546Reg" data-ref-filename="546Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="547NewReg" title='NewReg' data-type='llvm::Register' data-ref="547NewReg" data-ref-filename="547NewReg">NewReg</dfn>,</td></tr>
<tr><th id="163">163</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="548MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="548MF" data-ref-filename="548MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="549MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="549MF" data-ref-filename="549MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::canRealignStack' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="550MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="550MF" data-ref-filename="550MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="168">168</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi" title='llvm::ARMBaseRegisterInfo::getFrameIndexInstrOffset' data-ref="_ZNK4llvm19ARMBaseRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi">getFrameIndexInstrOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="551MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="551MI" data-ref-filename="551MI">MI</dfn>,</td></tr>
<tr><th id="169">169</th><td>                                   <em>int</em> <dfn class="local col2 decl" id="552Idx" title='Idx' data-type='int' data-ref="552Idx" data-ref-filename="552Idx">Idx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="170">170</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" title='llvm::ARMBaseRegisterInfo::needsFrameBaseReg' data-ref="_ZNK4llvm19ARMBaseRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl">needsFrameBaseReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="553MI" title='MI' data-type='llvm::MachineInstr *' data-ref="553MI" data-ref-filename="553MI">MI</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="554Offset" title='Offset' data-type='int64_t' data-ref="554Offset" data-ref-filename="554Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil" title='llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil">materializeFrameBaseRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="555MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="555MBB" data-ref-filename="555MBB">MBB</dfn>, <em>int</em> <dfn class="local col6 decl" id="556FrameIdx" title='FrameIdx' data-type='int' data-ref="556FrameIdx" data-ref-filename="556FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="172">172</th><td>                                        <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="557Offset" title='Offset' data-type='int64_t' data-ref="557Offset" data-ref-filename="557Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="173">173</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl" title='llvm::ARMBaseRegisterInfo::resolveFrameIndex' data-ref="_ZNK4llvm19ARMBaseRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl">resolveFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="558MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="558MI" data-ref-filename="558MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="559BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="559BaseReg" data-ref-filename="559BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="174">174</th><td>                         <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="560Offset" title='Offset' data-type='int64_t' data-ref="560Offset" data-ref-filename="560Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="175">175</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" title='llvm::ARMBaseRegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm19ARMBaseRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl">isFrameOffsetLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="561MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="561MI" data-ref-filename="561MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="562BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="562BaseReg" data-ref-filename="562BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="176">176</th><td>                          <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="563Offset" title='Offset' data-type='int64_t' data-ref="563Offset" data-ref-filename="563Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo20cannotEliminateFrameERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::cannotEliminateFrame' data-ref="_ZNK4llvm19ARMBaseRegisterInfo20cannotEliminateFrameERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo20cannotEliminateFrameERKNS_15MachineFunctionE">cannotEliminateFrame</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="564MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="564MF" data-ref-filename="564MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <i>// Debug information queries.</i></td></tr>
<tr><th id="181">181</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="565MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="565MF" data-ref-filename="565MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="182">182</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl def fn" id="_ZNK4llvm19ARMBaseRegisterInfo15getBaseRegisterEv" title='llvm::ARMBaseRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15getBaseRegisterEv" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo15getBaseRegisterEv">getBaseRegister</dfn>() <em>const</em> { <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="member field" href="#llvm::ARMBaseRegisterInfo::BasePtr" title='llvm::ARMBaseRegisterInfo::BasePtr' data-ref="llvm::ARMBaseRegisterInfo::BasePtr" data-ref-filename="llvm..ARMBaseRegisterInfo..BasePtr">BasePtr</a>; }</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <i class="doc">/// emitLoadConstPool - Emits a load from constpool to materialize the</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">  /// specified immediate.</i></td></tr>
<tr><th id="186">186</th><td>  <b>virtual</b> <em>void</em></td></tr>
<tr><th id="187">187</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo17emitLoadConstPoolERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_814506642" title='llvm::ARMBaseRegisterInfo::emitLoadConstPool' data-ref="_ZNK4llvm19ARMBaseRegisterInfo17emitLoadConstPoolERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_814506642" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo17emitLoadConstPoolERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_814506642">emitLoadConstPool</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="566MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="566MBB" data-ref-filename="566MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col7 decl" id="567MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="567MBBI" data-ref-filename="567MBBI">MBBI</dfn>,</td></tr>
<tr><th id="188">188</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="568dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="568dl" data-ref-filename="568dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="569DestReg" title='DestReg' data-type='llvm::Register' data-ref="569DestReg" data-ref-filename="569DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="570SubIdx" title='SubIdx' data-type='unsigned int' data-ref="570SubIdx" data-ref-filename="570SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="189">189</th><td>                    <em>int</em> <dfn class="local col1 decl" id="571Val" title='Val' data-type='int' data-ref="571Val" data-ref-filename="571Val">Val</dfn>, <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col2 decl" id="572Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="572Pred" data-ref-filename="572Pred">Pred</dfn> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>,</td></tr>
<tr><th id="190">190</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="573PredReg" title='PredReg' data-type='llvm::Register' data-ref="573PredReg" data-ref-filename="573PredReg">PredReg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>),</td></tr>
<tr><th id="191">191</th><td>                    <em>unsigned</em> <dfn class="local col4 decl" id="574MIFlags" title='MIFlags' data-type='unsigned int' data-ref="574MIFlags" data-ref-filename="574MIFlags">MIFlags</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::NoFlags" title='llvm::MachineInstr::NoFlags' data-ref="llvm::MachineInstr::NoFlags" data-ref-filename="llvm..MachineInstr..NoFlags">NoFlags</a>) <em>const</em>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <i class="doc">/// Code Generation virtual methods...</i></td></tr>
<tr><th id="194">194</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm19ARMBaseRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="575MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="575MF" data-ref-filename="575MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm19ARMBaseRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="576MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="576MF" data-ref-filename="576MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::requiresVirtualBaseRegisters' data-ref="_ZNK4llvm19ARMBaseRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE">requiresVirtualBaseRegisters</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="577MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="577MF" data-ref-filename="577MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::ARMBaseRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm19ARMBaseRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="578II" title='II' data-type='MachineBasicBlock::iterator' data-ref="578II" data-ref-filename="578II">II</dfn>,</td></tr>
<tr><th id="201">201</th><td>                           <em>int</em> <dfn class="local col9 decl" id="579SPAdj" title='SPAdj' data-type='int' data-ref="579SPAdj" data-ref-filename="579SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="580FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="580FIOperandNum" data-ref-filename="580FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="202">202</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col1 decl" id="581RS" title='RS' data-type='llvm::RegScavenger *' data-ref="581RS" data-ref-filename="581RS">RS</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <i class="doc">/// SrcRC and DstRC will be morphed into NewRC if this returns true</i></td></tr>
<tr><th id="205">205</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm19ARMBaseRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" title='llvm::ARMBaseRegisterInfo::shouldCoalesce' data-ref="_ZNK4llvm19ARMBaseRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE">shouldCoalesce</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="582MI" title='MI' data-type='llvm::MachineInstr *' data-ref="582MI" data-ref-filename="582MI">MI</dfn>,</td></tr>
<tr><th id="206">206</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="583SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="583SrcRC" data-ref-filename="583SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="207">207</th><td>                      <em>unsigned</em> <dfn class="local col4 decl" id="584SubReg" title='SubReg' data-type='unsigned int' data-ref="584SubReg" data-ref-filename="584SubReg">SubReg</dfn>,</td></tr>
<tr><th id="208">208</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="585DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="585DstRC" data-ref-filename="585DstRC">DstRC</dfn>,</td></tr>
<tr><th id="209">209</th><td>                      <em>unsigned</em> <dfn class="local col6 decl" id="586DstSubReg" title='DstSubReg' data-type='unsigned int' data-ref="586DstSubReg" data-ref-filename="586DstSubReg">DstSubReg</dfn>,</td></tr>
<tr><th id="210">210</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="587NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="587NewRC" data-ref-filename="587NewRC">NewRC</dfn>,</td></tr>
<tr><th id="211">211</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col8 decl" id="588LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="588LIS" data-ref-filename="588LIS">LIS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="212">212</th><td>};</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='A15SDOptimizer.cpp.html'>llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>