{
  "module_name": "phy.h",
  "hash_id": "32fb1705d5b324a43c0f949b56759e675dcd7255ec29197d41a5248df863ff6e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/carl9170/phy.h",
  "human_readable_source": " \n\n#ifndef __CARL9170_SHARED_PHY_H\n#define __CARL9170_SHARED_PHY_H\n\n#define\tAR9170_PHY_REG_BASE\t\t\t(0x1bc000 + 0x9800)\n#define\tAR9170_PHY_REG(_n)\t\t\t(AR9170_PHY_REG_BASE + \\\n\t\t\t\t\t\t ((_n) << 2))\n\n#define\tAR9170_PHY_REG_TEST\t\t\t(AR9170_PHY_REG_BASE + 0x0000)\n#define\t\tAR9170_PHY_TEST_AGC_CLR\t\t\t0x10000000\n#define\t\tAR9170_PHY_TEST_RFSILENT_BB\t\t0x00002000\n\n#define\tAR9170_PHY_REG_TURBO\t\t\t(AR9170_PHY_REG_BASE + 0x0004)\n#define\t\tAR9170_PHY_TURBO_FC_TURBO_MODE\t\t0x00000001\n#define\t\tAR9170_PHY_TURBO_FC_TURBO_SHORT\t\t0x00000002\n#define\t\tAR9170_PHY_TURBO_FC_DYN2040_EN\t\t0x00000004\n#define\t\tAR9170_PHY_TURBO_FC_DYN2040_PRI_ONLY\t0x00000008\n#define\t\tAR9170_PHY_TURBO_FC_DYN2040_PRI_CH\t0x00000010\n \n#define\t\tAR9170_PHY_TURBO_FC_DYN2040_EXT_CH\t0x00000020\n#define\t\tAR9170_PHY_TURBO_FC_HT_EN\t\t0x00000040\n#define\t\tAR9170_PHY_TURBO_FC_SHORT_GI_40\t\t0x00000080\n#define\t\tAR9170_PHY_TURBO_FC_WALSH\t\t0x00000100\n#define\t\tAR9170_PHY_TURBO_FC_SINGLE_HT_LTF1\t0x00000200\n#define\t\tAR9170_PHY_TURBO_FC_ENABLE_DAC_FIFO\t0x00000800\n\n#define\tAR9170_PHY_REG_TEST2\t\t\t(AR9170_PHY_REG_BASE + 0x0008)\n\n#define\tAR9170_PHY_REG_TIMING2\t\t\t(AR9170_PHY_REG_BASE + 0x0010)\n#define\t\tAR9170_PHY_TIMING2_USE_FORCE\t\t0x00001000\n#define\t\tAR9170_PHY_TIMING2_FORCE\t\t0x00000fff\n#define\t\tAR9170_PHY_TIMING2_FORCE_S\t\t\t 0\n\n#define\tAR9170_PHY_REG_TIMING3\t\t\t(AR9170_PHY_REG_BASE + 0x0014)\n#define\t\tAR9170_PHY_TIMING3_DSC_EXP\t\t0x0001e000\n#define\t\tAR9170_PHY_TIMING3_DSC_EXP_S\t\t13\n#define\t\tAR9170_PHY_TIMING3_DSC_MAN\t\t0xfffe0000\n#define\t\tAR9170_PHY_TIMING3_DSC_MAN_S\t\t17\n\n#define\tAR9170_PHY_REG_CHIP_ID\t\t\t(AR9170_PHY_REG_BASE + 0x0018)\n#define\t\tAR9170_PHY_CHIP_ID_REV_0\t\t0x80\n#define\t\tAR9170_PHY_CHIP_ID_REV_1\t\t0x81\n#define\t\tAR9170_PHY_CHIP_ID_9160_REV_0\t\t0xb0\n\n#define\tAR9170_PHY_REG_ACTIVE\t\t\t(AR9170_PHY_REG_BASE + 0x001c)\n#define\t\tAR9170_PHY_ACTIVE_EN\t\t\t0x00000001\n#define\t\tAR9170_PHY_ACTIVE_DIS\t\t\t0x00000000\n\n#define\tAR9170_PHY_REG_RF_CTL2\t\t\t(AR9170_PHY_REG_BASE + 0x0024)\n#define\t\tAR9170_PHY_RF_CTL2_TX_END_DATA_START\t0x000000ff\n#define\t\tAR9170_PHY_RF_CTL2_TX_END_DATA_START_S\t0\n#define\t\tAR9170_PHY_RF_CTL2_TX_END_PA_ON\t\t0x0000ff00\n#define\t\tAR9170_PHY_RF_CTL2_TX_END_PA_ON_S\t8\n\n#define\tAR9170_PHY_REG_RF_CTL3                  (AR9170_PHY_REG_BASE + 0x0028)\n#define\t\tAR9170_PHY_RF_CTL3_TX_END_TO_A2_RX_ON\t0x00ff0000\n#define\t\tAR9170_PHY_RF_CTL3_TX_END_TO_A2_RX_ON_S\t16\n\n#define\tAR9170_PHY_REG_ADC_CTL\t\t\t(AR9170_PHY_REG_BASE + 0x002c)\n#define\t\tAR9170_PHY_ADC_CTL_OFF_INBUFGAIN\t0x00000003\n#define\t\tAR9170_PHY_ADC_CTL_OFF_INBUFGAIN_S\t0\n#define\t\tAR9170_PHY_ADC_CTL_OFF_PWDDAC\t\t0x00002000\n#define\t\tAR9170_PHY_ADC_CTL_OFF_PWDBANDGAP\t0x00004000\n#define\t\tAR9170_PHY_ADC_CTL_OFF_PWDADC\t\t0x00008000\n#define\t\tAR9170_PHY_ADC_CTL_ON_INBUFGAIN\t\t0x00030000\n#define\t\tAR9170_PHY_ADC_CTL_ON_INBUFGAIN_S\t16\n\n#define\tAR9170_PHY_REG_ADC_SERIAL_CTL\t\t(AR9170_PHY_REG_BASE + 0x0030)\n#define\t\tAR9170_PHY_ADC_SCTL_SEL_INTERNAL_ADDAC\t0x00000000\n#define\t\tAR9170_PHY_ADC_SCTL_SEL_EXTERNAL_RADIO\t0x00000001\n\n#define\tAR9170_PHY_REG_RF_CTL4\t\t\t(AR9170_PHY_REG_BASE + 0x0034)\n#define\t\tAR9170_PHY_RF_CTL4_TX_END_XPAB_OFF\t0xff000000\n#define\t\tAR9170_PHY_RF_CTL4_TX_END_XPAB_OFF_S\t24\n#define\t\tAR9170_PHY_RF_CTL4_TX_END_XPAA_OFF\t0x00ff0000\n#define\t\tAR9170_PHY_RF_CTL4_TX_END_XPAA_OFF_S\t16\n#define\t\tAR9170_PHY_RF_CTL4_FRAME_XPAB_ON\t0x0000ff00\n#define\t\tAR9170_PHY_RF_CTL4_FRAME_XPAB_ON_S\t8\n#define\t\tAR9170_PHY_RF_CTL4_FRAME_XPAA_ON\t0x000000ff\n#define\t\tAR9170_PHY_RF_CTL4_FRAME_XPAA_ON_S\t0\n\n#define\tAR9170_PHY_REG_TSTDAC_CONST\t\t(AR9170_PHY_REG_BASE + 0x003c)\n\n#define\tAR9170_PHY_REG_SETTLING\t\t\t(AR9170_PHY_REG_BASE + 0x0044)\n#define\t\tAR9170_PHY_SETTLING_SWITCH\t\t0x00003f80\n#define\t\tAR9170_PHY_SETTLING_SWITCH_S\t\t7\n\n#define\tAR9170_PHY_REG_RXGAIN\t\t\t(AR9170_PHY_REG_BASE + 0x0048)\n#define\tAR9170_PHY_REG_RXGAIN_CHAIN_2\t\t(AR9170_PHY_REG_BASE + 0x2048)\n#define\t\tAR9170_PHY_RXGAIN_TXRX_ATTEN\t\t0x0003f000\n#define\t\tAR9170_PHY_RXGAIN_TXRX_ATTEN_S\t\t12\n#define\t\tAR9170_PHY_RXGAIN_TXRX_RF_MAX\t\t0x007c0000\n#define\t\tAR9170_PHY_RXGAIN_TXRX_RF_MAX_S\t\t18\n\n#define\tAR9170_PHY_REG_DESIRED_SZ\t\t(AR9170_PHY_REG_BASE + 0x0050)\n#define\t\tAR9170_PHY_DESIRED_SZ_ADC\t\t0x000000ff\n#define\t\tAR9170_PHY_DESIRED_SZ_ADC_S\t\t0\n#define\t\tAR9170_PHY_DESIRED_SZ_PGA\t\t0x0000ff00\n#define\t\tAR9170_PHY_DESIRED_SZ_PGA_S\t\t8\n#define\t\tAR9170_PHY_DESIRED_SZ_TOT_DES\t\t0x0ff00000\n#define\t\tAR9170_PHY_DESIRED_SZ_TOT_DES_S\t\t20\n\n#define\tAR9170_PHY_REG_FIND_SIG\t\t\t(AR9170_PHY_REG_BASE + 0x0058)\n#define\t\tAR9170_PHY_FIND_SIG_FIRSTEP\t\t0x0003f000\n#define\t\tAR9170_PHY_FIND_SIG_FIRSTEP_S\t\t12\n#define\t\tAR9170_PHY_FIND_SIG_FIRPWR\t\t0x03fc0000\n#define\t\tAR9170_PHY_FIND_SIG_FIRPWR_S\t\t18\n\n#define\tAR9170_PHY_REG_AGC_CTL1\t\t\t(AR9170_PHY_REG_BASE + 0x005c)\n#define\t\tAR9170_PHY_AGC_CTL1_COARSE_LOW\t\t0x00007f80\n#define\t\tAR9170_PHY_AGC_CTL1_COARSE_LOW_S\t7\n#define\t\tAR9170_PHY_AGC_CTL1_COARSE_HIGH\t\t0x003f8000\n#define\t\tAR9170_PHY_AGC_CTL1_COARSE_HIGH_S\t15\n\n#define\tAR9170_PHY_REG_AGC_CONTROL\t\t(AR9170_PHY_REG_BASE + 0x0060)\n#define\t\tAR9170_PHY_AGC_CONTROL_CAL\t\t0x00000001\n#define\t\tAR9170_PHY_AGC_CONTROL_NF\t\t0x00000002\n#define\t\tAR9170_PHY_AGC_CONTROL_ENABLE_NF\t0x00008000\n#define\t\tAR9170_PHY_AGC_CONTROL_FLTR_CAL\t\t0x00010000\n#define\t\tAR9170_PHY_AGC_CONTROL_NO_UPDATE_NF\t0x00020000\n\n#define\tAR9170_PHY_REG_CCA\t\t\t(AR9170_PHY_REG_BASE + 0x0064)\n#define\t\tAR9170_PHY_CCA_MIN_PWR\t\t\t0x0ff80000\n#define\t\tAR9170_PHY_CCA_MIN_PWR_S\t\t19\n#define\t\tAR9170_PHY_CCA_THRESH62\t\t\t0x0007f000\n#define\t\tAR9170_PHY_CCA_THRESH62_S\t\t12\n\n#define\tAR9170_PHY_REG_SFCORR\t\t\t(AR9170_PHY_REG_BASE + 0x0068)\n#define\t\tAR9170_PHY_SFCORR_M2COUNT_THR\t\t0x0000001f\n#define\t\tAR9170_PHY_SFCORR_M2COUNT_THR_S\t\t0\n#define\t\tAR9170_PHY_SFCORR_M1_THRESH\t\t0x00fe0000\n#define\t\tAR9170_PHY_SFCORR_M1_THRESH_S\t\t17\n#define\t\tAR9170_PHY_SFCORR_M2_THRESH\t\t0x7f000000\n#define\t\tAR9170_PHY_SFCORR_M2_THRESH_S\t\t24\n\n#define\tAR9170_PHY_REG_SFCORR_LOW\t\t(AR9170_PHY_REG_BASE + 0x006c)\n#define\t\tAR9170_PHY_SFCORR_LOW_USE_SELF_CORR_LOW\t0x00000001\n#define\t\tAR9170_PHY_SFCORR_LOW_M2COUNT_THR_LOW\t0x00003f00\n#define\t\tAR9170_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S\t8\n#define\t\tAR9170_PHY_SFCORR_LOW_M1_THRESH_LOW\t0x001fc000\n#define\t\tAR9170_PHY_SFCORR_LOW_M1_THRESH_LOW_S\t14\n#define\t\tAR9170_PHY_SFCORR_LOW_M2_THRESH_LOW\t0x0fe00000\n#define\t\tAR9170_PHY_SFCORR_LOW_M2_THRESH_LOW_S\t21\n\n#define\tAR9170_PHY_REG_SLEEP_CTR_CONTROL\t(AR9170_PHY_REG_BASE + 0x0070)\n#define\tAR9170_PHY_REG_SLEEP_CTR_LIMIT\t\t(AR9170_PHY_REG_BASE + 0x0074)\n#define\tAR9170_PHY_REG_SLEEP_SCAL\t\t(AR9170_PHY_REG_BASE + 0x0078)\n\n#define\tAR9170_PHY_REG_PLL_CTL\t\t\t(AR9170_PHY_REG_BASE + 0x007c)\n#define\t\tAR9170_PHY_PLL_CTL_40\t\t\t0xaa\n#define\t\tAR9170_PHY_PLL_CTL_40_5413\t\t0x04\n#define\t\tAR9170_PHY_PLL_CTL_44\t\t\t0xab\n#define\t\tAR9170_PHY_PLL_CTL_44_2133\t\t0xeb\n#define\t\tAR9170_PHY_PLL_CTL_40_2133\t\t0xea\n\n#define\tAR9170_PHY_REG_BIN_MASK_1\t\t(AR9170_PHY_REG_BASE + 0x0100)\n#define\tAR9170_PHY_REG_BIN_MASK_2\t\t(AR9170_PHY_REG_BASE + 0x0104)\n#define\tAR9170_PHY_REG_BIN_MASK_3\t\t(AR9170_PHY_REG_BASE + 0x0108)\n#define\tAR9170_PHY_REG_MASK_CTL\t\t\t(AR9170_PHY_REG_BASE + 0x010c)\n\n \n#define\tAR9170_PHY_REG_RX_DELAY\t\t\t(AR9170_PHY_REG_BASE + 0x0114)\n#define\tAR9170_PHY_REG_SEARCH_START_DELAY\t(AR9170_PHY_REG_BASE + 0x0118)\n#define\t\tAR9170_PHY_RX_DELAY_DELAY\t\t0x00003fff\n\n#define\tAR9170_PHY_REG_TIMING_CTRL4(_i)\t\t(AR9170_PHY_REG_BASE + \\\n\t\t\t\t\t\t(0x0120 + ((_i) << 12)))\n#define\t\tAR9170_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF\t\t0x01f\n#define\t\tAR9170_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_S\t0\n#define\t\tAR9170_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF\t\t0x7e0\n#define\t\tAR9170_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S\t5\n#define\t\tAR9170_PHY_TIMING_CTRL4_IQCORR_ENABLE\t\t0x800\n#define\t\tAR9170_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX\t0xf000\n#define\t\tAR9170_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S\t12\n#define\t\tAR9170_PHY_TIMING_CTRL4_DO_IQCAL\t\t0x10000\n#define\t\tAR9170_PHY_TIMING_CTRL4_ENABLE_SPUR_RSSI\t0x80000000\n#define\t\tAR9170_PHY_TIMING_CTRL4_ENABLE_SPUR_FILTER\t0x40000000\n#define\t\tAR9170_PHY_TIMING_CTRL4_ENABLE_CHAN_MASK\t0x20000000\n#define\t\tAR9170_PHY_TIMING_CTRL4_ENABLE_PILOT_MASK\t0x10000000\n\n#define\tAR9170_PHY_REG_TIMING5\t\t\t(AR9170_PHY_REG_BASE + 0x0124)\n#define\t\tAR9170_PHY_TIMING5_CYCPWR_THR1\t\t0x000000fe\n#define\t\tAR9170_PHY_TIMING5_CYCPWR_THR1_S\t1\n\n#define\tAR9170_PHY_REG_POWER_TX_RATE1\t\t(AR9170_PHY_REG_BASE + 0x0134)\n#define\tAR9170_PHY_REG_POWER_TX_RATE2\t\t(AR9170_PHY_REG_BASE + 0x0138)\n#define\tAR9170_PHY_REG_POWER_TX_RATE_MAX\t(AR9170_PHY_REG_BASE + 0x013c)\n#define\t\tAR9170_PHY_POWER_TX_RATE_MAX_TPC_ENABLE\t0x00000040\n\n#define\tAR9170_PHY_REG_FRAME_CTL\t\t(AR9170_PHY_REG_BASE + 0x0144)\n#define\t\tAR9170_PHY_FRAME_CTL_TX_CLIP\t\t0x00000038\n#define\t\tAR9170_PHY_FRAME_CTL_TX_CLIP_S\t\t3\n\n#define\tAR9170_PHY_REG_SPUR_REG\t\t\t(AR9170_PHY_REG_BASE + 0x014c)\n#define\t\tAR9170_PHY_SPUR_REG_MASK_RATE_CNTL\t(0xff << 18)\n#define\t\tAR9170_PHY_SPUR_REG_MASK_RATE_CNTL_S\t18\n#define\t\tAR9170_PHY_SPUR_REG_ENABLE_MASK_PPM\t0x20000\n#define\t\tAR9170_PHY_SPUR_REG_MASK_RATE_SELECT\t(0xff << 9)\n#define\t\tAR9170_PHY_SPUR_REG_MASK_RATE_SELECT_S\t9\n#define\t\tAR9170_PHY_SPUR_REG_ENABLE_VIT_SPUR_RSSI\t0x100\n#define\t\tAR9170_PHY_SPUR_REG_SPUR_RSSI_THRESH\t0x7f\n#define\t\tAR9170_PHY_SPUR_REG_SPUR_RSSI_THRESH_S\t0\n\n#define\tAR9170_PHY_REG_RADAR_EXT\t\t(AR9170_PHY_REG_BASE + 0x0140)\n#define\t\tAR9170_PHY_RADAR_EXT_ENA\t\t0x00004000\n\n#define\tAR9170_PHY_REG_RADAR_0\t\t\t(AR9170_PHY_REG_BASE + 0x0154)\n#define\t\tAR9170_PHY_RADAR_0_ENA\t\t\t0x00000001\n#define\t\tAR9170_PHY_RADAR_0_FFT_ENA\t\t0x80000000\n \n#define\t\tAR9170_PHY_RADAR_0_INBAND\t\t0x0000003e\n#define\t\tAR9170_PHY_RADAR_0_INBAND_S\t\t1\n \n#define\t\tAR9170_PHY_RADAR_0_PRSSI\t\t0x00000fc0\n#define\t\tAR9170_PHY_RADAR_0_PRSSI_S\t\t6\n \n#define\t\tAR9170_PHY_RADAR_0_HEIGHT\t\t0x0003f000\n#define\t\tAR9170_PHY_RADAR_0_HEIGHT_S\t\t12\n \n#define\t\tAR9170_PHY_RADAR_0_RRSSI\t\t0x00fc0000\n#define\t\tAR9170_PHY_RADAR_0_RRSSI_S\t\t18\n \n#define\t\tAR9170_PHY_RADAR_0_FIRPWR\t\t0x7f000000\n#define\t\tAR9170_PHY_RADAR_0_FIRPWR_S\t\t24\n\n#define\tAR9170_PHY_REG_RADAR_1\t\t\t(AR9170_PHY_REG_BASE + 0x0158)\n#define\t\tAR9170_PHY_RADAR_1_RELPWR_ENA\t\t0x00800000\n#define\t\tAR9170_PHY_RADAR_1_USE_FIR128\t\t0x00400000\n#define\t\tAR9170_PHY_RADAR_1_RELPWR_THRESH\t0x003f0000\n#define\t\tAR9170_PHY_RADAR_1_RELPWR_THRESH_S\t16\n#define\t\tAR9170_PHY_RADAR_1_BLOCK_CHECK\t\t0x00008000\n#define\t\tAR9170_PHY_RADAR_1_MAX_RRSSI\t\t0x00004000\n#define\t\tAR9170_PHY_RADAR_1_RELSTEP_CHECK\t0x00002000\n#define\t\tAR9170_PHY_RADAR_1_RELSTEP_THRESH\t0x00001f00\n#define\t\tAR9170_PHY_RADAR_1_RELSTEP_THRESH_S\t8\n#define\t\tAR9170_PHY_RADAR_1_MAXLEN\t\t0x000000ff\n#define\t\tAR9170_PHY_RADAR_1_MAXLEN_S\t\t0\n\n#define\tAR9170_PHY_REG_SWITCH_CHAIN_0\t\t(AR9170_PHY_REG_BASE + 0x0160)\n#define\tAR9170_PHY_REG_SWITCH_CHAIN_2\t\t(AR9170_PHY_REG_BASE + 0x2160)\n\n#define\tAR9170_PHY_REG_SWITCH_COM\t\t(AR9170_PHY_REG_BASE + 0x0164)\n\n#define\tAR9170_PHY_REG_CCA_THRESHOLD\t\t(AR9170_PHY_REG_BASE + 0x0168)\n\n#define\tAR9170_PHY_REG_SIGMA_DELTA\t\t(AR9170_PHY_REG_BASE + 0x016c)\n#define\t\tAR9170_PHY_SIGMA_DELTA_ADC_SEL\t\t0x00000003\n#define\t\tAR9170_PHY_SIGMA_DELTA_ADC_SEL_S\t0\n#define\t\tAR9170_PHY_SIGMA_DELTA_FILT2\t\t0x000000f8\n#define\t\tAR9170_PHY_SIGMA_DELTA_FILT2_S\t\t3\n#define\t\tAR9170_PHY_SIGMA_DELTA_FILT1\t\t0x00001f00\n#define\t\tAR9170_PHY_SIGMA_DELTA_FILT1_S\t\t8\n#define\t\tAR9170_PHY_SIGMA_DELTA_ADC_CLIP\t\t0x01ffe000\n#define\t\tAR9170_PHY_SIGMA_DELTA_ADC_CLIP_S\t13\n\n#define\tAR9170_PHY_REG_RESTART\t\t\t(AR9170_PHY_REG_BASE + 0x0170)\n#define\t\tAR9170_PHY_RESTART_DIV_GC\t\t0x001c0000\n#define\t\tAR9170_PHY_RESTART_DIV_GC_S\t\t18\n\n#define\tAR9170_PHY_REG_RFBUS_REQ\t\t(AR9170_PHY_REG_BASE + 0x017c)\n#define\t\tAR9170_PHY_RFBUS_REQ_EN\t\t\t0x00000001\n\n#define\tAR9170_PHY_REG_TIMING7\t\t\t(AR9170_PHY_REG_BASE + 0x0180)\n#define\tAR9170_PHY_REG_TIMING8\t\t\t(AR9170_PHY_REG_BASE + 0x0184)\n#define\t\tAR9170_PHY_TIMING8_PILOT_MASK_2\t\t0x000fffff\n#define\t\tAR9170_PHY_TIMING8_PILOT_MASK_2_S\t0\n\n#define\tAR9170_PHY_REG_BIN_MASK2_1\t\t(AR9170_PHY_REG_BASE + 0x0188)\n#define\tAR9170_PHY_REG_BIN_MASK2_2\t\t(AR9170_PHY_REG_BASE + 0x018c)\n#define\tAR9170_PHY_REG_BIN_MASK2_3\t\t(AR9170_PHY_REG_BASE + 0x0190)\n#define\tAR9170_PHY_REG_BIN_MASK2_4\t\t(AR9170_PHY_REG_BASE + 0x0194)\n#define\t\tAR9170_PHY_BIN_MASK2_4_MASK_4\t\t0x00003fff\n#define\t\tAR9170_PHY_BIN_MASK2_4_MASK_4_S\t\t0\n\n#define\tAR9170_PHY_REG_TIMING9\t\t\t(AR9170_PHY_REG_BASE + 0x0198)\n#define\tAR9170_PHY_REG_TIMING10\t\t\t(AR9170_PHY_REG_BASE + 0x019c)\n#define\t\tAR9170_PHY_TIMING10_PILOT_MASK_2\t0x000fffff\n#define\t\tAR9170_PHY_TIMING10_PILOT_MASK_2_S\t0\n\n#define\tAR9170_PHY_REG_TIMING11\t\t\t(AR9170_PHY_REG_BASE + 0x01a0)\n#define\t\tAR9170_PHY_TIMING11_SPUR_DELTA_PHASE\t0x000fffff\n#define\t\tAR9170_PHY_TIMING11_SPUR_DELTA_PHASE_S\t0\n#define\t\tAR9170_PHY_TIMING11_SPUR_FREQ_SD\t0x3ff00000\n#define\t\tAR9170_PHY_TIMING11_SPUR_FREQ_SD_S\t20\n#define\t\tAR9170_PHY_TIMING11_USE_SPUR_IN_AGC\t0x40000000\n#define\t\tAR9170_PHY_TIMING11_USE_SPUR_IN_SELFCOR\t0x80000000\n\n#define\tAR9170_PHY_REG_RX_CHAINMASK\t\t(AR9170_PHY_REG_BASE + 0x01a4)\n#define\tAR9170_PHY_REG_NEW_ADC_DC_GAIN_CORR(_i)\t(AR9170_PHY_REG_BASE + \\\n\t\t\t\t\t\t 0x01b4 + ((_i) << 12))\n#define\t\tAR9170_PHY_NEW_ADC_GAIN_CORR_ENABLE\t\t0x40000000\n#define\t\tAR9170_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE\t0x80000000\n\n#define\tAR9170_PHY_REG_MULTICHAIN_GAIN_CTL\t(AR9170_PHY_REG_BASE + 0x01ac)\n#define\t\tAR9170_PHY_9285_ANT_DIV_CTL_ALL\t\t0x7f000000\n#define\t\tAR9170_PHY_9285_ANT_DIV_CTL\t\t0x01000000\n#define\t\tAR9170_PHY_9285_ANT_DIV_CTL_S\t\t24\n#define\t\tAR9170_PHY_9285_ANT_DIV_ALT_LNACONF\t0x06000000\n#define\t\tAR9170_PHY_9285_ANT_DIV_ALT_LNACONF_S\t25\n#define\t\tAR9170_PHY_9285_ANT_DIV_MAIN_LNACONF\t0x18000000\n#define\t\tAR9170_PHY_9285_ANT_DIV_MAIN_LNACONF_S\t27\n#define\t\tAR9170_PHY_9285_ANT_DIV_ALT_GAINTB\t0x20000000\n#define\t\tAR9170_PHY_9285_ANT_DIV_ALT_GAINTB_S\t29\n#define\t\tAR9170_PHY_9285_ANT_DIV_MAIN_GAINTB\t0x40000000\n#define\t\tAR9170_PHY_9285_ANT_DIV_MAIN_GAINTB_S\t30\n#define\t\tAR9170_PHY_9285_ANT_DIV_LNA1\t\t2\n#define\t\tAR9170_PHY_9285_ANT_DIV_LNA2\t\t1\n#define\t\tAR9170_PHY_9285_ANT_DIV_LNA1_PLUS_LNA2\t3\n#define\t\tAR9170_PHY_9285_ANT_DIV_LNA1_MINUS_LNA2\t0\n#define\t\tAR9170_PHY_9285_ANT_DIV_GAINTB_0\t0\n#define\t\tAR9170_PHY_9285_ANT_DIV_GAINTB_1\t1\n\n#define\tAR9170_PHY_REG_EXT_CCA0\t\t\t(AR9170_PHY_REG_BASE + 0x01b8)\n#define\t\tAR9170_PHY_REG_EXT_CCA0_THRESH62\t0x000000ff\n#define\t\tAR9170_PHY_REG_EXT_CCA0_THRESH62_S\t0\n\n#define\tAR9170_PHY_REG_EXT_CCA\t\t\t(AR9170_PHY_REG_BASE + 0x01bc)\n#define\t\tAR9170_PHY_EXT_CCA_CYCPWR_THR1\t\t0x0000fe00\n#define\t\tAR9170_PHY_EXT_CCA_CYCPWR_THR1_S\t9\n#define\t\tAR9170_PHY_EXT_CCA_THRESH62\t\t0x007f0000\n#define\t\tAR9170_PHY_EXT_CCA_THRESH62_S\t\t16\n#define\t\tAR9170_PHY_EXT_CCA_MIN_PWR\t\t0xff800000\n#define\t\tAR9170_PHY_EXT_CCA_MIN_PWR_S\t\t23\n\n#define\tAR9170_PHY_REG_SFCORR_EXT\t\t(AR9170_PHY_REG_BASE + 0x01c0)\n#define\t\tAR9170_PHY_SFCORR_EXT_M1_THRESH\t\t0x0000007f\n#define\t\tAR9170_PHY_SFCORR_EXT_M1_THRESH_S\t0\n#define\t\tAR9170_PHY_SFCORR_EXT_M2_THRESH\t\t0x00003f80\n#define\t\tAR9170_PHY_SFCORR_EXT_M2_THRESH_S\t7\n#define\t\tAR9170_PHY_SFCORR_EXT_M1_THRESH_LOW\t0x001fc000\n#define\t\tAR9170_PHY_SFCORR_EXT_M1_THRESH_LOW_S\t14\n#define\t\tAR9170_PHY_SFCORR_EXT_M2_THRESH_LOW\t0x0fe00000\n#define\t\tAR9170_PHY_SFCORR_EXT_M2_THRESH_LOW_S\t21\n#define\t\tAR9170_PHY_SFCORR_SPUR_SUBCHNL_SD_S\t28\n\n#define\tAR9170_PHY_REG_HALFGI\t\t\t(AR9170_PHY_REG_BASE + 0x01d0)\n#define\t\tAR9170_PHY_HALFGI_DSC_MAN\t\t0x0007fff0\n#define\t\tAR9170_PHY_HALFGI_DSC_MAN_S\t\t4\n#define\t\tAR9170_PHY_HALFGI_DSC_EXP\t\t0x0000000f\n#define\t\tAR9170_PHY_HALFGI_DSC_EXP_S\t\t0\n\n#define\tAR9170_PHY_REG_CHANNEL_MASK_01_30\t(AR9170_PHY_REG_BASE + 0x01d4)\n#define\tAR9170_PHY_REG_CHANNEL_MASK_31_60\t(AR9170_PHY_REG_BASE + 0x01d8)\n\n#define\tAR9170_PHY_REG_CHAN_INFO_MEMORY\t\t(AR9170_PHY_REG_BASE + 0x01dc)\n#define\t\tAR9170_PHY_CHAN_INFO_MEMORY_CAPTURE_MASK\t0x0001\n\n#define\tAR9170_PHY_REG_HEAVY_CLIP_ENABLE\t(AR9170_PHY_REG_BASE + 0x01e0)\n#define\tAR9170_PHY_REG_HEAVY_CLIP_FACTOR_RIFS\t(AR9170_PHY_REG_BASE + 0x01ec)\n#define\t\tAR9170_PHY_RIFS_INIT_DELAY\t\t0x03ff0000\n\n#define\tAR9170_PHY_REG_CALMODE\t\t\t(AR9170_PHY_REG_BASE + 0x01f0)\n#define\t\tAR9170_PHY_CALMODE_IQ\t\t\t0x00000000\n#define\t\tAR9170_PHY_CALMODE_ADC_GAIN\t\t0x00000001\n#define\t\tAR9170_PHY_CALMODE_ADC_DC_PER\t\t0x00000002\n#define\t\tAR9170_PHY_CALMODE_ADC_DC_INIT\t\t0x00000003\n\n#define\tAR9170_PHY_REG_REFCLKDLY\t\t(AR9170_PHY_REG_BASE + 0x01f4)\n#define\tAR9170_PHY_REG_REFCLKPD\t\t\t(AR9170_PHY_REG_BASE + 0x01f8)\n\n\n#define\tAR9170_PHY_REG_CAL_MEAS_0(_i)\t\t(AR9170_PHY_REG_BASE + \\\n\t\t\t\t\t\t 0x0410 + ((_i) << 12))\n#define\tAR9170_PHY_REG_CAL_MEAS_1(_i)\t\t(AR9170_PHY_REG_BASE + \\\n\t\t\t\t\t\t 0x0414 \\ + ((_i) << 12))\n#define\tAR9170_PHY_REG_CAL_MEAS_2(_i)\t\t(AR9170_PHY_REG_BASE + \\\n\t\t\t\t\t\t 0x0418 + ((_i) << 12))\n#define\tAR9170_PHY_REG_CAL_MEAS_3(_i)\t\t(AR9170_PHY_REG_BASE + \\\n\t\t\t\t\t\t 0x041c + ((_i) << 12))\n\n#define\tAR9170_PHY_REG_CURRENT_RSSI\t\t(AR9170_PHY_REG_BASE + 0x041c)\n\n#define\tAR9170_PHY_REG_RFBUS_GRANT\t\t(AR9170_PHY_REG_BASE + 0x0420)\n#define\t\tAR9170_PHY_RFBUS_GRANT_EN\t\t0x00000001\n\n#define\tAR9170_PHY_REG_CHAN_INFO_GAIN_DIFF\t(AR9170_PHY_REG_BASE + 0x04f4)\n#define\t\tAR9170_PHY_CHAN_INFO_GAIN_DIFF_UPPER_LIMIT\t320\n\n#define\tAR9170_PHY_REG_CHAN_INFO_GAIN\t\t(AR9170_PHY_REG_BASE + 0x04fc)\n\n#define\tAR9170_PHY_REG_MODE\t\t\t(AR9170_PHY_REG_BASE + 0x0a00)\n#define\t\tAR9170_PHY_MODE_ASYNCFIFO\t\t0x80\n#define\t\tAR9170_PHY_MODE_AR2133\t\t\t0x08\n#define\t\tAR9170_PHY_MODE_AR5111\t\t\t0x00\n#define\t\tAR9170_PHY_MODE_AR5112\t\t\t0x08\n#define\t\tAR9170_PHY_MODE_DYNAMIC\t\t\t0x04\n#define\t\tAR9170_PHY_MODE_RF2GHZ\t\t\t0x02\n#define\t\tAR9170_PHY_MODE_RF5GHZ\t\t\t0x00\n#define\t\tAR9170_PHY_MODE_CCK\t\t\t0x01\n#define\t\tAR9170_PHY_MODE_OFDM\t\t\t0x00\n#define\t\tAR9170_PHY_MODE_DYN_CCK_DISABLE\t\t0x100\n\n#define\tAR9170_PHY_REG_CCK_TX_CTRL\t\t(AR9170_PHY_REG_BASE + 0x0a04)\n#define\t\tAR9170_PHY_CCK_TX_CTRL_JAPAN\t\t\t0x00000010\n#define\t\tAR9170_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK         0x0000000c\n#define\t\tAR9170_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK_S       2\n\n#define\tAR9170_PHY_REG_CCK_DETECT\t\t(AR9170_PHY_REG_BASE + 0x0a08)\n#define\t\tAR9170_PHY_CCK_DETECT_WEAK_SIG_THR_CCK\t\t0x0000003f\n#define\t\tAR9170_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S\t0\n \n#define\t\tAR9170_PHY_CCK_DETECT_ANT_SWITCH_TIME\t\t0x00001fc0\n#define\t\tAR9170_PHY_CCK_DETECT_ANT_SWITCH_TIME_S\t\t6\n#define\t\tAR9170_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV\t0x2000\n#define\t\tAR9170_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV_S\t13\n\n#define\tAR9170_PHY_REG_GAIN_2GHZ\t\t(AR9170_PHY_REG_BASE + 0x0a0c)\n#define\tAR9170_PHY_REG_GAIN_2GHZ_CHAIN_2\t(AR9170_PHY_REG_BASE + 0x2a0c)\n#define\t\tAR9170_PHY_GAIN_2GHZ_RXTX_MARGIN\t0x00fc0000\n#define\t\tAR9170_PHY_GAIN_2GHZ_RXTX_MARGIN_S\t18\n#define\t\tAR9170_PHY_GAIN_2GHZ_BSW_MARGIN\t\t0x00003c00\n#define\t\tAR9170_PHY_GAIN_2GHZ_BSW_MARGIN_S\t10\n#define\t\tAR9170_PHY_GAIN_2GHZ_BSW_ATTEN\t\t0x0000001f\n#define\t\tAR9170_PHY_GAIN_2GHZ_BSW_ATTEN_S\t0\n#define\t\tAR9170_PHY_GAIN_2GHZ_XATTEN2_MARGIN\t0x003e0000\n#define\t\tAR9170_PHY_GAIN_2GHZ_XATTEN2_MARGIN_S\t17\n#define\t\tAR9170_PHY_GAIN_2GHZ_XATTEN1_MARGIN\t0x0001f000\n#define\t\tAR9170_PHY_GAIN_2GHZ_XATTEN1_MARGIN_S\t12\n#define\t\tAR9170_PHY_GAIN_2GHZ_XATTEN2_DB\t\t0x00000fc0\n#define\t\tAR9170_PHY_GAIN_2GHZ_XATTEN2_DB_S\t6\n#define\t\tAR9170_PHY_GAIN_2GHZ_XATTEN1_DB\t\t0x0000003f\n#define\t\tAR9170_PHY_GAIN_2GHZ_XATTEN1_DB_S\t0\n\n#define\tAR9170_PHY_REG_CCK_RXCTRL4\t\t(AR9170_PHY_REG_BASE + 0x0a1c)\n#define\t\tAR9170_PHY_CCK_RXCTRL4_FREQ_EST_SHORT\t0x01f80000\n#define\t\tAR9170_PHY_CCK_RXCTRL4_FREQ_EST_SHORT_S\t19\n\n#define\tAR9170_PHY_REG_DAG_CTRLCCK\t\t(AR9170_PHY_REG_BASE + 0x0a28)\n#define\t\tAR9170_REG_DAG_CTRLCCK_EN_RSSI_THR\t0x00000200\n#define\t\tAR9170_REG_DAG_CTRLCCK_RSSI_THR\t\t0x0001fc00\n#define\t\tAR9170_REG_DAG_CTRLCCK_RSSI_THR_S\t10\n\n#define\tAR9170_PHY_REG_FORCE_CLKEN_CCK\t\t(AR9170_PHY_REG_BASE + 0x0a2c)\n#define\t\tAR9170_FORCE_CLKEN_CCK_MRC_MUX\t\t0x00000040\n\n#define\tAR9170_PHY_REG_POWER_TX_RATE3\t\t(AR9170_PHY_REG_BASE + 0x0a34)\n#define\tAR9170_PHY_REG_POWER_TX_RATE4\t\t(AR9170_PHY_REG_BASE + 0x0a38)\n\n#define\tAR9170_PHY_REG_SCRM_SEQ_XR\t\t(AR9170_PHY_REG_BASE + 0x0a3c)\n#define\tAR9170_PHY_REG_HEADER_DETECT_XR\t\t(AR9170_PHY_REG_BASE + 0x0a40)\n#define\tAR9170_PHY_REG_CHIRP_DETECTED_XR\t(AR9170_PHY_REG_BASE + 0x0a44)\n#define\tAR9170_PHY_REG_BLUETOOTH\t\t(AR9170_PHY_REG_BASE + 0x0a54)\n\n#define\tAR9170_PHY_REG_TPCRG1\t\t\t(AR9170_PHY_REG_BASE + 0x0a58)\n#define\t\tAR9170_PHY_TPCRG1_NUM_PD_GAIN\t\t0x0000c000\n#define\t\tAR9170_PHY_TPCRG1_NUM_PD_GAIN_S\t\t14\n#define\t\tAR9170_PHY_TPCRG1_PD_GAIN_1\t\t0x00030000\n#define\t\tAR9170_PHY_TPCRG1_PD_GAIN_1_S\t\t16\n#define\t\tAR9170_PHY_TPCRG1_PD_GAIN_2\t\t0x000c0000\n#define\t\tAR9170_PHY_TPCRG1_PD_GAIN_2_S\t\t18\n#define\t\tAR9170_PHY_TPCRG1_PD_GAIN_3\t\t0x00300000\n#define\t\tAR9170_PHY_TPCRG1_PD_GAIN_3_S\t\t20\n#define\t\tAR9170_PHY_TPCRG1_PD_CAL_ENABLE\t\t0x00400000\n#define\t\tAR9170_PHY_TPCRG1_PD_CAL_ENABLE_S\t22\n\n#define\tAR9170_PHY_REG_TX_PWRCTRL4\t\t(AR9170_PHY_REG_BASE + 0x0a64)\n#define\t\tAR9170_PHY_TX_PWRCTRL_PD_AVG_VALID\t0x00000001\n#define\t\tAR9170_PHY_TX_PWRCTRL_PD_AVG_VALID_S\t0\n#define\t\tAR9170_PHY_TX_PWRCTRL_PD_AVG_OUT\t0x000001fe\n#define\t\tAR9170_PHY_TX_PWRCTRL_PD_AVG_OUT_S\t1\n\n#define\tAR9170_PHY_REG_ANALOG_SWAP\t\t(AR9170_PHY_REG_BASE + 0x0a68)\n#define\t\tAR9170_PHY_ANALOG_SWAP_AB\t\t0x0001\n#define\t\tAR9170_PHY_ANALOG_SWAP_ALT_CHAIN\t0x00000040\n\n#define\tAR9170_PHY_REG_TPCRG5\t\t\t(AR9170_PHY_REG_BASE + 0x0a6c)\n#define\t\tAR9170_PHY_TPCRG5_PD_GAIN_OVERLAP\t0x0000000f\n#define\t\tAR9170_PHY_TPCRG5_PD_GAIN_OVERLAP_S\t0\n#define\t\tAR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_1\t0x000003f0\n#define\t\tAR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_S\t4\n#define\t\tAR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_2\t0x0000fc00\n#define\t\tAR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_S\t10\n#define\t\tAR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_3    0x003f0000\n#define\t\tAR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_S  16\n#define\t\tAR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_4    0x0fc00000\n#define\t\tAR9170_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_S  22\n\n#define\tAR9170_PHY_REG_TX_PWRCTRL6_0\t\t(AR9170_PHY_REG_BASE + 0x0a70)\n#define\tAR9170_PHY_REG_TX_PWRCTRL6_1\t\t(AR9170_PHY_REG_BASE + 0x1a70)\n#define\t\tAR9170_PHY_TX_PWRCTRL_ERR_EST_MODE\t0x03000000\n#define\t\tAR9170_PHY_TX_PWRCTRL_ERR_EST_MODE_S\t24\n\n#define\tAR9170_PHY_REG_TX_PWRCTRL7\t\t(AR9170_PHY_REG_BASE + 0x0a74)\n#define\t\tAR9170_PHY_TX_PWRCTRL_INIT_TX_GAIN\t0x01f80000\n#define\t\tAR9170_PHY_TX_PWRCTRL_INIT_TX_GAIN_S\t19\n\n#define\tAR9170_PHY_REG_TX_PWRCTRL9\t\t(AR9170_PHY_REG_BASE + 0x0a7c)\n#define\t\tAR9170_PHY_TX_DESIRED_SCALE_CCK\t\t0x00007c00\n#define\t\tAR9170_PHY_TX_DESIRED_SCALE_CCK_S\t10\n#define\t\tAR9170_PHY_TX_PWRCTRL9_RES_DC_REMOVAL\t0x80000000\n#define\t\tAR9170_PHY_TX_PWRCTRL9_RES_DC_REMOVAL_S\t31\n\n#define\tAR9170_PHY_REG_TX_GAIN_TBL1\t\t(AR9170_PHY_REG_BASE + 0x0b00)\n#define\t\tAR9170_PHY_TX_GAIN\t\t\t0x0007f000\n#define\t\tAR9170_PHY_TX_GAIN_S\t\t\t12\n\n \n#define\tAR9170_PHY_REG_CL_CAL_CTL\t\t(AR9170_PHY_REG_BASE + 0x0b58)\n#define\t\tAR9170_PHY_CL_CAL_ENABLE\t\t0x00000002\n#define\t\tAR9170_PHY_CL_CAL_PARALLEL_CAL_ENABLE\t0x00000001\n\n#define\tAR9170_PHY_REG_POWER_TX_RATE5\t\t(AR9170_PHY_REG_BASE + 0x0b8c)\n#define\tAR9170_PHY_REG_POWER_TX_RATE6\t\t(AR9170_PHY_REG_BASE + 0x0b90)\n\n#define\tAR9170_PHY_REG_CH0_TX_PWRCTRL11\t\t(AR9170_PHY_REG_BASE + 0x0b98)\n#define\tAR9170_PHY_REG_CH1_TX_PWRCTRL11\t\t(AR9170_PHY_REG_BASE + 0x1b98)\n#define\t\tAR9170_PHY_TX_CHX_PWRCTRL_OLPC_TEMP_COMP\t0x0000fc00\n#define\t\tAR9170_PHY_TX_CHX_PWRCTRL_OLPC_TEMP_COMP_S\t10\n\n#define\tAR9170_PHY_REG_CAL_CHAINMASK\t\t(AR9170_PHY_REG_BASE + 0x0b9c)\n#define\tAR9170_PHY_REG_VIT_MASK2_M_46_61\t(AR9170_PHY_REG_BASE + 0x0ba0)\n#define\tAR9170_PHY_REG_MASK2_M_31_45\t\t(AR9170_PHY_REG_BASE + 0x0ba4)\n#define\tAR9170_PHY_REG_MASK2_M_16_30\t\t(AR9170_PHY_REG_BASE + 0x0ba8)\n#define\tAR9170_PHY_REG_MASK2_M_00_15\t\t(AR9170_PHY_REG_BASE + 0x0bac)\n#define\tAR9170_PHY_REG_PILOT_MASK_01_30\t\t(AR9170_PHY_REG_BASE + 0x0bb0)\n#define\tAR9170_PHY_REG_PILOT_MASK_31_60\t\t(AR9170_PHY_REG_BASE + 0x0bb4)\n#define\tAR9170_PHY_REG_MASK2_P_15_01\t\t(AR9170_PHY_REG_BASE + 0x0bb8)\n#define\tAR9170_PHY_REG_MASK2_P_30_16\t\t(AR9170_PHY_REG_BASE + 0x0bbc)\n#define\tAR9170_PHY_REG_MASK2_P_45_31\t\t(AR9170_PHY_REG_BASE + 0x0bc0)\n#define\tAR9170_PHY_REG_MASK2_P_61_45\t\t(AR9170_PHY_REG_BASE + 0x0bc4)\n#define\tAR9170_PHY_REG_POWER_TX_SUB\t\t(AR9170_PHY_REG_BASE + 0x0bc8)\n#define\tAR9170_PHY_REG_POWER_TX_RATE7\t\t(AR9170_PHY_REG_BASE + 0x0bcc)\n#define\tAR9170_PHY_REG_POWER_TX_RATE8\t\t(AR9170_PHY_REG_BASE + 0x0bd0)\n#define\tAR9170_PHY_REG_POWER_TX_RATE9\t\t(AR9170_PHY_REG_BASE + 0x0bd4)\n#define\tAR9170_PHY_REG_XPA_CFG\t\t\t(AR9170_PHY_REG_BASE + 0x0bd8)\n#define\t\tAR9170_PHY_FORCE_XPA_CFG\t\t0x000000001\n#define\t\tAR9170_PHY_FORCE_XPA_CFG_S\t\t0\n\n#define\tAR9170_PHY_REG_CH1_CCA\t\t\t(AR9170_PHY_REG_BASE + 0x1064)\n#define\t\tAR9170_PHY_CH1_CCA_MIN_PWR\t\t0x0ff80000\n#define\t\tAR9170_PHY_CH1_CCA_MIN_PWR_S\t\t19\n\n#define\tAR9170_PHY_REG_CH2_CCA\t\t\t(AR9170_PHY_REG_BASE + 0x2064)\n#define\t\tAR9170_PHY_CH2_CCA_MIN_PWR\t\t0x0ff80000\n#define\t\tAR9170_PHY_CH2_CCA_MIN_PWR_S\t\t19\n\n#define\tAR9170_PHY_REG_CH1_EXT_CCA\t\t(AR9170_PHY_REG_BASE + 0x11bc)\n#define\t\tAR9170_PHY_CH1_EXT_CCA_MIN_PWR\t\t0xff800000\n#define\t\tAR9170_PHY_CH1_EXT_CCA_MIN_PWR_S\t23\n\n#define\tAR9170_PHY_REG_CH2_EXT_CCA\t\t(AR9170_PHY_REG_BASE + 0x21bc)\n#define\t\tAR9170_PHY_CH2_EXT_CCA_MIN_PWR\t\t0xff800000\n#define\t\tAR9170_PHY_CH2_EXT_CCA_MIN_PWR_S\t23\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}