| Class               | Category      | Extension     | IsaSet        | BaseCode    | Mod       | Reg       | Pattern                                                                                             | Operands
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| ANDN                | BMI1          | BMI1          |               | f2          | mm        | rrr       | VV1 0xF2 V0F38 VNP  not64 VL128 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                             | REG0=VGPR32_R():w:d REG1=VGPR32_N():r:d MEM0:r:d
| ANDN                | BMI1          | BMI1          |               | f2          | mm        | rrr       | VV1 0xF2 V0F38 VNP  W0 mode64 VL128 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                         | REG0=VGPR32_R():w:d REG1=VGPR32_N():r:d MEM0:r:d
| ANDN                | BMI1          | BMI1          |               | f2          | 0b11      | rrr       | VV1 0xF2 V0F38 VNP  not64 VL128 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                    | REG0=VGPR32_R():w:d REG1=VGPR32_N():r:d REG2=VGPR32_B():r:d
| ANDN                | BMI1          | BMI1          |               | f2          | 0b11      | rrr       | VV1 0xF2 V0F38 VNP  W0 mode64 VL128 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                | REG0=VGPR32_R():w:d REG1=VGPR32_N():r:d REG2=VGPR32_B():r:d
| ANDN                | BMI1          | BMI1          |               | f2          | mm        | rrr       | VV1 0xF2 V0F38 VNP W1 VL128  mode64 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                         | REG0=VGPR64_R():w:q REG1=VGPR64_N():r:q MEM0:r:q
| ANDN                | BMI1          | BMI1          |               | f2          | 0b11      | rrr       | VV1 0xF2 V0F38 VNP W1 VL128  mode64 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                | REG0=VGPR64_R():w:q REG1=VGPR64_N():r:q REG2=VGPR64_B():r:q
| BEXTR               | BMI1          | BMI1          |               | f7          | mm        | rrr       | VV1 0xF7 V0F38 VNP not64 VL128  MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                             | REG0=VGPR32_R():w:d MEM0:r:d REG1=VGPR32_N():r:d
| BEXTR               | BMI1          | BMI1          |               | f7          | mm        | rrr       | VV1 0xF7 V0F38 VNP W0 mode64 VL128  MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                         | REG0=VGPR32_R():w:d MEM0:r:d REG1=VGPR32_N():r:d
| BEXTR               | BMI1          | BMI1          |               | f7          | 0b11      | rrr       | VV1 0xF7 V0F38 VNP not64 VL128  MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                    | REG0=VGPR32_R():w:d REG1=VGPR32_B():r:d REG2=VGPR32_N():r:d
| BEXTR               | BMI1          | BMI1          |               | f7          | 0b11      | rrr       | VV1 0xF7 V0F38 VNP W0 mode64 VL128  MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                | REG0=VGPR32_R():w:d REG1=VGPR32_B():r:d REG2=VGPR32_N():r:d
| BEXTR               | BMI1          | BMI1          |               | f7          | mm        | rrr       | VV1 0xF7 V0F38 VNP W1 VL128 mode64  MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                         | REG0=VGPR64_R():w:q  MEM0:r:q REG1=VGPR64_N():r:q
| BEXTR               | BMI1          | BMI1          |               | f7          | 0b11      | rrr       | VV1 0xF7 V0F38 VNP W1 VL128 mode64 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                 | REG0=VGPR64_R():w:q REG1=VGPR64_B():r:q REG2=VGPR64_N():r:q
| BLSI                | BMI1          | BMI1          |               | f3          | mm        | 0b011     | VV1 0xF3 V0F38 VNP not64 VL128 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()                            | REG0=VGPR32_N():w:d MEM0:r:d
| BLSI                | BMI1          | BMI1          |               | f3          | mm        | 0b011     | VV1 0xF3 V0F38 VNP W0 mode64 VL128 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()                        | REG0=VGPR32_N():w:d MEM0:r:d
| BLSI                | BMI1          | BMI1          |               | f3          | 0b11      | 0b011     | VV1 0xF3 V0F38 VNP not64 VL128 MOD[0b11] MOD=3 REG[0b011] RM[nnn]                                   | REG0=VGPR32_N():w:d  REG1=VGPR32_B():r:d
| BLSI                | BMI1          | BMI1          |               | f3          | 0b11      | 0b011     | VV1 0xF3 V0F38 VNP W0 mode64 VL128 MOD[0b11] MOD=3 REG[0b011] RM[nnn]                               | REG0=VGPR32_N():w:d  REG1=VGPR32_B():r:d
| BLSI                | BMI1          | BMI1          |               | f3          | mm        | 0b011     | VV1 0xF3 V0F38 VNP W1 VL128 mode64 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()                        | REG0=VGPR64_N():w:q MEM0:r:q
| BLSI                | BMI1          | BMI1          |               | f3          | 0b11      | 0b011     | VV1 0xF3 V0F38 VNP W1 VL128 mode64 MOD[0b11] MOD=3 REG[0b011] RM[nnn]                               | REG0=VGPR64_N():w:q  REG1=VGPR64_B():r:q
| BLSMSK              | BMI1          | BMI1          |               | f3          | mm        | 0b010     | VV1 0xF3 V0F38 VNP not64 VL128 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM()                            | REG0=VGPR32_N():w:d MEM0:r:d
| BLSMSK              | BMI1          | BMI1          |               | f3          | mm        | 0b010     | VV1 0xF3 V0F38 VNP W0 mode64 VL128 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM()                        | REG0=VGPR32_N():w:d MEM0:r:d
| BLSMSK              | BMI1          | BMI1          |               | f3          | 0b11      | 0b010     | VV1 0xF3 V0F38 VNP not64 VL128 MOD[0b11] MOD=3 REG[0b010] RM[nnn]                                   | REG0=VGPR32_N():w:d  REG1=VGPR32_B():r:d
| BLSMSK              | BMI1          | BMI1          |               | f3          | 0b11      | 0b010     | VV1 0xF3 V0F38 VNP W0 mode64 VL128 MOD[0b11] MOD=3 REG[0b010] RM[nnn]                               | REG0=VGPR32_N():w:d  REG1=VGPR32_B():r:d
| BLSMSK              | BMI1          | BMI1          |               | f3          | mm        | 0b010     | VV1 0xF3 V0F38 VNP W1 VL128 mode64 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM()                        | REG0=VGPR64_N():w:q MEM0:r:q
| BLSMSK              | BMI1          | BMI1          |               | f3          | 0b11      | 0b010     | VV1 0xF3 V0F38 VNP W1 VL128 mode64 MOD[0b11] MOD=3 REG[0b010] RM[nnn]                               | REG0=VGPR64_N():w:q  REG1=VGPR64_B():r:q
| BLSR                | BMI1          | BMI1          |               | f3          | mm        | 0b001     | VV1 0xF3 V0F38 VNP not64 VL128  MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM()                           | REG0=VGPR32_N():w:d MEM0:r:d
| BLSR                | BMI1          | BMI1          |               | f3          | mm        | 0b001     | VV1 0xF3 V0F38 VNP W0 mode64 VL128  MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM()                       | REG0=VGPR32_N():w:d MEM0:r:d
| BLSR                | BMI1          | BMI1          |               | f3          | 0b11      | 0b001     | VV1 0xF3 V0F38 VNP not64 VL128  MOD[0b11] MOD=3 REG[0b001] RM[nnn]                                  | REG0=VGPR32_N():w:d  REG1=VGPR32_B():r:d
| BLSR                | BMI1          | BMI1          |               | f3          | 0b11      | 0b001     | VV1 0xF3 V0F38 VNP W0 mode64 VL128  MOD[0b11] MOD=3 REG[0b001] RM[nnn]                              | REG0=VGPR32_N():w:d  REG1=VGPR32_B():r:d
| BLSR                | BMI1          | BMI1          |               | f3          | mm        | 0b001     | VV1 0xF3 V0F38 VNP W1 VL128 mode64 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM()                        | REG0=VGPR64_N():w:q MEM0:r:q
| BLSR                | BMI1          | BMI1          |               | f3          | 0b11      | 0b001     | VV1 0xF3 V0F38 VNP W1 VL128 mode64 MOD[0b11] MOD=3 REG[0b001] RM[nnn]                               | REG0=VGPR64_N():w:q  REG1=VGPR64_B():r:q
| TZCNT               | BMI1          | BMI1          |               | 0f bc       | mm        | rrr       | 0x0F 0xBC refining_f3  TZCNT=1 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                              | REG0=GPRv_R():w MEM0:r:v
| TZCNT               | BMI1          | BMI1          |               | 0f bc       | 0b11      | rrr       | 0x0F 0xBC refining_f3 TZCNT=1 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                      | REG0=GPRv_R():w  REG1=GPRv_B():r
