uvmf:
  interfaces:
    AND_inputs:
      clock: clk
      config_constraints: []
      config_vars: []
      existing_library_component: 'True'
      gen_inbound_streaming_driver: 'False'
      hdl_pkg_parameters: []
      hdl_typedefs: []
      hvl_pkg_parameters: []
      hvl_typedefs: []
      parameters:
      - name: AND_INPUTS_WIDTH
        type: int
        value: '8'
      ports:
      - dir: output
        name: a
        reset_value: '''b0'
        width: AND_INPUTS_WIDTH
      - dir: output
        name: b
        reset_value: '''b0'
        width: AND_INPUTS_WIDTH
      reset: rst
      reset_assertion_level: 'False'
      transaction_constraints: []
      transaction_vars:
      - comment: ''
        iscompare: 'True'
        isrand: 'True'
        name: a
        type: bit [AND_INPUTS_WIDTH-1:0]
        unpacked_dimension: ''
      - comment: ''
        iscompare: 'True'
        isrand: 'True'
        name: b
        type: bit [AND_INPUTS_WIDTH-1:0]
        unpacked_dimension: ''
      use_dpi_link: 'False'
