module top_module( 
    input a, 
    input b, 
    output out );
    nor U1 (out,a,b);
    
endmodule
