Analysis & Synthesis report for VGA
Mon Jun 18 19:12:59 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for pll:inst3|altpll:altpll_component|pll_altpll:auto_generated
 14. Source assignments for ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated
 15. Source assignments for ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated
 16. Source assignments for ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated
 17. Source assignments for GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated
 18. Source assignments for SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated
 19. Source assignments for WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated
 20. Parameter Settings for User Entity Instance: VGA:inst
 21. Parameter Settings for User Entity Instance: pll:inst3|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: control:inst10
 23. Parameter Settings for User Entity Instance: key:inst1
 24. Parameter Settings for User Entity Instance: ROM_BEGIN:inst2|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: ROM_B:inst8|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: ROM_G:inst6|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: GG:inst4|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: SCORE:inst9|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: WIN:inst7|altsyncram:altsyncram_component
 30. Parameter Settings for Inferred Entity Instance: control:inst10|lpm_divide:Mod0
 31. Parameter Settings for Inferred Entity Instance: control:inst10|lpm_divide:Div0
 32. Parameter Settings for Inferred Entity Instance: control:inst10|lpm_mult:Mult0
 33. Parameter Settings for Inferred Entity Instance: control:inst10|lpm_mult:Mult2
 34. altpll Parameter Settings by Entity Instance
 35. altsyncram Parameter Settings by Entity Instance
 36. lpm_mult Parameter Settings by Entity Instance
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 18 19:12:59 2018    ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                      ; VGA                                      ;
; Top-level Entity Name              ; gold                                     ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 1,395                                    ;
;     Total combinational functions  ; 1,356                                    ;
;     Dedicated logic registers      ; 348                                      ;
; Total registers                    ; 348                                      ;
; Total pins                         ; 9                                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 338,760                                  ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C10E144C8       ;                    ;
; Top-level entity name                                                      ; gold               ; VGA                ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                       ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+
; VGA.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/VGA.v                      ;
; control.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/control.v                  ;
; key.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/key.v                      ;
; pll.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/pll.v                      ;
; gold.bdf                         ; yes             ; User Block Diagram/Schematic File      ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/gold.bdf                   ;
; ROM_B.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/ROM_B.v                    ;
; ROM_BEGIN.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/ROM_BEGIN.v                ;
; GG.v                             ; yes             ; User Wizard-Generated File             ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/GG.v                       ;
; SCORE.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/SCORE.v                    ;
; WIN.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/WIN.v                      ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf                            ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/pll_altpll.v            ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf                        ;
; db/altsyncram_8791.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/altsyncram_8791.tdf     ;
; begin.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/begin.mif                  ;
; db/decode_b7a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/decode_b7a.tdf          ;
; db/mux_tlb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/mux_tlb.tdf             ;
; db/altsyncram_4ja1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/altsyncram_4ja1.tdf     ;
; rom_g.v                          ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/rom_g.v                    ;
; db/altsyncram_i291.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/altsyncram_i291.tdf     ;
; guan.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/guan.mif                   ;
; db/altsyncram_3t81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/altsyncram_3t81.tdf     ;
; gg.mif                           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/gg.mif                     ;
; db/decode_57a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/decode_57a.tdf          ;
; db/mux_nlb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/mux_nlb.tdf             ;
; db/altsyncram_df91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/altsyncram_df91.tdf     ;
; score40040.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/score40040.mif             ;
; db/decode_37a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/decode_37a.tdf          ;
; db/mux_llb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/mux_llb.tdf             ;
; db/altsyncram_kv81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/altsyncram_kv81.tdf     ;
; win.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/win.mif                    ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_divide.tdf                        ;
; db/lpm_divide_a8m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/lpm_divide_a8m.tdf      ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/sign_div_unsign_8kh.tdf ;
; db/alt_u_div_r2f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/alt_u_div_r2f.tdf       ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/add_sub_unc.tdf         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/add_sub_vnc.tdf         ;
; db/lpm_divide_7gm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/lpm_divide_7gm.tdf      ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf                          ;
; multcore.tdf                     ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/multcore.tdf                          ;
; mpar_add.tdf                     ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf                          ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf                       ;
; db/add_sub_cfh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/add_sub_cfh.tdf         ;
; db/add_sub_gfh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/add_sub_gfh.tdf         ;
; altshift.tdf                     ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altshift.tdf                          ;
; db/add_sub_dfh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/add_sub_dfh.tdf         ;
; db/add_sub_hfh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/db/add_sub_hfh.tdf         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,395                                                                        ;
;                                             ;                                                                              ;
; Total combinational functions               ; 1356                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 311                                                                          ;
;     -- 3 input functions                    ; 479                                                                          ;
;     -- <=2 input functions                  ; 566                                                                          ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 555                                                                          ;
;     -- arithmetic mode                      ; 801                                                                          ;
;                                             ;                                                                              ;
; Total registers                             ; 348                                                                          ;
;     -- Dedicated logic registers            ; 348                                                                          ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 9                                                                            ;
; Total memory bits                           ; 338760                                                                       ;
; Total PLLs                                  ; 1                                                                            ;
; Maximum fan-out node                        ; pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 282                                                                          ;
; Total fan-out                               ; 5704                                                                         ;
; Average fan-out                             ; 3.22                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                         ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |gold                                             ; 1356 (0)          ; 348 (0)      ; 338760      ; 0            ; 0       ; 0         ; 9    ; 0            ; |gold                                                                                                                                       ; work         ;
;    |GG:inst4|                                     ; 3 (0)             ; 4 (0)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|GG:inst4                                                                                                                              ; work         ;
;       |altsyncram:altsyncram_component|           ; 3 (0)             ; 4 (0)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|GG:inst4|altsyncram:altsyncram_component                                                                                              ; work         ;
;          |altsyncram_3t81:auto_generated|         ; 3 (0)             ; 4 (4)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated                                                               ; work         ;
;             |decode_57a:rden_decode|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|decode_57a:rden_decode                                        ;              ;
;    |ROM_B:inst8|                                  ; 0 (0)             ; 0 (0)        ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|ROM_B:inst8                                                                                                                           ; work         ;
;       |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|ROM_B:inst8|altsyncram:altsyncram_component                                                                                           ; work         ;
;          |altsyncram_4ja1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated                                                            ; work         ;
;    |ROM_BEGIN:inst2|                              ; 20 (0)            ; 6 (0)        ; 192960      ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|ROM_BEGIN:inst2                                                                                                                       ;              ;
;       |altsyncram:altsyncram_component|           ; 20 (0)            ; 6 (0)        ; 192960      ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|ROM_BEGIN:inst2|altsyncram:altsyncram_component                                                                                       ;              ;
;          |altsyncram_8791:auto_generated|         ; 20 (0)            ; 6 (6)        ; 192960      ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated                                                        ;              ;
;             |decode_b7a:rden_decode|              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|decode_b7a:rden_decode                                 ;              ;
;             |mux_tlb:mux2|                        ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|mux_tlb:mux2                                           ;              ;
;    |ROM_G:inst6|                                  ; 0 (0)             ; 0 (0)        ; 18000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|ROM_G:inst6                                                                                                                           ; work         ;
;       |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 18000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|ROM_G:inst6|altsyncram:altsyncram_component                                                                                           ; work         ;
;          |altsyncram_i291:auto_generated|         ; 0 (0)             ; 0 (0)        ; 18000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated                                                            ; work         ;
;    |SCORE:inst9|                                  ; 0 (0)             ; 2 (0)        ; 48000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|SCORE:inst9                                                                                                                           ;              ;
;       |altsyncram:altsyncram_component|           ; 0 (0)             ; 2 (0)        ; 48000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|SCORE:inst9|altsyncram:altsyncram_component                                                                                           ;              ;
;          |altsyncram_df91:auto_generated|         ; 0 (0)             ; 2 (2)        ; 48000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated                                                            ;              ;
;    |VGA:inst|                                     ; 62 (62)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|VGA:inst                                                                                                                              ;              ;
;    |WIN:inst7|                                    ; 0 (0)             ; 0 (0)        ; 15000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|WIN:inst7                                                                                                                             ;              ;
;       |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 15000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|WIN:inst7|altsyncram:altsyncram_component                                                                                             ;              ;
;          |altsyncram_kv81:auto_generated|         ; 0 (0)             ; 0 (0)        ; 15000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated                                                              ;              ;
;    |control:inst10|                               ; 1191 (1113)       ; 253 (253)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10                                                                                                                        ;              ;
;       |lpm_divide:Div0|                           ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_divide:Div0                                                                                                        ;              ;
;          |lpm_divide_7gm:auto_generated|          ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_divide:Div0|lpm_divide_7gm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_8kh:divider|         ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_divide:Div0|lpm_divide_7gm:auto_generated|sign_div_unsign_8kh:divider                                              ;              ;
;                |alt_u_div_r2f:divider|            ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_divide:Div0|lpm_divide_7gm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_r2f:divider                        ;              ;
;       |lpm_divide:Mod0|                           ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_divide:Mod0                                                                                                        ;              ;
;          |lpm_divide_a8m:auto_generated|          ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_divide:Mod0|lpm_divide_a8m:auto_generated                                                                          ;              ;
;             |sign_div_unsign_8kh:divider|         ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_divide:Mod0|lpm_divide_a8m:auto_generated|sign_div_unsign_8kh:divider                                              ;              ;
;                |alt_u_div_r2f:divider|            ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_divide:Mod0|lpm_divide_a8m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_r2f:divider                        ;              ;
;       |lpm_mult:Mult0|                            ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_mult:Mult0                                                                                                         ;              ;
;          |multcore:mult_core|                     ; 24 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_mult:Mult0|multcore:mult_core                                                                                      ;              ;
;             |mpar_add:padder|                     ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                |lpm_add_sub:adder[0]|             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                   |add_sub_cfh:auto_generated|    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_cfh:auto_generated                      ;              ;
;                |mpar_add:sub_par_add|             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                   |lpm_add_sub:adder[0]|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                      |add_sub_gfh:auto_generated| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_gfh:auto_generated ;              ;
;       |lpm_mult:Mult2|                            ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_mult:Mult2                                                                                                         ;              ;
;          |multcore:mult_core|                     ; 17 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_mult:Mult2|multcore:mult_core                                                                                      ;              ;
;             |mpar_add:padder|                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                |lpm_add_sub:adder[0]|             ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                   |add_sub_dfh:auto_generated|    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_dfh:auto_generated                      ;              ;
;                |mpar_add:sub_par_add|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                   |lpm_add_sub:adder[0]|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                      |add_sub_hfh:auto_generated| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|control:inst10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_hfh:auto_generated ;              ;
;    |key:inst1|                                    ; 80 (80)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|key:inst1                                                                                                                             ;              ;
;    |pll:inst3|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|pll:inst3                                                                                                                             ;              ;
;       |altpll:altpll_component|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|pll:inst3|altpll:altpll_component                                                                                                     ;              ;
;          |pll_altpll:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gold|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated                                                                           ;              ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; Name                                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                           ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 20000        ; 3            ; --           ; --           ; 60000  ; GG.mif                        ;
; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 1600         ; 3            ; --           ; --           ; 4800   ; ../../../flappy bird/BIRD.mif ;
; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 64320        ; 3            ; --           ; --           ; 192960 ; BEGIN.mif                     ;
; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 6000         ; 3            ; --           ; --           ; 18000  ; GUAN.mif                      ;
; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 16000        ; 3            ; --           ; --           ; 48000  ; score40040.mif                ;
; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 5000         ; 3            ; --           ; --           ; 15000  ; WIN.mif                       ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; control:inst10|type[0..2]              ; Stuck at GND due to stuck port data_in ;
; control:inst10|rand[0..2]              ; Stuck at GND due to stuck port data_in ;
; control:inst10|rand1[0..2]             ; Stuck at GND due to stuck port data_in ;
; control:inst10|rand2[0..2]             ; Stuck at GND due to stuck port data_in ;
; control:inst10|rand3[0..2]             ; Stuck at GND due to stuck port data_in ;
; VGA:inst|cnt_clk                       ; Merged with control:inst10|cnt_clk     ;
; key:inst1|counter[0]                   ; Stuck at GND due to stuck port data_in ;
; key:inst1|counter2[0]                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 18 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 348   ;
; Number of registers using Synchronous Clear  ; 158   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 192   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 203   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; control:inst10|move_y[7]                ; 10      ;
; control:inst10|move_y[6]                ; 10      ;
; control:inst10|move_y[5]                ; 10      ;
; control:inst10|move_y[4]                ; 10      ;
; control:inst10|T_move[19]               ; 3       ;
; control:inst10|T_move[18]               ; 3       ;
; control:inst10|T_move[17]               ; 3       ;
; control:inst10|T_move[16]               ; 3       ;
; control:inst10|T_move[14]               ; 3       ;
; control:inst10|T_move[9]                ; 3       ;
; control:inst10|T_move[6]                ; 3       ;
; control:inst10|Bg                       ; 33      ;
; control:inst10|push3[10]                ; 6       ;
; control:inst10|push3[6]                 ; 7       ;
; control:inst10|push3[5]                 ; 8       ;
; control:inst10|push1[9]                 ; 5       ;
; control:inst10|push1[8]                 ; 6       ;
; control:inst10|push1[5]                 ; 8       ;
; control:inst10|push2[9]                 ; 5       ;
; control:inst10|push2[8]                 ; 6       ;
; control:inst10|push2[7]                 ; 5       ;
; control:inst10|push2[6]                 ; 7       ;
; control:inst10|push[9]                  ; 5       ;
; control:inst10|push[7]                  ; 5       ;
; control:inst10|rand_num[3]              ; 5       ;
; control:inst10|rand_num[6]              ; 5       ;
; control:inst10|rand_num[2]              ; 6       ;
; control:inst10|rand_num[4]              ; 1       ;
; control:inst10|rand_num[7]              ; 6       ;
; control:inst10|rand_num[5]              ; 1       ;
; control:inst10|rand_num[0]              ; 1       ;
; control:inst10|rand_num[1]              ; 1       ;
; Total number of inverted registers = 32 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |gold|control:inst10|addr_WIN[7]    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |gold|control:inst10|addr_SCORE[12] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |gold|control:inst10|push3[8]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |gold|control:inst10|push2[10]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |gold|control:inst10|push1[1]       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |gold|control:inst10|push[4]        ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |gold|control:inst10|counter[29]    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |gold|control:inst10|move_y[2]      ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |gold|control:inst10|addr_G[5]      ;
; 15:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |gold|control:inst10|data[2]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |gold|control:inst10|push3[10]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |gold|control:inst10|push2[8]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |gold|control:inst10|push1[9]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |gold|control:inst10|push[7]        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |gold|control:inst10|move_y[5]      ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |gold|control:inst10|Add25          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for pll:inst3|altpll:altpll_component|pll_altpll:auto_generated ;
+---------------------------+-------+------+-----------------------------------------+
; Assignment                ; Value ; From ; To                                      ;
+---------------------------+-------+------+-----------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C104  ; -    ; -                                       ;
+---------------------------+-------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:inst ;
+----------------+------------+-------------------------+
; Parameter Name ; Value      ; Type                    ;
+----------------+------------+-------------------------+
; hsync_end      ; 0001011111 ; Unsigned Binary         ;
; hdat_begin     ; 0010001111 ; Unsigned Binary         ;
; hdat_end       ; 1100001111 ; Unsigned Binary         ;
; hpixel_end     ; 1100011111 ; Unsigned Binary         ;
; vsync_end      ; 0000000001 ; Unsigned Binary         ;
; vdat_begin     ; 0000100010 ; Unsigned Binary         ;
; vdat_end       ; 1000000010 ; Unsigned Binary         ;
; vline_end      ; 1000001100 ; Unsigned Binary         ;
+----------------+------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst3|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------+
; Parameter Name                ; Value             ; Type                       ;
+-------------------------------+-------------------+----------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                    ;
; PLL_TYPE                      ; AUTO              ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                    ;
; SCAN_CHAIN                    ; LONG              ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 50000             ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                    ;
; LOCK_HIGH                     ; 1                 ; Untyped                    ;
; LOCK_LOW                      ; 1                 ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                    ;
; SKIP_VCO                      ; OFF               ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                    ;
; BANDWIDTH                     ; 0                 ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                    ;
; DOWN_SPREAD                   ; 0                 ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 5                 ; Signed Integer             ;
; CLK1_MULTIPLY_BY              ; 5                 ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 5                 ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer             ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 4                 ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer             ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                    ;
; DPA_DIVIDER                   ; 0                 ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                    ;
; VCO_MIN                       ; 0                 ; Untyped                    ;
; VCO_MAX                       ; 0                 ; Untyped                    ;
; VCO_CENTER                    ; 0                 ; Untyped                    ;
; PFD_MIN                       ; 0                 ; Untyped                    ;
; PFD_MAX                       ; 0                 ; Untyped                    ;
; M_INITIAL                     ; 0                 ; Untyped                    ;
; M                             ; 0                 ; Untyped                    ;
; N                             ; 1                 ; Untyped                    ;
; M2                            ; 1                 ; Untyped                    ;
; N2                            ; 1                 ; Untyped                    ;
; SS                            ; 1                 ; Untyped                    ;
; C0_HIGH                       ; 0                 ; Untyped                    ;
; C1_HIGH                       ; 0                 ; Untyped                    ;
; C2_HIGH                       ; 0                 ; Untyped                    ;
; C3_HIGH                       ; 0                 ; Untyped                    ;
; C4_HIGH                       ; 0                 ; Untyped                    ;
; C5_HIGH                       ; 0                 ; Untyped                    ;
; C6_HIGH                       ; 0                 ; Untyped                    ;
; C7_HIGH                       ; 0                 ; Untyped                    ;
; C8_HIGH                       ; 0                 ; Untyped                    ;
; C9_HIGH                       ; 0                 ; Untyped                    ;
; C0_LOW                        ; 0                 ; Untyped                    ;
; C1_LOW                        ; 0                 ; Untyped                    ;
; C2_LOW                        ; 0                 ; Untyped                    ;
; C3_LOW                        ; 0                 ; Untyped                    ;
; C4_LOW                        ; 0                 ; Untyped                    ;
; C5_LOW                        ; 0                 ; Untyped                    ;
; C6_LOW                        ; 0                 ; Untyped                    ;
; C7_LOW                        ; 0                 ; Untyped                    ;
; C8_LOW                        ; 0                 ; Untyped                    ;
; C9_LOW                        ; 0                 ; Untyped                    ;
; C0_INITIAL                    ; 0                 ; Untyped                    ;
; C1_INITIAL                    ; 0                 ; Untyped                    ;
; C2_INITIAL                    ; 0                 ; Untyped                    ;
; C3_INITIAL                    ; 0                 ; Untyped                    ;
; C4_INITIAL                    ; 0                 ; Untyped                    ;
; C5_INITIAL                    ; 0                 ; Untyped                    ;
; C6_INITIAL                    ; 0                 ; Untyped                    ;
; C7_INITIAL                    ; 0                 ; Untyped                    ;
; C8_INITIAL                    ; 0                 ; Untyped                    ;
; C9_INITIAL                    ; 0                 ; Untyped                    ;
; C0_MODE                       ; BYPASS            ; Untyped                    ;
; C1_MODE                       ; BYPASS            ; Untyped                    ;
; C2_MODE                       ; BYPASS            ; Untyped                    ;
; C3_MODE                       ; BYPASS            ; Untyped                    ;
; C4_MODE                       ; BYPASS            ; Untyped                    ;
; C5_MODE                       ; BYPASS            ; Untyped                    ;
; C6_MODE                       ; BYPASS            ; Untyped                    ;
; C7_MODE                       ; BYPASS            ; Untyped                    ;
; C8_MODE                       ; BYPASS            ; Untyped                    ;
; C9_MODE                       ; BYPASS            ; Untyped                    ;
; C0_PH                         ; 0                 ; Untyped                    ;
; C1_PH                         ; 0                 ; Untyped                    ;
; C2_PH                         ; 0                 ; Untyped                    ;
; C3_PH                         ; 0                 ; Untyped                    ;
; C4_PH                         ; 0                 ; Untyped                    ;
; C5_PH                         ; 0                 ; Untyped                    ;
; C6_PH                         ; 0                 ; Untyped                    ;
; C7_PH                         ; 0                 ; Untyped                    ;
; C8_PH                         ; 0                 ; Untyped                    ;
; C9_PH                         ; 0                 ; Untyped                    ;
; L0_HIGH                       ; 1                 ; Untyped                    ;
; L1_HIGH                       ; 1                 ; Untyped                    ;
; G0_HIGH                       ; 1                 ; Untyped                    ;
; G1_HIGH                       ; 1                 ; Untyped                    ;
; G2_HIGH                       ; 1                 ; Untyped                    ;
; G3_HIGH                       ; 1                 ; Untyped                    ;
; E0_HIGH                       ; 1                 ; Untyped                    ;
; E1_HIGH                       ; 1                 ; Untyped                    ;
; E2_HIGH                       ; 1                 ; Untyped                    ;
; E3_HIGH                       ; 1                 ; Untyped                    ;
; L0_LOW                        ; 1                 ; Untyped                    ;
; L1_LOW                        ; 1                 ; Untyped                    ;
; G0_LOW                        ; 1                 ; Untyped                    ;
; G1_LOW                        ; 1                 ; Untyped                    ;
; G2_LOW                        ; 1                 ; Untyped                    ;
; G3_LOW                        ; 1                 ; Untyped                    ;
; E0_LOW                        ; 1                 ; Untyped                    ;
; E1_LOW                        ; 1                 ; Untyped                    ;
; E2_LOW                        ; 1                 ; Untyped                    ;
; E3_LOW                        ; 1                 ; Untyped                    ;
; L0_INITIAL                    ; 1                 ; Untyped                    ;
; L1_INITIAL                    ; 1                 ; Untyped                    ;
; G0_INITIAL                    ; 1                 ; Untyped                    ;
; G1_INITIAL                    ; 1                 ; Untyped                    ;
; G2_INITIAL                    ; 1                 ; Untyped                    ;
; G3_INITIAL                    ; 1                 ; Untyped                    ;
; E0_INITIAL                    ; 1                 ; Untyped                    ;
; E1_INITIAL                    ; 1                 ; Untyped                    ;
; E2_INITIAL                    ; 1                 ; Untyped                    ;
; E3_INITIAL                    ; 1                 ; Untyped                    ;
; L0_MODE                       ; BYPASS            ; Untyped                    ;
; L1_MODE                       ; BYPASS            ; Untyped                    ;
; G0_MODE                       ; BYPASS            ; Untyped                    ;
; G1_MODE                       ; BYPASS            ; Untyped                    ;
; G2_MODE                       ; BYPASS            ; Untyped                    ;
; G3_MODE                       ; BYPASS            ; Untyped                    ;
; E0_MODE                       ; BYPASS            ; Untyped                    ;
; E1_MODE                       ; BYPASS            ; Untyped                    ;
; E2_MODE                       ; BYPASS            ; Untyped                    ;
; E3_MODE                       ; BYPASS            ; Untyped                    ;
; L0_PH                         ; 0                 ; Untyped                    ;
; L1_PH                         ; 0                 ; Untyped                    ;
; G0_PH                         ; 0                 ; Untyped                    ;
; G1_PH                         ; 0                 ; Untyped                    ;
; G2_PH                         ; 0                 ; Untyped                    ;
; G3_PH                         ; 0                 ; Untyped                    ;
; E0_PH                         ; 0                 ; Untyped                    ;
; E1_PH                         ; 0                 ; Untyped                    ;
; E2_PH                         ; 0                 ; Untyped                    ;
; E3_PH                         ; 0                 ; Untyped                    ;
; M_PH                          ; 0                 ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                    ;
; CLK0_COUNTER                  ; G0                ; Untyped                    ;
; CLK1_COUNTER                  ; G0                ; Untyped                    ;
; CLK2_COUNTER                  ; G0                ; Untyped                    ;
; CLK3_COUNTER                  ; G0                ; Untyped                    ;
; CLK4_COUNTER                  ; G0                ; Untyped                    ;
; CLK5_COUNTER                  ; G0                ; Untyped                    ;
; CLK6_COUNTER                  ; E0                ; Untyped                    ;
; CLK7_COUNTER                  ; E1                ; Untyped                    ;
; CLK8_COUNTER                  ; E2                ; Untyped                    ;
; CLK9_COUNTER                  ; E3                ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                    ;
; M_TIME_DELAY                  ; 0                 ; Untyped                    ;
; N_TIME_DELAY                  ; 0                 ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                    ;
; VCO_POST_SCALE                ; 0                 ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                    ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                    ;
; CBXI_PARAMETER                ; pll_altpll        ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE             ;
+-------------------------------+-------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:inst10 ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; border         ; 40       ; Signed Integer                  ;
; ban            ; 30       ; Signed Integer                  ;
; long           ; 200      ; Signed Integer                  ;
; magin          ; 160      ; Signed Integer                  ;
; move_x         ; 50       ; Signed Integer                  ;
; seed           ; 11111111 ; Unsigned Binary                 ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key:inst1            ;
+----------------+--------------------------------+-----------------+
; Parameter Name ; Value                          ; Type            ;
+----------------+--------------------------------+-----------------+
; T              ; 000000000011110100001001000000 ; Unsigned Binary ;
+----------------+--------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_BEGIN:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 3                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 64320                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; BEGIN.mif            ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_8791      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_B:inst8|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------+
; Parameter Name                     ; Value                         ; Type                ;
+------------------------------------+-------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped             ;
; OPERATION_MODE                     ; ROM                           ; Untyped             ;
; WIDTH_A                            ; 3                             ; Signed Integer      ;
; WIDTHAD_A                          ; 11                            ; Signed Integer      ;
; NUMWORDS_A                         ; 1600                          ; Signed Integer      ;
; OUTDATA_REG_A                      ; CLOCK0                        ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped             ;
; WIDTH_B                            ; 1                             ; Untyped             ;
; WIDTHAD_B                          ; 1                             ; Untyped             ;
; NUMWORDS_B                         ; 1                             ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer      ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped             ;
; BYTE_SIZE                          ; 8                             ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped             ;
; INIT_FILE                          ; ../../../flappy bird/BIRD.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped             ;
; ENABLE_ECC                         ; FALSE                         ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone III                   ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_4ja1               ; Untyped             ;
+------------------------------------+-------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_G:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 3                    ; Signed Integer               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer               ;
; NUMWORDS_A                         ; 6000                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; GUAN.mif             ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_i291      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GG:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                   ;
; WIDTH_A                            ; 3                    ; Signed Integer            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer            ;
; NUMWORDS_A                         ; 20000                ; Signed Integer            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; GG.mif               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_3t81      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCORE:inst9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 3                    ; Signed Integer               ;
; WIDTHAD_A                          ; 14                   ; Signed Integer               ;
; NUMWORDS_A                         ; 16000                ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; score40040.mif       ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_df91      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WIN:inst7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 3                    ; Signed Integer             ;
; WIDTHAD_A                          ; 13                   ; Signed Integer             ;
; NUMWORDS_A                         ; 5000                 ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; WIN.mif              ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_kv81      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:inst10|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_a8m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:inst10|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_7gm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:inst10|lpm_mult:Mult0     ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15          ; Untyped             ;
; LPM_WIDTHB                                     ; 8           ; Untyped             ;
; LPM_WIDTHP                                     ; 23          ; Untyped             ;
; LPM_WIDTHR                                     ; 23          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:inst10|lpm_mult:Mult2     ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10          ; Untyped             ;
; LPM_WIDTHB                                     ; 9           ; Untyped             ;
; LPM_WIDTHP                                     ; 19          ; Untyped             ;
; LPM_WIDTHR                                     ; 19          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:inst3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 50000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 6                                               ;
; Entity Instance                           ; ROM_BEGIN:inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 3                                               ;
;     -- NUMWORDS_A                         ; 64320                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; ROM_B:inst8|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 3                                               ;
;     -- NUMWORDS_A                         ; 1600                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; ROM_G:inst6|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 3                                               ;
;     -- NUMWORDS_A                         ; 6000                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; GG:inst4|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 3                                               ;
;     -- NUMWORDS_A                         ; 20000                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; SCORE:inst9|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 3                                               ;
;     -- NUMWORDS_A                         ; 16000                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; WIN:inst7|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 3                                               ;
;     -- NUMWORDS_A                         ; 5000                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 2                             ;
; Entity Instance                       ; control:inst10|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 15                            ;
;     -- LPM_WIDTHB                     ; 8                             ;
;     -- LPM_WIDTHP                     ; 23                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                           ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; control:inst10|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 10                            ;
;     -- LPM_WIDTHB                     ; 9                             ;
;     -- LPM_WIDTHP                     ; 19                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                           ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Jun 18 19:12:52 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA
Warning: Tcl Script File ../Learndata/experiment/BIGWORK2/ROM_BIRD.qip not found
    Info: set_global_assignment -name QIP_FILE ../Learndata/experiment/BIGWORK2/ROM_BIRD.qip
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file vga.v
    Info: Found entity 1: VGA
Warning (10463): Verilog HDL Declaration warning at control.v(92): "type" is SystemVerilog-2005 keyword
Warning (10463): Verilog HDL Declaration warning at control.v(144): "rand" is SystemVerilog-2005 keyword
Info: Found 1 design units, including 1 entities, in source file control.v
    Info: Found entity 1: control
Info: Found 1 design units, including 1 entities, in source file key.v
    Info: Found entity 1: key
Info: Found 1 design units, including 1 entities, in source file pll.v
    Info: Found entity 1: pll
Info: Found 1 design units, including 1 entities, in source file gold.bdf
    Info: Found entity 1: gold
Info: Found 1 design units, including 1 entities, in source file rom_b.v
    Info: Found entity 1: ROM_B
Info: Found 1 design units, including 1 entities, in source file rom_begin.v
    Info: Found entity 1: ROM_BEGIN
Info: Found 1 design units, including 1 entities, in source file gg.v
    Info: Found entity 1: GG
Info: Found 1 design units, including 1 entities, in source file score.v
    Info: Found entity 1: SCORE
Info: Found 1 design units, including 1 entities, in source file win.v
    Info: Found entity 1: WIN
Info: Elaborating entity "gold" for the top level hierarchy
Info: Elaborating entity "VGA" for hierarchy "VGA:inst"
Warning (10230): Verilog HDL assignment warning at VGA.v(47): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "pll" for hierarchy "pll:inst3"
Info: Elaborating entity "altpll" for hierarchy "pll:inst3|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll:inst3|altpll:altpll_component"
Info: Instantiated megafunction "pll:inst3|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "4"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "5"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "2"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "5"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "1"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "5"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "50000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info: Found entity 1: pll_altpll
Info: Elaborating entity "pll_altpll" for hierarchy "pll:inst3|altpll:altpll_component|pll_altpll:auto_generated"
Info: Elaborating entity "control" for hierarchy "control:inst10"
Warning (10230): Verilog HDL assignment warning at control.v(51): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at control.v(131): truncated value with size 32 to match size of target (31)
Warning (10240): Verilog HDL Always Construct warning at control.v(115): inferring latch(es) for variable "T_move", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at control.v(150): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at control.v(151): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at control.v(152): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at control.v(318): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at control.v(326): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at control.v(328): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at control.v(330): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at control.v(332): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at control.v(341): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at control.v(351): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control.v(385): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at control.v(421): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at control.v(425): truncated value with size 32 to match size of target (14)
Info (10041): Inferred latch for "T_move[0]" at control.v(125)
Info: Elaborating entity "key" for hierarchy "key:inst1"
Info: Elaborating entity "ROM_BEGIN" for hierarchy "ROM_BEGIN:inst2"
Info: Elaborating entity "altsyncram" for hierarchy "ROM_BEGIN:inst2|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ROM_BEGIN:inst2|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ROM_BEGIN:inst2|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "BEGIN.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "64320"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "16"
    Info: Parameter "width_a" = "3"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8791.tdf
    Info: Found entity 1: altsyncram_8791
Info: Elaborating entity "altsyncram_8791" for hierarchy "ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_b7a.tdf
    Info: Found entity 1: decode_b7a
Info: Elaborating entity "decode_b7a" for hierarchy "ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|decode_b7a:rden_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf
    Info: Found entity 1: mux_tlb
Info: Elaborating entity "mux_tlb" for hierarchy "ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|mux_tlb:mux2"
Info: Elaborating entity "ROM_B" for hierarchy "ROM_B:inst8"
Info: Elaborating entity "altsyncram" for hierarchy "ROM_B:inst8|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ROM_B:inst8|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ROM_B:inst8|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../../../flappy bird/BIRD.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1600"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "width_a" = "3"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4ja1.tdf
    Info: Found entity 1: altsyncram_4ja1
Info: Elaborating entity "altsyncram_4ja1" for hierarchy "ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated"
Warning: Using design file rom_g.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ROM_G
Info: Elaborating entity "ROM_G" for hierarchy "ROM_G:inst6"
Info: Elaborating entity "altsyncram" for hierarchy "ROM_G:inst6|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ROM_G:inst6|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ROM_G:inst6|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "GUAN.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "6000"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "13"
    Info: Parameter "width_a" = "3"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i291.tdf
    Info: Found entity 1: altsyncram_i291
Info: Elaborating entity "altsyncram_i291" for hierarchy "ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated"
Info: Elaborating entity "GG" for hierarchy "GG:inst4"
Info: Elaborating entity "altsyncram" for hierarchy "GG:inst4|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "GG:inst4|altsyncram:altsyncram_component"
Info: Instantiated megafunction "GG:inst4|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "GG.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "20000"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "15"
    Info: Parameter "width_a" = "3"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3t81.tdf
    Info: Found entity 1: altsyncram_3t81
Info: Elaborating entity "altsyncram_3t81" for hierarchy "GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_57a.tdf
    Info: Found entity 1: decode_57a
Info: Elaborating entity "decode_57a" for hierarchy "GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|decode_57a:rden_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_nlb.tdf
    Info: Found entity 1: mux_nlb
Info: Elaborating entity "mux_nlb" for hierarchy "GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|mux_nlb:mux2"
Info: Elaborating entity "SCORE" for hierarchy "SCORE:inst9"
Info: Elaborating entity "altsyncram" for hierarchy "SCORE:inst9|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "SCORE:inst9|altsyncram:altsyncram_component"
Info: Instantiated megafunction "SCORE:inst9|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "score40040.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "16000"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "14"
    Info: Parameter "width_a" = "3"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_df91.tdf
    Info: Found entity 1: altsyncram_df91
Info: Elaborating entity "altsyncram_df91" for hierarchy "SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_37a.tdf
    Info: Found entity 1: decode_37a
Info: Elaborating entity "decode_37a" for hierarchy "SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|decode_37a:rden_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_llb.tdf
    Info: Found entity 1: mux_llb
Info: Elaborating entity "mux_llb" for hierarchy "SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|mux_llb:mux2"
Info: Elaborating entity "WIN" for hierarchy "WIN:inst7"
Info: Elaborating entity "altsyncram" for hierarchy "WIN:inst7|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "WIN:inst7|altsyncram:altsyncram_component"
Info: Instantiated megafunction "WIN:inst7|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "WIN.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "5000"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "13"
    Info: Parameter "width_a" = "3"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kv81.tdf
    Info: Found entity 1: altsyncram_kv81
Info: Elaborating entity "altsyncram_kv81" for hierarchy "WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated"
Info: Inferred 4 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:inst10|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:inst10|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "control:inst10|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "control:inst10|Mult2"
Info: Elaborated megafunction instantiation "control:inst10|lpm_divide:Mod0"
Info: Instantiated megafunction "control:inst10|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "5"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_a8m.tdf
    Info: Found entity 1: lpm_divide_a8m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info: Found entity 1: sign_div_unsign_8kh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf
    Info: Found entity 1: alt_u_div_r2f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info: Found entity 1: add_sub_unc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info: Found entity 1: add_sub_vnc
Info: Elaborated megafunction instantiation "control:inst10|lpm_divide:Div0"
Info: Instantiated megafunction "control:inst10|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "5"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_7gm.tdf
    Info: Found entity 1: lpm_divide_7gm
Info: Elaborated megafunction instantiation "control:inst10|lpm_mult:Mult0"
Info: Instantiated megafunction "control:inst10|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "15"
    Info: Parameter "LPM_WIDTHB" = "8"
    Info: Parameter "LPM_WIDTHP" = "23"
    Info: Parameter "LPM_WIDTHR" = "23"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "control:inst10|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "control:inst10|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "control:inst10|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "control:inst10|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "control:inst10|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "control:inst10|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_cfh.tdf
    Info: Found entity 1: add_sub_cfh
Info: Elaborated megafunction instantiation "control:inst10|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "control:inst10|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "control:inst10|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "control:inst10|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_gfh.tdf
    Info: Found entity 1: add_sub_gfh
Info: Elaborated megafunction instantiation "control:inst10|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "control:inst10|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "control:inst10|lpm_mult:Mult2"
Info: Instantiated megafunction "control:inst10|lpm_mult:Mult2" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "10"
    Info: Parameter "LPM_WIDTHB" = "9"
    Info: Parameter "LPM_WIDTHP" = "19"
    Info: Parameter "LPM_WIDTHR" = "19"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "control:inst10|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "control:inst10|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "control:inst10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "control:inst10|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "control:inst10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "control:inst10|lpm_mult:Mult2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_dfh.tdf
    Info: Found entity 1: add_sub_dfh
Info: Elaborated megafunction instantiation "control:inst10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "control:inst10|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "control:inst10|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "control:inst10|lpm_mult:Mult2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_hfh.tdf
    Info: Found entity 1: add_sub_hfh
Info: Elaborated megafunction instantiation "control:inst10|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "control:inst10|lpm_mult:Mult2"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Timing-Driven Synthesis is running
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "control:inst10|Add59~3"
    Info (17048): Logic cell "control:inst10|Add59~6"
Info: Generated suppressed messages file C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/VGA.map.smsg
Warning: PLL "pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Info: Implemented 1460 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 5 output pins
    Info: Implemented 1402 logic cells
    Info: Implemented 48 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 266 megabytes
    Info: Processing ended: Mon Jun 18 19:12:59 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/VGA.map.smsg.


