Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb  3 12:37:49 2020
| Host         : DESKTOP-5FBN0UR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gcd_control_sets_placed.rpt
| Design       : gcd
| Device       : xc7vx690t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            5 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            3 |
| Yes          | No                    | No                     |              24 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-----------------+------------------+------------------+----------------+
|              Clock Signal             |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------+-----------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                        |                 |                  |                1 |              2 |
|  cntrlPath/update_Counter_reg_i_2_n_0 |                 |                  |                1 |              4 |
|  cntrlPath/out_reg_reg[3][0]          |                 |                  |                2 |              8 |
|  cntrlPath/out_reg_reg[3]_1[0]        |                 |                  |                2 |              8 |
|  clk_IBUF_BUFG                        | cntrlPath/ld_Yr |                  |                2 |              8 |
|  clk_IBUF_BUFG                        | cntrlPath/ld_Xr |                  |                2 |              8 |
|  clk_IBUF_BUFG                        | cntrlPath/E[0]  |                  |                1 |              8 |
|  clk_IBUF_BUFG                        |                 | reset_IBUF       |                3 |             14 |
|  cntrlPath/ld_in1_in2_reg_i_2_n_0     |                 |                  |                3 |             16 |
+---------------------------------------+-----------------+------------------+------------------+----------------+


