# Reading S:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do UART_TOP_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying S:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied S:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/UART/UART_TOP {F:/FPGA/Verilog/UART/UART_TOP/UART_TXD.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module UART_TXD
# 
# Top level modules:
# 	UART_TXD
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/UART/UART_TOP {F:/FPGA/Verilog/UART/UART_TOP/UART_TOP.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module UART_TOP
# 
# Top level modules:
# 	UART_TOP
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/UART/UART_TOP {F:/FPGA/Verilog/UART/UART_TOP/FIFO_IP.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FIFO_IP
# 
# Top level modules:
# 	FIFO_IP
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/UART/UART_TOP/simulation/modelsim {F:/FPGA/Verilog/UART/UART_TOP/simulation/modelsim/UART_TOP.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module UART_TOP_vlg_tst
# 
# Top level modules:
# 	UART_TOP_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  UART_TOP_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps UART_TOP_vlg_tst 
# Loading work.UART_TOP_vlg_tst
# Loading work.UART_TOP
# Loading work.FIFO_IP
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.UART_TXD
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position end  sim:/UART_TOP_vlg_tst/i1/UART_TXD_inst/RDCLK
add wave -position end  sim:/UART_TOP_vlg_tst/i1/UART_TXD_inst/RDREQ
add wave -position end  sim:/UART_TOP_vlg_tst/i1/FIFO_IP_inst/rdempty
do UART_TOP_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/UART/UART_TOP {F:/FPGA/Verilog/UART/UART_TOP/UART_TXD.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module UART_TXD
# 
# Top level modules:
# 	UART_TXD
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/UART/UART_TOP {F:/FPGA/Verilog/UART/UART_TOP/UART_TOP.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module UART_TOP
# 
# Top level modules:
# 	UART_TOP
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/UART/UART_TOP {F:/FPGA/Verilog/UART/UART_TOP/FIFO_IP.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FIFO_IP
# 
# Top level modules:
# 	FIFO_IP
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/UART/UART_TOP/simulation/modelsim {F:/FPGA/Verilog/UART/UART_TOP/simulation/modelsim/UART_TOP.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module UART_TOP_vlg_tst
# 
# Top level modules:
# 	UART_TOP_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  UART_TOP_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps UART_TOP_vlg_tst 
# Loading work.UART_TOP_vlg_tst
# Loading work.UART_TOP
# Loading work.FIFO_IP
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.UART_TXD
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# 
# add wave *
# add wave -position end  sim:/UART_TOP_vlg_tst/i1/UART_TXD_inst/RDCLK
# add wave -position end  sim:/UART_TOP_vlg_tst/i1/UART_TXD_inst/RDREQ
# add wave -position end  sim:/UART_TOP_vlg_tst/i1/FIFO_IP_inst/rdempty
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position end  sim:/UART_TOP_vlg_tst/i1/UART_TXD_inst/tx_data
add wave -position end  sim:/UART_TOP_vlg_tst/i1/UART_TXD_inst/tx_data
do UART_TOP_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/UART/UART_TOP {F:/FPGA/Verilog/UART/UART_TOP/UART_TXD.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module UART_TXD
# 
# Top level modules:
# 	UART_TXD
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/UART/UART_TOP {F:/FPGA/Verilog/UART/UART_TOP/UART_TOP.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module UART_TOP
# 
# Top level modules:
# 	UART_TOP
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/UART/UART_TOP {F:/FPGA/Verilog/UART/UART_TOP/FIFO_IP.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FIFO_IP
# 
# Top level modules:
# 	FIFO_IP
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/UART/UART_TOP/simulation/modelsim {F:/FPGA/Verilog/UART/UART_TOP/simulation/modelsim/UART_TOP.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module UART_TOP_vlg_tst
# 
# Top level modules:
# 	UART_TOP_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  UART_TOP_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps UART_TOP_vlg_tst 
# Loading work.UART_TOP_vlg_tst
# Loading work.UART_TOP
# Loading work.FIFO_IP
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.UART_TXD
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# 
# add wave *
# add wave -position end  sim:/UART_TOP_vlg_tst/i1/UART_TXD_inst/RDCLK
# add wave -position end  sim:/UART_TOP_vlg_tst/i1/UART_TXD_inst/RDREQ
# add wave -position end  sim:/UART_TOP_vlg_tst/i1/FIFO_IP_inst/rdempty
# add wave -position end  sim:/UART_TOP_vlg_tst/i1/UART_TXD_inst/tx_data
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
