{"Source Block": ["verilog-ethernet/rtl/axis_demux_4.v@159:169@HdlIdDef", "// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_mux_4.v@206:216", "\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@168:178", "reg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\n"], ["verilog-ethernet/rtl/axis_tap_64.v@177:187", "end\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@218:228", "end\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\n"], ["verilog-ethernet/rtl/axis_tap.v@169:179", "end\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@172:182", "reg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@128:138", "\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@160:170", "reg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_tap.v@170:180", "\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@126:136", "reg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_tap_64.v@178:188", "\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@220:230", "// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@164:174", "reg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_0_axis_tdata = output_axis_tdata_reg;\nassign output_0_axis_tvalid = output_0_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@161:171", "reg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/axis_mux_4.v@209:219", "reg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_tap.v@173:183", "reg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@157:167", "end\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@173:183", "reg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_0_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@478:488", "end\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@480:490", "// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@169:179", "reg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@479:489", "\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@127:137", "end\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\n"], ["verilog-ethernet/rtl/axis_mux_4.v@205:215", "end\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@166:176", "\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@123:133", "\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/axis_tap_64.v@179:189", "// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@158:168", "\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@167:177", "// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@165:175", "end\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/axis_mux_4.v@208:218", "reg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@129:139", "// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@156:166", "    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@219:229", "\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@163:173", "reg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_0_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_tap.v@172:182", "reg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@125:135", "reg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@164:174", "    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@170:180", "reg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_adapter.v@393:403", "\n// output datapath logic\nreg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                         output_axis_tvalid_reg = 0;\nreg                         output_axis_tlast_reg = 0;\nreg                         output_axis_tuser_reg = 0;\n\nreg [OUTPUT_DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [OUTPUT_KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                         temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@122:132", "end\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\n"]], "Diff Content": {"Delete": [[164, "reg                  output_3_axis_tvalid_reg = 0;\n"]], "Add": []}}