DRM_DEBUG,FUNC_0
RREG32_SOC15,FUNC_1
SOC15_WAIT_ON_RREG,FUNC_2
UVD,VAR_0
UVD_DPG_PAUSE__JPEG_PAUSE_DPG_ACK_MASK,VAR_1
UVD_DPG_PAUSE__JPEG_PAUSE_DPG_REQ_MASK,VAR_2
UVD_DPG_PAUSE__NJ_PAUSE_DPG_ACK_MASK,VAR_3
UVD_DPG_PAUSE__NJ_PAUSE_DPG_REQ_MASK,VAR_4
UVD_JRBC_RB_CNTL__RB_NO_FETCH_MASK,VAR_5
UVD_JRBC_RB_CNTL__RB_RPTR_WR_EN_MASK,VAR_6
UVD_PGFSM_CONFIG__UVDM_UVDU_PWR_ON,VAR_7
UVD_POWER_STATUS__JRBC_SNOOP_DIS_MASK,VAR_8
UVD_POWER_STATUS__UVD_POWER_STATUS_MASK,VAR_9
UVD_POWER_STATUS__UVD_POWER_STATUS_TILES_OFF,VAR_10
VCN_DPG_STATE__PAUSE,VAR_11
WREG32_SOC15,FUNC_3
lower_32_bits,FUNC_4
mmUVD_DPG_PAUSE,VAR_12
mmUVD_JRBC_RB_CNTL,VAR_13
mmUVD_JRBC_RB_RPTR,VAR_14
mmUVD_JRBC_RB_WPTR,VAR_15
mmUVD_LMI_JRBC_RB_64BIT_BAR_HIGH,VAR_16
mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW,VAR_17
mmUVD_LMI_JRBC_RB_VMID,VAR_18
mmUVD_POWER_STATUS,VAR_19
mmUVD_RBC_RB_WPTR,VAR_20
mmUVD_RB_BASE_HI,VAR_21
mmUVD_RB_BASE_HI2,VAR_22
mmUVD_RB_BASE_LO,VAR_23
mmUVD_RB_BASE_LO2,VAR_24
mmUVD_RB_RPTR,VAR_25
mmUVD_RB_RPTR2,VAR_26
mmUVD_RB_SIZE,VAR_27
mmUVD_RB_SIZE2,VAR_28
mmUVD_RB_WPTR,VAR_29
mmUVD_RB_WPTR2,VAR_30
mmUVD_SCRATCH2,VAR_31
upper_32_bits,FUNC_5
vcn_v1_0_pause_dpg_mode,FUNC_6
adev,VAR_32
new_state,VAR_33
ret_code,VAR_34
reg_data,VAR_35
reg_data2,VAR_36
ring,VAR_37
