	component memory_system is
		port (
			onchip_memory_0_clk1_clk         : in  std_logic                    := 'X';             -- clk
			onchip_memory_0_reset1_reset     : in  std_logic                    := 'X';             -- reset
			onchip_memory_0_reset1_reset_req : in  std_logic                    := 'X';             -- reset_req
			onchip_memory_0_s1_address       : in  std_logic_vector(9 downto 0) := (others => 'X'); -- address
			onchip_memory_0_s1_clken         : in  std_logic                    := 'X';             -- clken
			onchip_memory_0_s1_chipselect    : in  std_logic                    := 'X';             -- chipselect
			onchip_memory_0_s1_write         : in  std_logic                    := 'X';             -- write
			onchip_memory_0_s1_readdata      : out std_logic_vector(7 downto 0);                    -- readdata
			onchip_memory_0_s1_writedata     : in  std_logic_vector(7 downto 0) := (others => 'X')  -- writedata
		);
	end component memory_system;

