
CentralApp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009524  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007e8  080096b4  080096b4  000196b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e9c  08009e9c  00020098  2**0
                  CONTENTS
  4 .ARM          00000008  08009e9c  08009e9c  00019e9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ea4  08009ea4  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ea4  08009ea4  00019ea4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009ea8  08009ea8  00019ea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  08009eac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009bc  20000098  08009f44  00020098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a54  08009f44  00020a54  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY
 13 .debug_line   0001da4a  00000000  00000000  0002010b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 0000009e  00000000  00000000  0003db55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   0001e3ff  00000000  00000000  0003dbf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000039e5  00000000  00000000  0005bff2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001870  00000000  00000000  0005f9d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000faea4  00000000  00000000  00061248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00001305  00000000  00000000  0015c0ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002b18f  00000000  00000000  0015d3f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006fe4  00000000  00000000  00188580  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000098 	.word	0x20000098
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800969c 	.word	0x0800969c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000009c 	.word	0x2000009c
 80001cc:	0800969c 	.word	0x0800969c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800056c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80005a4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000570:	f001 ff78 	bl	8002464 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000574:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000576:	e003      	b.n	8000580 <LoopCopyDataInit>

08000578 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000578:	4b0b      	ldr	r3, [pc, #44]	; (80005a8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800057a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800057c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800057e:	3104      	adds	r1, #4

08000580 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000580:	480a      	ldr	r0, [pc, #40]	; (80005ac <LoopForever+0xa>)
	ldr	r3, =_edata
 8000582:	4b0b      	ldr	r3, [pc, #44]	; (80005b0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000584:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000586:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000588:	d3f6      	bcc.n	8000578 <CopyDataInit>
	ldr	r2, =_sbss
 800058a:	4a0a      	ldr	r2, [pc, #40]	; (80005b4 <LoopForever+0x12>)
	b	LoopFillZerobss
 800058c:	e002      	b.n	8000594 <LoopFillZerobss>

0800058e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800058e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000590:	f842 3b04 	str.w	r3, [r2], #4

08000594 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000594:	4b08      	ldr	r3, [pc, #32]	; (80005b8 <LoopForever+0x16>)
	cmp	r2, r3
 8000596:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000598:	d3f9      	bcc.n	800058e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800059a:	f008 fb3d 	bl	8008c18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800059e:	f001 fa5e 	bl	8001a5e <main>

080005a2 <LoopForever>:

LoopForever:
    b LoopForever
 80005a2:	e7fe      	b.n	80005a2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80005a4:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80005a8:	08009eac 	.word	0x08009eac
	ldr	r0, =_sdata
 80005ac:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80005b0:	20000098 	.word	0x20000098
	ldr	r2, =_sbss
 80005b4:	20000098 	.word	0x20000098
	ldr	r3, = _ebss
 80005b8:	20000a54 	.word	0x20000a54

080005bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80005bc:	e7fe      	b.n	80005bc <ADC1_2_IRQHandler>
	...

080005c0 <MX_BlueNRG_2_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_2_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
  uint8_t ret;

  User_Init();
 80005c6:	f000 f9eb 	bl	80009a0 <User_Init>

  hci_init(APP_UserEvtRx, NULL);
 80005ca:	2100      	movs	r1, #0
 80005cc:	480c      	ldr	r0, [pc, #48]	; (8000600 <MX_BlueNRG_2_Init+0x40>)
 80005ce:	f007 fdbf 	bl	8008150 <hci_init>

  PRINT_DBG("BlueNRG-2 BLE Sample Application\r\n");
 80005d2:	480c      	ldr	r0, [pc, #48]	; (8000604 <MX_BlueNRG_2_Init+0x44>)
 80005d4:	f008 f9dc 	bl	8008990 <puts>


  ret = CentralAppInit();
 80005d8:	f000 f990 	bl	80008fc <CentralAppInit>
 80005dc:	4603      	mov	r3, r0
 80005de:	71fb      	strb	r3, [r7, #7]
  if (ret != BLE_STATUS_SUCCESS)
 80005e0:	79fb      	ldrb	r3, [r7, #7]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d005      	beq.n	80005f2 <MX_BlueNRG_2_Init+0x32>
  {
    PRINT_DBG("CentralAppInit()--> Failed 0x%02x\r\n", ret);
 80005e6:	79fb      	ldrb	r3, [r7, #7]
 80005e8:	4619      	mov	r1, r3
 80005ea:	4807      	ldr	r0, [pc, #28]	; (8000608 <MX_BlueNRG_2_Init+0x48>)
 80005ec:	f008 f96a 	bl	80088c4 <iprintf>
    while(1);
 80005f0:	e7fe      	b.n	80005f0 <MX_BlueNRG_2_Init+0x30>
  }

  PRINT_DBG("BLE Stack Initialized & Device Configured\r\n");
 80005f2:	4806      	ldr	r0, [pc, #24]	; (800060c <MX_BlueNRG_2_Init+0x4c>)
 80005f4:	f008 f9cc 	bl	8008990 <puts>

}
 80005f8:	bf00      	nop
 80005fa:	3708      	adds	r7, #8
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	0800159d 	.word	0x0800159d
 8000604:	080096b4 	.word	0x080096b4
 8000608:	080096d8 	.word	0x080096d8
 800060c:	080096fc 	.word	0x080096fc

08000610 <MX_BlueNRG_2_Process>:

/*
 * BlueNRG-2 background task
 */
void MX_BlueNRG_2_Process(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0

  hci_user_evt_proc();
 8000614:	f007 ff16 	bl	8008444 <hci_user_evt_proc>
  User_Process();
 8000618:	f000 fbda 	bl	8000dd0 <User_Process>
}
 800061c:	bf00      	nop
 800061e:	bd80      	pop	{r7, pc}

08000620 <receiveData>:
 * @param  data_buffer : pointer to store in received data
 * @param  Nb_bytes : number of bytes to be received
 * @retval None
 */
static void receiveData(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	460b      	mov	r3, r1
 800062a:	70fb      	strb	r3, [r7, #3]
  // {
  //   PRINT_DBG("%d", data_buffer[i]);
  // }
  // fflush(stdout);

  if( 1U == data_buffer[0])
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	2b01      	cmp	r3, #1
 8000632:	d107      	bne.n	8000644 <receiveData+0x24>
  {
    APP__u32RxDataCnt++;
 8000634:	4b05      	ldr	r3, [pc, #20]	; (800064c <receiveData+0x2c>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	3301      	adds	r3, #1
 800063a:	4a04      	ldr	r2, [pc, #16]	; (800064c <receiveData+0x2c>)
 800063c:	6013      	str	r3, [r2, #0]
    PRINT_DBG("[RX] Notified\r\n");
 800063e:	4804      	ldr	r0, [pc, #16]	; (8000650 <receiveData+0x30>)
 8000640:	f008 f9a6 	bl	8008990 <puts>
  }

}
 8000644:	bf00      	nop
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	200000cc 	.word	0x200000cc
 8000650:	08009728 	.word	0x08009728

08000654 <Reset_DiscoveryContext>:
* Description    : Reset the discovery context.
* Input          : None.
* Return         : None.
*******************************************************************************/
static void Reset_DiscoveryContext(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
  discovery.check_disc_proc_timer = FALSE;
 800065a:	4b2a      	ldr	r3, [pc, #168]	; (8000704 <Reset_DiscoveryContext+0xb0>)
 800065c:	2200      	movs	r2, #0
 800065e:	701a      	strb	r2, [r3, #0]
  discovery.check_disc_mode_timer = FALSE;
 8000660:	4b28      	ldr	r3, [pc, #160]	; (8000704 <Reset_DiscoveryContext+0xb0>)
 8000662:	2200      	movs	r2, #0
 8000664:	705a      	strb	r2, [r3, #1]
  discovery.is_device_found = FALSE;
 8000666:	4b27      	ldr	r3, [pc, #156]	; (8000704 <Reset_DiscoveryContext+0xb0>)
 8000668:	2200      	movs	r2, #0
 800066a:	709a      	strb	r2, [r3, #2]
  discovery.do_connect = FALSE;
 800066c:	4b25      	ldr	r3, [pc, #148]	; (8000704 <Reset_DiscoveryContext+0xb0>)
 800066e:	2200      	movs	r2, #0
 8000670:	70da      	strb	r2, [r3, #3]
  discovery.startTime = 0;
 8000672:	4b24      	ldr	r3, [pc, #144]	; (8000704 <Reset_DiscoveryContext+0xb0>)
 8000674:	2200      	movs	r2, #0
 8000676:	605a      	str	r2, [r3, #4]
  discovery.device_state = INIT_STATE;
 8000678:	4b22      	ldr	r3, [pc, #136]	; (8000704 <Reset_DiscoveryContext+0xb0>)
 800067a:	2200      	movs	r2, #0
 800067c:	821a      	strh	r2, [r3, #16]
  BLUENRG_memset(&discovery.device_found_address[0], 0, 6);
 800067e:	2206      	movs	r2, #6
 8000680:	2100      	movs	r1, #0
 8000682:	4821      	ldr	r0, [pc, #132]	; (8000708 <Reset_DiscoveryContext+0xb4>)
 8000684:	f008 fa74 	bl	8008b70 <memset>
  device_role = 0xFF;
 8000688:	4b20      	ldr	r3, [pc, #128]	; (800070c <Reset_DiscoveryContext+0xb8>)
 800068a:	22ff      	movs	r2, #255	; 0xff
 800068c:	701a      	strb	r2, [r3, #0]
  mtu_exchanged = 0;
 800068e:	4b20      	ldr	r3, [pc, #128]	; (8000710 <Reset_DiscoveryContext+0xbc>)
 8000690:	2200      	movs	r2, #0
 8000692:	701a      	strb	r2, [r3, #0]
  mtu_exchanged_wait = 0;
 8000694:	4b1f      	ldr	r3, [pc, #124]	; (8000714 <Reset_DiscoveryContext+0xc0>)
 8000696:	2200      	movs	r2, #0
 8000698:	701a      	strb	r2, [r3, #0]
  write_char_len = CHAR_VALUE_LENGTH-3;
 800069a:	4b1f      	ldr	r3, [pc, #124]	; (8000718 <Reset_DiscoveryContext+0xc4>)
 800069c:	223c      	movs	r2, #60	; 0x3c
 800069e:	801a      	strh	r2, [r3, #0]

  for (uint16_t i=0; i<(CHAR_VALUE_LENGTH-3); i++) {
 80006a0:	2300      	movs	r3, #0
 80006a2:	80fb      	strh	r3, [r7, #6]
 80006a4:	e026      	b.n	80006f4 <Reset_DiscoveryContext+0xa0>
    data[i] = 0x31 + (i%10);
 80006a6:	88fa      	ldrh	r2, [r7, #6]
 80006a8:	4b1c      	ldr	r3, [pc, #112]	; (800071c <Reset_DiscoveryContext+0xc8>)
 80006aa:	fba3 1302 	umull	r1, r3, r3, r2
 80006ae:	08d9      	lsrs	r1, r3, #3
 80006b0:	460b      	mov	r3, r1
 80006b2:	009b      	lsls	r3, r3, #2
 80006b4:	440b      	add	r3, r1
 80006b6:	005b      	lsls	r3, r3, #1
 80006b8:	1ad3      	subs	r3, r2, r3
 80006ba:	b29b      	uxth	r3, r3
 80006bc:	b2da      	uxtb	r2, r3
 80006be:	88fb      	ldrh	r3, [r7, #6]
 80006c0:	3231      	adds	r2, #49	; 0x31
 80006c2:	b2d1      	uxtb	r1, r2
 80006c4:	4a16      	ldr	r2, [pc, #88]	; (8000720 <Reset_DiscoveryContext+0xcc>)
 80006c6:	54d1      	strb	r1, [r2, r3]
    if ((i+1)%10==0) {
 80006c8:	88fb      	ldrh	r3, [r7, #6]
 80006ca:	1c59      	adds	r1, r3, #1
 80006cc:	4b15      	ldr	r3, [pc, #84]	; (8000724 <Reset_DiscoveryContext+0xd0>)
 80006ce:	fb83 2301 	smull	r2, r3, r3, r1
 80006d2:	109a      	asrs	r2, r3, #2
 80006d4:	17cb      	asrs	r3, r1, #31
 80006d6:	1ad2      	subs	r2, r2, r3
 80006d8:	4613      	mov	r3, r2
 80006da:	009b      	lsls	r3, r3, #2
 80006dc:	4413      	add	r3, r2
 80006de:	005b      	lsls	r3, r3, #1
 80006e0:	1aca      	subs	r2, r1, r3
 80006e2:	2a00      	cmp	r2, #0
 80006e4:	d103      	bne.n	80006ee <Reset_DiscoveryContext+0x9a>
      data[i]='x';
 80006e6:	88fb      	ldrh	r3, [r7, #6]
 80006e8:	4a0d      	ldr	r2, [pc, #52]	; (8000720 <Reset_DiscoveryContext+0xcc>)
 80006ea:	2178      	movs	r1, #120	; 0x78
 80006ec:	54d1      	strb	r1, [r2, r3]
  for (uint16_t i=0; i<(CHAR_VALUE_LENGTH-3); i++) {
 80006ee:	88fb      	ldrh	r3, [r7, #6]
 80006f0:	3301      	adds	r3, #1
 80006f2:	80fb      	strh	r3, [r7, #6]
 80006f4:	88fb      	ldrh	r3, [r7, #6]
 80006f6:	2b3b      	cmp	r3, #59	; 0x3b
 80006f8:	d9d5      	bls.n	80006a6 <Reset_DiscoveryContext+0x52>
    }
  }
}
 80006fa:	bf00      	nop
 80006fc:	bf00      	nop
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	200000b4 	.word	0x200000b4
 8000708:	200000bd 	.word	0x200000bd
 800070c:	20000005 	.word	0x20000005
 8000710:	200000f6 	.word	0x200000f6
 8000714:	200000f7 	.word	0x200000f7
 8000718:	20000006 	.word	0x20000006
 800071c:	cccccccd 	.word	0xcccccccd
 8000720:	200000f8 	.word	0x200000f8
 8000724:	66666667 	.word	0x66666667

08000728 <Setup_DeviceAddress>:
* Description    : Setup the device address.
* Input          : None.
* Return         : None.
*******************************************************************************/
static void Setup_DeviceAddress(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b086      	sub	sp, #24
 800072c:	af00      	add	r7, sp, #0
  tBleStatus ret;
  uint8_t bdaddr[] = {0x00, 0x00, 0x00, 0xE1, 0x80, 0x02};
 800072e:	4a33      	ldr	r2, [pc, #204]	; (80007fc <Setup_DeviceAddress+0xd4>)
 8000730:	f107 030c 	add.w	r3, r7, #12
 8000734:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000738:	6018      	str	r0, [r3, #0]
 800073a:	3304      	adds	r3, #4
 800073c:	8019      	strh	r1, [r3, #0]
  uint8_t random_number[8];

  /* get a random number from BlueNRG */
  ret = hci_le_rand(random_number);
 800073e:	1d3b      	adds	r3, r7, #4
 8000740:	4618      	mov	r0, r3
 8000742:	f007 fc33 	bl	8007fac <hci_le_rand>
 8000746:	4603      	mov	r3, r0
 8000748:	757b      	strb	r3, [r7, #21]
  if(ret != BLE_STATUS_SUCCESS)
 800074a:	7d7b      	ldrb	r3, [r7, #21]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d004      	beq.n	800075a <Setup_DeviceAddress+0x32>
  {
    PRINT_DBG("hci_le_rand() call failed: 0x%02x\r\n", ret);
 8000750:	7d7b      	ldrb	r3, [r7, #21]
 8000752:	4619      	mov	r1, r3
 8000754:	482a      	ldr	r0, [pc, #168]	; (8000800 <Setup_DeviceAddress+0xd8>)
 8000756:	f008 f8b5 	bl	80088c4 <iprintf>
  }

  discovery_time = 3000; /* at least 3 seconds */
 800075a:	4b2a      	ldr	r3, [pc, #168]	; (8000804 <Setup_DeviceAddress+0xdc>)
 800075c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000760:	801a      	strh	r2, [r3, #0]
  /* setup discovery time with random number */
  for (uint8_t i=0; i<8; i++)
 8000762:	2300      	movs	r3, #0
 8000764:	75fb      	strb	r3, [r7, #23]
 8000766:	e010      	b.n	800078a <Setup_DeviceAddress+0x62>
  {
    discovery_time += (2*random_number[i]);
 8000768:	7dfb      	ldrb	r3, [r7, #23]
 800076a:	3318      	adds	r3, #24
 800076c:	443b      	add	r3, r7
 800076e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000772:	b29b      	uxth	r3, r3
 8000774:	005b      	lsls	r3, r3, #1
 8000776:	b29a      	uxth	r2, r3
 8000778:	4b22      	ldr	r3, [pc, #136]	; (8000804 <Setup_DeviceAddress+0xdc>)
 800077a:	881b      	ldrh	r3, [r3, #0]
 800077c:	4413      	add	r3, r2
 800077e:	b29a      	uxth	r2, r3
 8000780:	4b20      	ldr	r3, [pc, #128]	; (8000804 <Setup_DeviceAddress+0xdc>)
 8000782:	801a      	strh	r2, [r3, #0]
  for (uint8_t i=0; i<8; i++)
 8000784:	7dfb      	ldrb	r3, [r7, #23]
 8000786:	3301      	adds	r3, #1
 8000788:	75fb      	strb	r3, [r7, #23]
 800078a:	7dfb      	ldrb	r3, [r7, #23]
 800078c:	2b07      	cmp	r3, #7
 800078e:	d9eb      	bls.n	8000768 <Setup_DeviceAddress+0x40>
  }

  /* Setup last 3 bytes of public address with random number */
  bdaddr[0] = (uint8_t) (random_number[0]);
 8000790:	793b      	ldrb	r3, [r7, #4]
 8000792:	733b      	strb	r3, [r7, #12]
  bdaddr[1] = (uint8_t) (random_number[3]);
 8000794:	79fb      	ldrb	r3, [r7, #7]
 8000796:	737b      	strb	r3, [r7, #13]
  bdaddr[2] = (uint8_t) (random_number[6]);
 8000798:	7abb      	ldrb	r3, [r7, #10]
 800079a:	73bb      	strb	r3, [r7, #14]

  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, bdaddr);
 800079c:	f107 030c 	add.w	r3, r7, #12
 80007a0:	461a      	mov	r2, r3
 80007a2:	2106      	movs	r1, #6
 80007a4:	2000      	movs	r0, #0
 80007a6:	f005 ff3c 	bl	8006622 <aci_hal_write_config_data>
 80007aa:	4603      	mov	r3, r0
 80007ac:	757b      	strb	r3, [r7, #21]
  if(ret != BLE_STATUS_SUCCESS)
 80007ae:	7d7b      	ldrb	r3, [r7, #21]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d005      	beq.n	80007c0 <Setup_DeviceAddress+0x98>
  {
      PRINT_DBG("Setting BD_ADDR failed 0x%02x\r\n", ret);
 80007b4:	7d7b      	ldrb	r3, [r7, #21]
 80007b6:	4619      	mov	r1, r3
 80007b8:	4813      	ldr	r0, [pc, #76]	; (8000808 <Setup_DeviceAddress+0xe0>)
 80007ba:	f008 f883 	bl	80088c4 <iprintf>
      PRINT_DBG("%02X-", bdaddr[i]);
    }
    PRINT_DBG("%02X\r\n", bdaddr[0]);
  }

}
 80007be:	e019      	b.n	80007f4 <Setup_DeviceAddress+0xcc>
    PRINT_DBG("Public address: ");
 80007c0:	4812      	ldr	r0, [pc, #72]	; (800080c <Setup_DeviceAddress+0xe4>)
 80007c2:	f008 f87f 	bl	80088c4 <iprintf>
    for (uint8_t i=5; i>0; i--)
 80007c6:	2305      	movs	r3, #5
 80007c8:	75bb      	strb	r3, [r7, #22]
 80007ca:	e00b      	b.n	80007e4 <Setup_DeviceAddress+0xbc>
      PRINT_DBG("%02X-", bdaddr[i]);
 80007cc:	7dbb      	ldrb	r3, [r7, #22]
 80007ce:	3318      	adds	r3, #24
 80007d0:	443b      	add	r3, r7
 80007d2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80007d6:	4619      	mov	r1, r3
 80007d8:	480d      	ldr	r0, [pc, #52]	; (8000810 <Setup_DeviceAddress+0xe8>)
 80007da:	f008 f873 	bl	80088c4 <iprintf>
    for (uint8_t i=5; i>0; i--)
 80007de:	7dbb      	ldrb	r3, [r7, #22]
 80007e0:	3b01      	subs	r3, #1
 80007e2:	75bb      	strb	r3, [r7, #22]
 80007e4:	7dbb      	ldrb	r3, [r7, #22]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d1f0      	bne.n	80007cc <Setup_DeviceAddress+0xa4>
    PRINT_DBG("%02X\r\n", bdaddr[0]);
 80007ea:	7b3b      	ldrb	r3, [r7, #12]
 80007ec:	4619      	mov	r1, r3
 80007ee:	4809      	ldr	r0, [pc, #36]	; (8000814 <Setup_DeviceAddress+0xec>)
 80007f0:	f008 f868 	bl	80088c4 <iprintf>
}
 80007f4:	bf00      	nop
 80007f6:	3718      	adds	r7, #24
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	080097a0 	.word	0x080097a0
 8000800:	08009738 	.word	0x08009738
 8000804:	200000f4 	.word	0x200000f4
 8000808:	0800975c 	.word	0x0800975c
 800080c:	0800977c 	.word	0x0800977c
 8000810:	08009790 	.word	0x08009790
 8000814:	08009798 	.word	0x08009798

08000818 <Find_DeviceName>:
* Input          : Data length.
*                  Data value
* Return         : TRUE if the local name found is the expected one, FALSE otherwise.
*******************************************************************************/
static uint8_t Find_DeviceName(uint8_t data_length, uint8_t *data_value)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b084      	sub	sp, #16
 800081c:	af00      	add	r7, sp, #0
 800081e:	4603      	mov	r3, r0
 8000820:	6039      	str	r1, [r7, #0]
 8000822:	71fb      	strb	r3, [r7, #7]
  uint8_t index = 0;
 8000824:	2300      	movs	r3, #0
 8000826:	73fb      	strb	r3, [r7, #15]

  while (index < data_length)
 8000828:	e02d      	b.n	8000886 <Find_DeviceName+0x6e>
  {
    /* Advertising data fields: len, type, values */
    /* Check if field is complete local name and the length is the expected one for BLE CentralApp  */
    if (data_value[index+1] == AD_TYPE_COMPLETE_LOCAL_NAME)
 800082a:	7bfb      	ldrb	r3, [r7, #15]
 800082c:	3301      	adds	r3, #1
 800082e:	683a      	ldr	r2, [r7, #0]
 8000830:	4413      	add	r3, r2
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	2b09      	cmp	r3, #9
 8000836:	d11d      	bne.n	8000874 <Find_DeviceName+0x5c>
    {
      data_value[index+10] = '\0';
 8000838:	7bfb      	ldrb	r3, [r7, #15]
 800083a:	330a      	adds	r3, #10
 800083c:	683a      	ldr	r2, [r7, #0]
 800083e:	4413      	add	r3, r2
 8000840:	2200      	movs	r2, #0
 8000842:	701a      	strb	r2, [r3, #0]
      PRINT_DBG("[Device name] %s\r\n", &data_value[index+1]);
 8000844:	7bfb      	ldrb	r3, [r7, #15]
 8000846:	3301      	adds	r3, #1
 8000848:	683a      	ldr	r2, [r7, #0]
 800084a:	4413      	add	r3, r2
 800084c:	4619      	mov	r1, r3
 800084e:	4812      	ldr	r0, [pc, #72]	; (8000898 <Find_DeviceName+0x80>)
 8000850:	f008 f838 	bl	80088c4 <iprintf>
      /* check if found device name is the expected one: local_name */
      if (BLUENRG_memcmp(&data_value[index+1], &local_name[0], 3) == 0)
 8000854:	7bfb      	ldrb	r3, [r7, #15]
 8000856:	3301      	adds	r3, #1
 8000858:	683a      	ldr	r2, [r7, #0]
 800085a:	4413      	add	r3, r2
 800085c:	2203      	movs	r2, #3
 800085e:	490f      	ldr	r1, [pc, #60]	; (800089c <Find_DeviceName+0x84>)
 8000860:	4618      	mov	r0, r3
 8000862:	f008 f975 	bl	8008b50 <memcmp>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d101      	bne.n	8000870 <Find_DeviceName+0x58>
      {
        return TRUE;
 800086c:	2301      	movs	r3, #1
 800086e:	e00f      	b.n	8000890 <Find_DeviceName+0x78>
      }
      else
      {
        return FALSE;
 8000870:	2300      	movs	r3, #0
 8000872:	e00d      	b.n	8000890 <Find_DeviceName+0x78>
      }
    }
    else
    {
      /* move to next advertising field */
      index += (data_value[index] +1);
 8000874:	7bfb      	ldrb	r3, [r7, #15]
 8000876:	683a      	ldr	r2, [r7, #0]
 8000878:	4413      	add	r3, r2
 800087a:	781a      	ldrb	r2, [r3, #0]
 800087c:	7bfb      	ldrb	r3, [r7, #15]
 800087e:	4413      	add	r3, r2
 8000880:	b2db      	uxtb	r3, r3
 8000882:	3301      	adds	r3, #1
 8000884:	73fb      	strb	r3, [r7, #15]
  while (index < data_length)
 8000886:	7bfa      	ldrb	r2, [r7, #15]
 8000888:	79fb      	ldrb	r3, [r7, #7]
 800088a:	429a      	cmp	r2, r3
 800088c:	d3cd      	bcc.n	800082a <Find_DeviceName+0x12>
    }
  }

  return FALSE;
 800088e:	2300      	movs	r3, #0
}
 8000890:	4618      	mov	r0, r3
 8000892:	3710      	adds	r7, #16
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	080097a8 	.word	0x080097a8
 800089c:	20000008 	.word	0x20000008

080008a0 <Attribute_Modified_CB>:
*                  Length of the data.
*                  Attribute data.
* Return         : None.
*******************************************************************************/
static void Attribute_Modified_CB(uint16_t handle, uint8_t data_length, uint8_t *att_data)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	4603      	mov	r3, r0
 80008a8:	603a      	str	r2, [r7, #0]
 80008aa:	80fb      	strh	r3, [r7, #6]
 80008ac:	460b      	mov	r3, r1
 80008ae:	717b      	strb	r3, [r7, #5]
  if(handle == RXCharHandle + 1)
 80008b0:	88fa      	ldrh	r2, [r7, #6]
 80008b2:	4b0f      	ldr	r3, [pc, #60]	; (80008f0 <Attribute_Modified_CB+0x50>)
 80008b4:	881b      	ldrh	r3, [r3, #0]
 80008b6:	3301      	adds	r3, #1
 80008b8:	429a      	cmp	r2, r3
 80008ba:	d105      	bne.n	80008c8 <Attribute_Modified_CB+0x28>
  {
    receiveData(att_data, data_length);
 80008bc:	797b      	ldrb	r3, [r7, #5]
 80008be:	4619      	mov	r1, r3
 80008c0:	6838      	ldr	r0, [r7, #0]
 80008c2:	f7ff fead 	bl	8000620 <receiveData>
    if(att_data[0] == 0x01)
    {
      APP_FLAG_SET(NOTIFICATIONS_ENABLED);
    }
  }
}
 80008c6:	e00f      	b.n	80008e8 <Attribute_Modified_CB+0x48>
  else if(handle == TXCharHandle + 2)
 80008c8:	88fa      	ldrh	r2, [r7, #6]
 80008ca:	4b0a      	ldr	r3, [pc, #40]	; (80008f4 <Attribute_Modified_CB+0x54>)
 80008cc:	881b      	ldrh	r3, [r3, #0]
 80008ce:	3302      	adds	r3, #2
 80008d0:	429a      	cmp	r2, r3
 80008d2:	d109      	bne.n	80008e8 <Attribute_Modified_CB+0x48>
    if(att_data[0] == 0x01)
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	2b01      	cmp	r3, #1
 80008da:	d105      	bne.n	80008e8 <Attribute_Modified_CB+0x48>
      APP_FLAG_SET(NOTIFICATIONS_ENABLED);
 80008dc:	4b06      	ldr	r3, [pc, #24]	; (80008f8 <Attribute_Modified_CB+0x58>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008e4:	4a04      	ldr	r2, [pc, #16]	; (80008f8 <Attribute_Modified_CB+0x58>)
 80008e6:	6013      	str	r3, [r2, #0]
}
 80008e8:	bf00      	nop
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	2000013c 	.word	0x2000013c
 80008f4:	2000013a 	.word	0x2000013a
 80008f8:	20000000 	.word	0x20000000

080008fc <CentralAppInit>:
* Description    : Init CentralApp.
* Input          : None.
* Return         : Status.
*******************************************************************************/
static uint8_t CentralAppInit(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af02      	add	r7, sp, #8
  uint8_t ret;
  uint16_t service_handle, dev_name_char_handle, appearance_char_handle;
  const uint8_t cu8DeviceNameLen = 7U;
 8000902:	2307      	movs	r3, #7
 8000904:	71fb      	strb	r3, [r7, #7]

  /* Sw reset of the device */
  hci_reset();
 8000906:	f007 fa40 	bl	8007d8a <hci_reset>
  /**
   *  To support both the BlueNRG-2 and the BlueNRG-2N a minimum delay of 2000ms is required at device boot
   */
  HAL_Delay(2000);
 800090a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800090e:	f001 fe37 	bl	8002580 <HAL_Delay>

  /* Setup the device address */
  Setup_DeviceAddress();
 8000912:	f7ff ff09 	bl	8000728 <Setup_DeviceAddress>

  /* Set the TX power to -2 dBm */
  aci_hal_set_tx_power_level(1, 4);
 8000916:	2104      	movs	r1, #4
 8000918:	2001      	movs	r0, #1
 800091a:	f005 ff10 	bl	800673e <aci_hal_set_tx_power_level>

  /* GATT Init */
  ret = aci_gatt_init();
 800091e:	f005 fb0d 	bl	8005f3c <aci_gatt_init>
 8000922:	4603      	mov	r3, r0
 8000924:	71bb      	strb	r3, [r7, #6]
  if(ret != BLE_STATUS_SUCCESS)
 8000926:	79bb      	ldrb	r3, [r7, #6]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d006      	beq.n	800093a <CentralAppInit+0x3e>
  {
    PRINT_DBG("GATT_Init failed: 0x%02x\r\n", ret);
 800092c:	79bb      	ldrb	r3, [r7, #6]
 800092e:	4619      	mov	r1, r3
 8000930:	4818      	ldr	r0, [pc, #96]	; (8000994 <CentralAppInit+0x98>)
 8000932:	f007 ffc7 	bl	80088c4 <iprintf>
    return ret;
 8000936:	79bb      	ldrb	r3, [r7, #6]
 8000938:	e027      	b.n	800098a <CentralAppInit+0x8e>
  }

  /* GAP Init */
  ret = aci_gap_init(GAP_CENTRAL_ROLE,0x0,cu8DeviceNameLen, &service_handle,
 800093a:	1d39      	adds	r1, r7, #4
 800093c:	79fa      	ldrb	r2, [r7, #7]
 800093e:	463b      	mov	r3, r7
 8000940:	9301      	str	r3, [sp, #4]
 8000942:	1cbb      	adds	r3, r7, #2
 8000944:	9300      	str	r3, [sp, #0]
 8000946:	460b      	mov	r3, r1
 8000948:	2100      	movs	r1, #0
 800094a:	2004      	movs	r0, #4
 800094c:	f005 f86b 	bl	8005a26 <aci_gap_init>
 8000950:	4603      	mov	r3, r0
 8000952:	71bb      	strb	r3, [r7, #6]
                     &dev_name_char_handle, &appearance_char_handle);
  if(ret != BLE_STATUS_SUCCESS)
 8000954:	79bb      	ldrb	r3, [r7, #6]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d006      	beq.n	8000968 <CentralAppInit+0x6c>
  {
    PRINT_DBG("GAP_Init failed: 0x%02x\r\n", ret);
 800095a:	79bb      	ldrb	r3, [r7, #6]
 800095c:	4619      	mov	r1, r3
 800095e:	480e      	ldr	r0, [pc, #56]	; (8000998 <CentralAppInit+0x9c>)
 8000960:	f007 ffb0 	bl	80088c4 <iprintf>
    return ret;
 8000964:	79bb      	ldrb	r3, [r7, #6]
 8000966:	e010      	b.n	800098a <CentralAppInit+0x8e>
  }

  /* Add Device Service & Characteristics */
  ret = Add_Sample_Service();
 8000968:	f000 fd7c 	bl	8001464 <Add_Sample_Service>
 800096c:	4603      	mov	r3, r0
 800096e:	71bb      	strb	r3, [r7, #6]
  if(ret != BLE_STATUS_SUCCESS)
 8000970:	79bb      	ldrb	r3, [r7, #6]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d006      	beq.n	8000984 <CentralAppInit+0x88>
  {
    PRINT_DBG("Error while adding service: 0x%02x\r\n", ret);
 8000976:	79bb      	ldrb	r3, [r7, #6]
 8000978:	4619      	mov	r1, r3
 800097a:	4808      	ldr	r0, [pc, #32]	; (800099c <CentralAppInit+0xa0>)
 800097c:	f007 ffa2 	bl	80088c4 <iprintf>
    return ret;
 8000980:	79bb      	ldrb	r3, [r7, #6]
 8000982:	e002      	b.n	800098a <CentralAppInit+0x8e>
  }

  /* Reset the discovery context */
  Reset_DiscoveryContext();
 8000984:	f7ff fe66 	bl	8000654 <Reset_DiscoveryContext>

  return BLE_STATUS_SUCCESS;
 8000988:	2300      	movs	r3, #0
}
 800098a:	4618      	mov	r0, r3
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	080097bc 	.word	0x080097bc
 8000998:	080097d8 	.word	0x080097d8
 800099c:	080097f4 	.word	0x080097f4

080009a0 <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_GPIO);
 80009a4:	2100      	movs	r1, #0
 80009a6:	2000      	movs	r0, #0
 80009a8:	f001 fa14 	bl	8001dd4 <BSP_PB_Init>
  BSP_LED_Init(LED2);
 80009ac:	2000      	movs	r0, #0
 80009ae:	f001 f995 	bl	8001cdc <BSP_LED_Init>

  BSP_COM_Init(COM1);
 80009b2:	2000      	movs	r0, #0
 80009b4:	f001 faca 	bl	8001f4c <BSP_COM_Init>
}
 80009b8:	bf00      	nop
 80009ba:	bd80      	pop	{r7, pc}

080009bc <Connection_StateMachine>:
* Description    : Connection state machine.
* Input          : None.
* Return         : None.
*******************************************************************************/
static void Connection_StateMachine(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b08a      	sub	sp, #40	; 0x28
 80009c0:	af08      	add	r7, sp, #32
  uint8_t ret;

  switch (discovery.device_state)
 80009c2:	4bae      	ldr	r3, [pc, #696]	; (8000c7c <Connection_StateMachine+0x2c0>)
 80009c4:	8a1b      	ldrh	r3, [r3, #16]
 80009c6:	2b80      	cmp	r3, #128	; 0x80
 80009c8:	f000 818a 	beq.w	8000ce0 <Connection_StateMachine+0x324>
 80009cc:	2b80      	cmp	r3, #128	; 0x80
 80009ce:	f300 818a 	bgt.w	8000ce6 <Connection_StateMachine+0x32a>
 80009d2:	2b20      	cmp	r3, #32
 80009d4:	dc4a      	bgt.n	8000a6c <Connection_StateMachine+0xb0>
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	f2c0 8185 	blt.w	8000ce6 <Connection_StateMachine+0x32a>
 80009dc:	2b20      	cmp	r3, #32
 80009de:	f200 8182 	bhi.w	8000ce6 <Connection_StateMachine+0x32a>
 80009e2:	a201      	add	r2, pc, #4	; (adr r2, 80009e8 <Connection_StateMachine+0x2c>)
 80009e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009e8:	08000a73 	.word	0x08000a73
 80009ec:	08000a7f 	.word	0x08000a7f
 80009f0:	08000c23 	.word	0x08000c23
 80009f4:	08000ce7 	.word	0x08000ce7
 80009f8:	08000acf 	.word	0x08000acf
 80009fc:	08000ce7 	.word	0x08000ce7
 8000a00:	08000ce7 	.word	0x08000ce7
 8000a04:	08000ce7 	.word	0x08000ce7
 8000a08:	08000b93 	.word	0x08000b93
 8000a0c:	08000ce7 	.word	0x08000ce7
 8000a10:	08000ce7 	.word	0x08000ce7
 8000a14:	08000ce7 	.word	0x08000ce7
 8000a18:	08000ce7 	.word	0x08000ce7
 8000a1c:	08000ce7 	.word	0x08000ce7
 8000a20:	08000ce7 	.word	0x08000ce7
 8000a24:	08000ce7 	.word	0x08000ce7
 8000a28:	08000c2b 	.word	0x08000c2b
 8000a2c:	08000ce7 	.word	0x08000ce7
 8000a30:	08000ce7 	.word	0x08000ce7
 8000a34:	08000ce7 	.word	0x08000ce7
 8000a38:	08000ce7 	.word	0x08000ce7
 8000a3c:	08000ce7 	.word	0x08000ce7
 8000a40:	08000ce7 	.word	0x08000ce7
 8000a44:	08000ce7 	.word	0x08000ce7
 8000a48:	08000ce7 	.word	0x08000ce7
 8000a4c:	08000ce7 	.word	0x08000ce7
 8000a50:	08000ce7 	.word	0x08000ce7
 8000a54:	08000ce7 	.word	0x08000ce7
 8000a58:	08000ce7 	.word	0x08000ce7
 8000a5c:	08000ce7 	.word	0x08000ce7
 8000a60:	08000ce7 	.word	0x08000ce7
 8000a64:	08000ce7 	.word	0x08000ce7
 8000a68:	08000b63 	.word	0x08000b63
 8000a6c:	2b40      	cmp	r3, #64	; 0x40
 8000a6e:	d061      	beq.n	8000b34 <Connection_StateMachine+0x178>
    {
      Reset_DiscoveryContext();
    }
    break; /* end case (DISCOVERY_ERROR) */
  default:
    break;
 8000a70:	e139      	b.n	8000ce6 <Connection_StateMachine+0x32a>
      Reset_DiscoveryContext();
 8000a72:	f7ff fdef 	bl	8000654 <Reset_DiscoveryContext>
      discovery.device_state = START_DISCOVERY_PROC;
 8000a76:	4b81      	ldr	r3, [pc, #516]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000a78:	2201      	movs	r2, #1
 8000a7a:	821a      	strh	r2, [r3, #16]
    break; /* end case (INIT_STATE) */
 8000a7c:	e136      	b.n	8000cec <Connection_StateMachine+0x330>
      ret = aci_gap_start_general_discovery_proc(SCAN_P, SCAN_L, PUBLIC_ADDR, 0x00);
 8000a7e:	2300      	movs	r3, #0
 8000a80:	2200      	movs	r2, #0
 8000a82:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a86:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000a8a:	f005 f879 	bl	8005b80 <aci_gap_start_general_discovery_proc>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	71bb      	strb	r3, [r7, #6]
      if (ret != BLE_STATUS_SUCCESS)
 8000a92:	79bb      	ldrb	r3, [r7, #6]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d008      	beq.n	8000aaa <Connection_StateMachine+0xee>
        PRINT_DBG("aci_gap_start_general_discovery_proc() failed: %02X\r\n",ret);
 8000a98:	79bb      	ldrb	r3, [r7, #6]
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4878      	ldr	r0, [pc, #480]	; (8000c80 <Connection_StateMachine+0x2c4>)
 8000a9e:	f007 ff11 	bl	80088c4 <iprintf>
        discovery.device_state = DISCOVERY_ERROR;
 8000aa2:	4b76      	ldr	r3, [pc, #472]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000aa4:	2280      	movs	r2, #128	; 0x80
 8000aa6:	821a      	strh	r2, [r3, #16]
    break;/* end case (START_DISCOVERY_PROC) */
 8000aa8:	e120      	b.n	8000cec <Connection_StateMachine+0x330>
        PRINT_DBG("aci_gap_start_general_discovery_proc OK\r\n");
 8000aaa:	4876      	ldr	r0, [pc, #472]	; (8000c84 <Connection_StateMachine+0x2c8>)
 8000aac:	f007 ff70 	bl	8008990 <puts>
        discovery.startTime = HAL_GetTick();
 8000ab0:	f001 fd5a 	bl	8002568 <HAL_GetTick>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	4a71      	ldr	r2, [pc, #452]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000ab8:	6053      	str	r3, [r2, #4]
        discovery.check_disc_proc_timer = TRUE;
 8000aba:	4b70      	ldr	r3, [pc, #448]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000abc:	2201      	movs	r2, #1
 8000abe:	701a      	strb	r2, [r3, #0]
        discovery.check_disc_mode_timer = FALSE;
 8000ac0:	4b6e      	ldr	r3, [pc, #440]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	705a      	strb	r2, [r3, #1]
        discovery.device_state = WAIT_TIMER_EXPIRED;
 8000ac6:	4b6d      	ldr	r3, [pc, #436]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000ac8:	2204      	movs	r2, #4
 8000aca:	821a      	strh	r2, [r3, #16]
    break;/* end case (START_DISCOVERY_PROC) */
 8000acc:	e10e      	b.n	8000cec <Connection_StateMachine+0x330>
      if (discovery.check_disc_proc_timer == TRUE)
 8000ace:	4b6b      	ldr	r3, [pc, #428]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	2b01      	cmp	r3, #1
 8000ad4:	d114      	bne.n	8000b00 <Connection_StateMachine+0x144>
        if (HAL_GetTick() - discovery.startTime > discovery_time)
 8000ad6:	f001 fd47 	bl	8002568 <HAL_GetTick>
 8000ada:	4602      	mov	r2, r0
 8000adc:	4b67      	ldr	r3, [pc, #412]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000ade:	685b      	ldr	r3, [r3, #4]
 8000ae0:	1ad3      	subs	r3, r2, r3
 8000ae2:	4a69      	ldr	r2, [pc, #420]	; (8000c88 <Connection_StateMachine+0x2cc>)
 8000ae4:	8812      	ldrh	r2, [r2, #0]
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	f240 80ff 	bls.w	8000cea <Connection_StateMachine+0x32e>
          discovery.check_disc_proc_timer = FALSE;
 8000aec:	4b63      	ldr	r3, [pc, #396]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	701a      	strb	r2, [r3, #0]
          discovery.startTime = 0;
 8000af2:	4b62      	ldr	r3, [pc, #392]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	605a      	str	r2, [r3, #4]
          discovery.device_state = DO_TERMINATE_GAP_PROC;
 8000af8:	4b60      	ldr	r3, [pc, #384]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000afa:	2220      	movs	r2, #32
 8000afc:	821a      	strh	r2, [r3, #16]
    break; /* end case (WAIT_TIMER_EXPIRED) */
 8000afe:	e0f4      	b.n	8000cea <Connection_StateMachine+0x32e>
      else if (discovery.check_disc_mode_timer == TRUE)
 8000b00:	4b5e      	ldr	r3, [pc, #376]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000b02:	785b      	ldrb	r3, [r3, #1]
 8000b04:	2b01      	cmp	r3, #1
 8000b06:	f040 80f0 	bne.w	8000cea <Connection_StateMachine+0x32e>
        if (HAL_GetTick() - discovery.startTime > discovery_time)
 8000b0a:	f001 fd2d 	bl	8002568 <HAL_GetTick>
 8000b0e:	4602      	mov	r2, r0
 8000b10:	4b5a      	ldr	r3, [pc, #360]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	1ad3      	subs	r3, r2, r3
 8000b16:	4a5c      	ldr	r2, [pc, #368]	; (8000c88 <Connection_StateMachine+0x2cc>)
 8000b18:	8812      	ldrh	r2, [r2, #0]
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	f240 80e5 	bls.w	8000cea <Connection_StateMachine+0x32e>
          discovery.check_disc_mode_timer = FALSE;
 8000b20:	4b56      	ldr	r3, [pc, #344]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	705a      	strb	r2, [r3, #1]
          discovery.startTime = 0;
 8000b26:	4b55      	ldr	r3, [pc, #340]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	605a      	str	r2, [r3, #4]
          discovery.device_state = DO_NON_DISCOVERABLE_MODE;
 8000b2c:	4b53      	ldr	r3, [pc, #332]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000b2e:	2240      	movs	r2, #64	; 0x40
 8000b30:	821a      	strh	r2, [r3, #16]
    break; /* end case (WAIT_TIMER_EXPIRED) */
 8000b32:	e0da      	b.n	8000cea <Connection_StateMachine+0x32e>
      ret = aci_gap_set_non_discoverable();
 8000b34:	f004 fe4b 	bl	80057ce <aci_gap_set_non_discoverable>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	71bb      	strb	r3, [r7, #6]
      if (ret != BLE_STATUS_SUCCESS)
 8000b3c:	79bb      	ldrb	r3, [r7, #6]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d008      	beq.n	8000b54 <Connection_StateMachine+0x198>
        PRINT_DBG("aci_gap_set_non_discoverable() failed: 0x%02x\r\n", ret);
 8000b42:	79bb      	ldrb	r3, [r7, #6]
 8000b44:	4619      	mov	r1, r3
 8000b46:	4851      	ldr	r0, [pc, #324]	; (8000c8c <Connection_StateMachine+0x2d0>)
 8000b48:	f007 febc 	bl	80088c4 <iprintf>
        discovery.device_state = DISCOVERY_ERROR;
 8000b4c:	4b4b      	ldr	r3, [pc, #300]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000b4e:	2280      	movs	r2, #128	; 0x80
 8000b50:	821a      	strh	r2, [r3, #16]
    break; /* end case (DO_NON_DISCOVERABLE_MODE) */
 8000b52:	e0cb      	b.n	8000cec <Connection_StateMachine+0x330>
        PRINT_DBG("aci_gap_set_non_discoverable() OK\r\n");
 8000b54:	484e      	ldr	r0, [pc, #312]	; (8000c90 <Connection_StateMachine+0x2d4>)
 8000b56:	f007 ff1b 	bl	8008990 <puts>
        discovery.device_state = INIT_STATE;
 8000b5a:	4b48      	ldr	r3, [pc, #288]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	821a      	strh	r2, [r3, #16]
    break; /* end case (DO_NON_DISCOVERABLE_MODE) */
 8000b60:	e0c4      	b.n	8000cec <Connection_StateMachine+0x330>
      ret = aci_gap_terminate_gap_proc(GAP_GENERAL_DISCOVERY_PROC); // GENERAL_DISCOVERY_PROCEDURE
 8000b62:	2002      	movs	r0, #2
 8000b64:	f005 f98d 	bl	8005e82 <aci_gap_terminate_gap_proc>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	71bb      	strb	r3, [r7, #6]
      if (ret != BLE_STATUS_SUCCESS)
 8000b6c:	79bb      	ldrb	r3, [r7, #6]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d008      	beq.n	8000b84 <Connection_StateMachine+0x1c8>
        PRINT_DBG("aci_gap_terminate_gap_procedure() failed: 0x%02x\r\n", ret);
 8000b72:	79bb      	ldrb	r3, [r7, #6]
 8000b74:	4619      	mov	r1, r3
 8000b76:	4847      	ldr	r0, [pc, #284]	; (8000c94 <Connection_StateMachine+0x2d8>)
 8000b78:	f007 fea4 	bl	80088c4 <iprintf>
        discovery.device_state = DISCOVERY_ERROR;
 8000b7c:	4b3f      	ldr	r3, [pc, #252]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000b7e:	2280      	movs	r2, #128	; 0x80
 8000b80:	821a      	strh	r2, [r3, #16]
        break;
 8000b82:	e0b3      	b.n	8000cec <Connection_StateMachine+0x330>
        PRINT_DBG("aci_gap_terminate_gap_procedure() OK\r\n");
 8000b84:	4844      	ldr	r0, [pc, #272]	; (8000c98 <Connection_StateMachine+0x2dc>)
 8000b86:	f007 ff03 	bl	8008990 <puts>
        discovery.device_state = WAIT_EVENT; /* wait for GAP procedure complete */
 8000b8a:	4b3c      	ldr	r3, [pc, #240]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000b8c:	2202      	movs	r2, #2
 8000b8e:	821a      	strh	r2, [r3, #16]
    break; /* end case (DO_TERMINATE_GAP_PROC) */
 8000b90:	e0ac      	b.n	8000cec <Connection_StateMachine+0x330>
      PRINT_DBG("Device Found with address: ");
 8000b92:	4842      	ldr	r0, [pc, #264]	; (8000c9c <Connection_StateMachine+0x2e0>)
 8000b94:	f007 fe96 	bl	80088c4 <iprintf>
      for (uint8_t i=5; i>0; i--)
 8000b98:	2305      	movs	r3, #5
 8000b9a:	71fb      	strb	r3, [r7, #7]
 8000b9c:	e00a      	b.n	8000bb4 <Connection_StateMachine+0x1f8>
        PRINT_DBG("%02X-", discovery.device_found_address[i]);
 8000b9e:	79fb      	ldrb	r3, [r7, #7]
 8000ba0:	4a36      	ldr	r2, [pc, #216]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000ba2:	4413      	add	r3, r2
 8000ba4:	7a5b      	ldrb	r3, [r3, #9]
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	483d      	ldr	r0, [pc, #244]	; (8000ca0 <Connection_StateMachine+0x2e4>)
 8000baa:	f007 fe8b 	bl	80088c4 <iprintf>
      for (uint8_t i=5; i>0; i--)
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	3b01      	subs	r3, #1
 8000bb2:	71fb      	strb	r3, [r7, #7]
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d1f1      	bne.n	8000b9e <Connection_StateMachine+0x1e2>
      PRINT_DBG("%02X\r\n", discovery.device_found_address[0]);
 8000bba:	4b30      	ldr	r3, [pc, #192]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000bbc:	7a5b      	ldrb	r3, [r3, #9]
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4838      	ldr	r0, [pc, #224]	; (8000ca4 <Connection_StateMachine+0x2e8>)
 8000bc2:	f007 fe7f 	bl	80088c4 <iprintf>
      ret = aci_gap_create_connection(SCAN_P, SCAN_L,
 8000bc6:	4b2d      	ldr	r3, [pc, #180]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000bc8:	7a1a      	ldrb	r2, [r3, #8]
 8000bca:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000bce:	9306      	str	r3, [sp, #24]
 8000bd0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000bd4:	9305      	str	r3, [sp, #20]
 8000bd6:	233c      	movs	r3, #60	; 0x3c
 8000bd8:	9304      	str	r3, [sp, #16]
 8000bda:	2300      	movs	r3, #0
 8000bdc:	9303      	str	r3, [sp, #12]
 8000bde:	2328      	movs	r3, #40	; 0x28
 8000be0:	9302      	str	r3, [sp, #8]
 8000be2:	2328      	movs	r3, #40	; 0x28
 8000be4:	9301      	str	r3, [sp, #4]
 8000be6:	2300      	movs	r3, #0
 8000be8:	9300      	str	r3, [sp, #0]
 8000bea:	4b2f      	ldr	r3, [pc, #188]	; (8000ca8 <Connection_StateMachine+0x2ec>)
 8000bec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bf0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000bf4:	f005 f861 	bl	8005cba <aci_gap_create_connection>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	71bb      	strb	r3, [r7, #6]
      if (ret != BLE_STATUS_SUCCESS)
 8000bfc:	79bb      	ldrb	r3, [r7, #6]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d008      	beq.n	8000c14 <Connection_StateMachine+0x258>
        PRINT_DBG("aci_gap_create_connection() failed: 0x%02x\r\n", ret);
 8000c02:	79bb      	ldrb	r3, [r7, #6]
 8000c04:	4619      	mov	r1, r3
 8000c06:	4829      	ldr	r0, [pc, #164]	; (8000cac <Connection_StateMachine+0x2f0>)
 8000c08:	f007 fe5c 	bl	80088c4 <iprintf>
        discovery.device_state = DISCOVERY_ERROR;
 8000c0c:	4b1b      	ldr	r3, [pc, #108]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000c0e:	2280      	movs	r2, #128	; 0x80
 8000c10:	821a      	strh	r2, [r3, #16]
    break; /* end case (DO_DIRECT_CONNECTION_PROC) */
 8000c12:	e06b      	b.n	8000cec <Connection_StateMachine+0x330>
        PRINT_DBG("aci_gap_create_connection() OK\r\n");
 8000c14:	4826      	ldr	r0, [pc, #152]	; (8000cb0 <Connection_StateMachine+0x2f4>)
 8000c16:	f007 febb 	bl	8008990 <puts>
        discovery.device_state = WAIT_EVENT;
 8000c1a:	4b18      	ldr	r3, [pc, #96]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000c1c:	2202      	movs	r2, #2
 8000c1e:	821a      	strh	r2, [r3, #16]
    break; /* end case (DO_DIRECT_CONNECTION_PROC) */
 8000c20:	e064      	b.n	8000cec <Connection_StateMachine+0x330>
      discovery.device_state = WAIT_EVENT;
 8000c22:	4b16      	ldr	r3, [pc, #88]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000c24:	2202      	movs	r2, #2
 8000c26:	821a      	strh	r2, [r3, #16]
    break; /* end case (WAIT_EVENT) */
 8000c28:	e060      	b.n	8000cec <Connection_StateMachine+0x330>
      hci_le_set_scan_response_data(0,NULL);
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	2000      	movs	r0, #0
 8000c2e:	f007 f944 	bl	8007eba <hci_le_set_scan_response_data>
      ret = aci_gap_set_discoverable(ADV_DATA_TYPE, ADV_INTERV_MIN, ADV_INTERV_MAX, PUBLIC_ADDR,
 8000c32:	2300      	movs	r3, #0
 8000c34:	9306      	str	r3, [sp, #24]
 8000c36:	2300      	movs	r3, #0
 8000c38:	9305      	str	r3, [sp, #20]
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	9304      	str	r3, [sp, #16]
 8000c3e:	2300      	movs	r3, #0
 8000c40:	9303      	str	r3, [sp, #12]
 8000c42:	4b1c      	ldr	r3, [pc, #112]	; (8000cb4 <Connection_StateMachine+0x2f8>)
 8000c44:	9302      	str	r3, [sp, #8]
 8000c46:	2312      	movs	r3, #18
 8000c48:	9301      	str	r3, [sp, #4]
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	9300      	str	r3, [sp, #0]
 8000c4e:	2300      	movs	r3, #0
 8000c50:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c58:	2000      	movs	r0, #0
 8000c5a:	f004 fde1 	bl	8005820 <aci_gap_set_discoverable>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	71bb      	strb	r3, [r7, #6]
      if (ret != BLE_STATUS_SUCCESS)
 8000c62:	79bb      	ldrb	r3, [r7, #6]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d029      	beq.n	8000cbc <Connection_StateMachine+0x300>
        PRINT_DBG("aci_gap_set_discoverable() failed: 0x%02x\r\n", ret);
 8000c68:	79bb      	ldrb	r3, [r7, #6]
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4812      	ldr	r0, [pc, #72]	; (8000cb8 <Connection_StateMachine+0x2fc>)
 8000c6e:	f007 fe29 	bl	80088c4 <iprintf>
        discovery.device_state = DISCOVERY_ERROR;
 8000c72:	4b02      	ldr	r3, [pc, #8]	; (8000c7c <Connection_StateMachine+0x2c0>)
 8000c74:	2280      	movs	r2, #128	; 0x80
 8000c76:	821a      	strh	r2, [r3, #16]
    break; /* end case (ENTER_DISCOVERY_MODE) */
 8000c78:	e038      	b.n	8000cec <Connection_StateMachine+0x330>
 8000c7a:	bf00      	nop
 8000c7c:	200000b4 	.word	0x200000b4
 8000c80:	0800981c 	.word	0x0800981c
 8000c84:	08009854 	.word	0x08009854
 8000c88:	200000f4 	.word	0x200000f4
 8000c8c:	08009880 	.word	0x08009880
 8000c90:	080098b0 	.word	0x080098b0
 8000c94:	080098d4 	.word	0x080098d4
 8000c98:	08009908 	.word	0x08009908
 8000c9c:	08009930 	.word	0x08009930
 8000ca0:	08009790 	.word	0x08009790
 8000ca4:	08009798 	.word	0x08009798
 8000ca8:	200000bd 	.word	0x200000bd
 8000cac:	0800994c 	.word	0x0800994c
 8000cb0:	0800997c 	.word	0x0800997c
 8000cb4:	20000008 	.word	0x20000008
 8000cb8:	0800999c 	.word	0x0800999c
        PRINT_DBG("aci_gap_set_discoverable() OK\r\n");
 8000cbc:	480d      	ldr	r0, [pc, #52]	; (8000cf4 <Connection_StateMachine+0x338>)
 8000cbe:	f007 fe67 	bl	8008990 <puts>
        discovery.startTime = HAL_GetTick();
 8000cc2:	f001 fc51 	bl	8002568 <HAL_GetTick>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	4a0b      	ldr	r2, [pc, #44]	; (8000cf8 <Connection_StateMachine+0x33c>)
 8000cca:	6053      	str	r3, [r2, #4]
        discovery.check_disc_mode_timer = TRUE;
 8000ccc:	4b0a      	ldr	r3, [pc, #40]	; (8000cf8 <Connection_StateMachine+0x33c>)
 8000cce:	2201      	movs	r2, #1
 8000cd0:	705a      	strb	r2, [r3, #1]
        discovery.check_disc_proc_timer = FALSE;
 8000cd2:	4b09      	ldr	r3, [pc, #36]	; (8000cf8 <Connection_StateMachine+0x33c>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	701a      	strb	r2, [r3, #0]
        discovery.device_state = WAIT_TIMER_EXPIRED;
 8000cd8:	4b07      	ldr	r3, [pc, #28]	; (8000cf8 <Connection_StateMachine+0x33c>)
 8000cda:	2204      	movs	r2, #4
 8000cdc:	821a      	strh	r2, [r3, #16]
    break; /* end case (ENTER_DISCOVERY_MODE) */
 8000cde:	e005      	b.n	8000cec <Connection_StateMachine+0x330>
      Reset_DiscoveryContext();
 8000ce0:	f7ff fcb8 	bl	8000654 <Reset_DiscoveryContext>
    break; /* end case (DISCOVERY_ERROR) */
 8000ce4:	e002      	b.n	8000cec <Connection_StateMachine+0x330>
    break;
 8000ce6:	bf00      	nop
 8000ce8:	e000      	b.n	8000cec <Connection_StateMachine+0x330>
    break; /* end case (WAIT_TIMER_EXPIRED) */
 8000cea:	bf00      	nop
  }/* end switch */

}/* end Connection_StateMachine() */
 8000cec:	bf00      	nop
 8000cee:	3708      	adds	r7, #8
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	080099c8 	.word	0x080099c8
 8000cf8:	200000b4 	.word	0x200000b4

08000cfc <APP__vUpdateDetectRange>:


static void APP__vUpdateDetectRange( int8_t i8Rssi )
{
 8000cfc:	b5b0      	push	{r4, r5, r7, lr}
 8000cfe:	b088      	sub	sp, #32
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	71fb      	strb	r3, [r7, #7]
  static APP_tenRange enLastRange = APP_RANGE_NONE;
  
  if ( i8Rssi == (int8_t)127 )
 8000d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0a:	2b7f      	cmp	r3, #127	; 0x7f
 8000d0c:	d103      	bne.n	8000d16 <APP__vUpdateDetectRange+0x1a>
  {
    APP__enDetectRange = APP_RANGE_NONE;
 8000d0e:	4b2a      	ldr	r3, [pc, #168]	; (8000db8 <APP__vUpdateDetectRange+0xbc>)
 8000d10:	2204      	movs	r2, #4
 8000d12:	701a      	strb	r2, [r3, #0]
 8000d14:	e01d      	b.n	8000d52 <APP__vUpdateDetectRange+0x56>
  }
  else if ( i8Rssi  > APP_RSSI_THRESHOLD_NEAR) // 0-0.5M
 8000d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d1a:	f113 0f40 	cmn.w	r3, #64	; 0x40
 8000d1e:	db03      	blt.n	8000d28 <APP__vUpdateDetectRange+0x2c>
  {
     APP__enDetectRange = APP_RANGE_NEAR;
 8000d20:	4b25      	ldr	r3, [pc, #148]	; (8000db8 <APP__vUpdateDetectRange+0xbc>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	701a      	strb	r2, [r3, #0]
 8000d26:	e014      	b.n	8000d52 <APP__vUpdateDetectRange+0x56>
  }
  else if ( i8Rssi  > APP_RSSI_THRESHOLD_MID) // 0.5M-1M
 8000d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d2c:	f113 0f4a 	cmn.w	r3, #74	; 0x4a
 8000d30:	db03      	blt.n	8000d3a <APP__vUpdateDetectRange+0x3e>
  {
    APP__enDetectRange = APP_RANGE_MID;
 8000d32:	4b21      	ldr	r3, [pc, #132]	; (8000db8 <APP__vUpdateDetectRange+0xbc>)
 8000d34:	2201      	movs	r2, #1
 8000d36:	701a      	strb	r2, [r3, #0]
 8000d38:	e00b      	b.n	8000d52 <APP__vUpdateDetectRange+0x56>
  }
  else if ( i8Rssi  > APP_RSSI_THRESHOLD_FAR) // 1M-3M
 8000d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d3e:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8000d42:	db03      	blt.n	8000d4c <APP__vUpdateDetectRange+0x50>
  {
      APP__enDetectRange = APP_RANGE_FAR;
 8000d44:	4b1c      	ldr	r3, [pc, #112]	; (8000db8 <APP__vUpdateDetectRange+0xbc>)
 8000d46:	2202      	movs	r2, #2
 8000d48:	701a      	strb	r2, [r3, #0]
 8000d4a:	e002      	b.n	8000d52 <APP__vUpdateDetectRange+0x56>
  }
  else  // more than 3M
  {
    APP__enDetectRange = APP_RANGE_CONNECT;
 8000d4c:	4b1a      	ldr	r3, [pc, #104]	; (8000db8 <APP__vUpdateDetectRange+0xbc>)
 8000d4e:	2203      	movs	r2, #3
 8000d50:	701a      	strb	r2, [r3, #0]
  }

  if ( enLastRange != APP__enDetectRange)
 8000d52:	4b1a      	ldr	r3, [pc, #104]	; (8000dbc <APP__vUpdateDetectRange+0xc0>)
 8000d54:	781a      	ldrb	r2, [r3, #0]
 8000d56:	4b18      	ldr	r3, [pc, #96]	; (8000db8 <APP__vUpdateDetectRange+0xbc>)
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	d028      	beq.n	8000db0 <APP__vUpdateDetectRange+0xb4>
  {
    const char * apccRangeStr[] = {"NEAR", "MID", "FAR", "CONNECTABLE","NONE"};
 8000d5e:	4b18      	ldr	r3, [pc, #96]	; (8000dc0 <APP__vUpdateDetectRange+0xc4>)
 8000d60:	f107 040c 	add.w	r4, r7, #12
 8000d64:	461d      	mov	r5, r3
 8000d66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d6a:	682b      	ldr	r3, [r5, #0]
 8000d6c:	6023      	str	r3, [r4, #0]
    PRINT_DBG("[RANGE] %s -> %s \r\n",apccRangeStr[ (uint8_t)enLastRange], apccRangeStr[ (uint8_t)APP__enDetectRange]);
 8000d6e:	4b13      	ldr	r3, [pc, #76]	; (8000dbc <APP__vUpdateDetectRange+0xc0>)
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	009b      	lsls	r3, r3, #2
 8000d74:	3320      	adds	r3, #32
 8000d76:	443b      	add	r3, r7
 8000d78:	f853 1c14 	ldr.w	r1, [r3, #-20]
 8000d7c:	4b0e      	ldr	r3, [pc, #56]	; (8000db8 <APP__vUpdateDetectRange+0xbc>)
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	3320      	adds	r3, #32
 8000d84:	443b      	add	r3, r7
 8000d86:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	480d      	ldr	r0, [pc, #52]	; (8000dc4 <APP__vUpdateDetectRange+0xc8>)
 8000d8e:	f007 fd99 	bl	80088c4 <iprintf>

    if(APP__enDetectRange == APP_RANGE_NEAR )
 8000d92:	4b09      	ldr	r3, [pc, #36]	; (8000db8 <APP__vUpdateDetectRange+0xbc>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d103      	bne.n	8000da2 <APP__vUpdateDetectRange+0xa6>
    {
      PRINT_DBG("UNLOCK!!!\r\n");
 8000d9a:	480b      	ldr	r0, [pc, #44]	; (8000dc8 <APP__vUpdateDetectRange+0xcc>)
 8000d9c:	f007 fdf8 	bl	8008990 <puts>
 8000da0:	e002      	b.n	8000da8 <APP__vUpdateDetectRange+0xac>
    }
    else
    {
      PRINT_DBG("LOCKED!!!\r\n");
 8000da2:	480a      	ldr	r0, [pc, #40]	; (8000dcc <APP__vUpdateDetectRange+0xd0>)
 8000da4:	f007 fdf4 	bl	8008990 <puts>
    }
    
    enLastRange = APP__enDetectRange;
 8000da8:	4b03      	ldr	r3, [pc, #12]	; (8000db8 <APP__vUpdateDetectRange+0xbc>)
 8000daa:	781a      	ldrb	r2, [r3, #0]
 8000dac:	4b03      	ldr	r3, [pc, #12]	; (8000dbc <APP__vUpdateDetectRange+0xc0>)
 8000dae:	701a      	strb	r2, [r3, #0]


  }


}
 8000db0:	bf00      	nop
 8000db2:	3720      	adds	r7, #32
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bdb0      	pop	{r4, r5, r7, pc}
 8000db8:	20000004 	.word	0x20000004
 8000dbc:	2000001a 	.word	0x2000001a
 8000dc0:	08009a38 	.word	0x08009a38
 8000dc4:	080099e8 	.word	0x080099e8
 8000dc8:	080099fc 	.word	0x080099fc
 8000dcc:	08009a08 	.word	0x08009a08

08000dd0 <User_Process>:
 *
 * @param  None
 * @retval None
 */
static void User_Process(void)
{
 8000dd0:	b590      	push	{r4, r7, lr}
 8000dd2:	b08f      	sub	sp, #60	; 0x3c
 8000dd4:	af02      	add	r7, sp, #8
  static uint32_t u32LastRssiReadTick = 0U;

  int8_t i8ButtonPressed = BSP_PB_GetState(BUTTON_KEY);
 8000dd6:	2000      	movs	r0, #0
 8000dd8:	f001 f850 	bl	8001e7c <BSP_PB_GetState>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  if(APP_FLAG(SET_CONNECTABLE))
 8000de2:	4b7a      	ldr	r3, [pc, #488]	; (8000fcc <User_Process+0x1fc>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <User_Process+0x22>
  {
    Connection_StateMachine();
 8000dee:	f7ff fde5 	bl	80009bc <Connection_StateMachine>
  }

  if (device_role == MASTER_ROLE)
 8000df2:	4b77      	ldr	r3, [pc, #476]	; (8000fd0 <User_Process+0x200>)
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	f040 809e 	bne.w	8000f38 <User_Process+0x168>
  {
    /* Start TX handle Characteristic discovery if not yet done */
    if (APP_FLAG(CONNECTED) && !APP_FLAG(END_READ_TX_CHAR_HANDLE))
 8000dfc:	4b73      	ldr	r3, [pc, #460]	; (8000fcc <User_Process+0x1fc>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d02a      	beq.n	8000e5e <User_Process+0x8e>
 8000e08:	4b70      	ldr	r3, [pc, #448]	; (8000fcc <User_Process+0x1fc>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d124      	bne.n	8000e5e <User_Process+0x8e>
    {
      if (!APP_FLAG(START_READ_TX_CHAR_HANDLE))
 8000e14:	4b6d      	ldr	r3, [pc, #436]	; (8000fcc <User_Process+0x1fc>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d14e      	bne.n	8000ebe <User_Process+0xee>
      {
        /* Discovery TX characteristic handle by UUID 128 bits */
        const uint8_t charUuid128_TX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe1,0xf2,0x73,0xd9};
 8000e20:	4b6c      	ldr	r3, [pc, #432]	; (8000fd4 <User_Process+0x204>)
 8000e22:	f107 0418 	add.w	r4, r7, #24
 8000e26:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e28:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        BLUENRG_memcpy(&UUID_Tx.UUID_16, charUuid128_TX, 16);
 8000e2c:	4b6a      	ldr	r3, [pc, #424]	; (8000fd8 <User_Process+0x208>)
 8000e2e:	461c      	mov	r4, r3
 8000e30:	f107 0318 	add.w	r3, r7, #24
 8000e34:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e36:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        aci_gatt_disc_char_by_uuid(connection_handle, 0x0001, 0xFFFF,UUID_TYPE_128,&UUID_Tx);
 8000e3a:	4b68      	ldr	r3, [pc, #416]	; (8000fdc <User_Process+0x20c>)
 8000e3c:	881b      	ldrh	r3, [r3, #0]
 8000e3e:	b298      	uxth	r0, r3
 8000e40:	4b65      	ldr	r3, [pc, #404]	; (8000fd8 <User_Process+0x208>)
 8000e42:	9300      	str	r3, [sp, #0]
 8000e44:	2302      	movs	r3, #2
 8000e46:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e4a:	2101      	movs	r1, #1
 8000e4c:	f005 fa7e 	bl	800634c <aci_gatt_disc_char_by_uuid>
        APP_FLAG_SET(START_READ_TX_CHAR_HANDLE);
 8000e50:	4b5e      	ldr	r3, [pc, #376]	; (8000fcc <User_Process+0x1fc>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e58:	4a5c      	ldr	r2, [pc, #368]	; (8000fcc <User_Process+0x1fc>)
 8000e5a:	6013      	str	r3, [r2, #0]
      if (!APP_FLAG(START_READ_TX_CHAR_HANDLE))
 8000e5c:	e02f      	b.n	8000ebe <User_Process+0xee>
      }
    }
    /* Start RX handle Characteristic discovery if not yet done */
    else if (APP_FLAG(CONNECTED) && !APP_FLAG(END_READ_RX_CHAR_HANDLE))
 8000e5e:	4b5b      	ldr	r3, [pc, #364]	; (8000fcc <User_Process+0x1fc>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d029      	beq.n	8000ebe <User_Process+0xee>
 8000e6a:	4b58      	ldr	r3, [pc, #352]	; (8000fcc <User_Process+0x1fc>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d123      	bne.n	8000ebe <User_Process+0xee>
    {
      /* Discovery RX characteristic handle by UUID 128 bits */
      if (!APP_FLAG(START_READ_RX_CHAR_HANDLE))
 8000e76:	4b55      	ldr	r3, [pc, #340]	; (8000fcc <User_Process+0x1fc>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d11d      	bne.n	8000ebe <User_Process+0xee>
      {
        /* Discovery RX characteristic handle by UUID 128 bits */
        const uint8_t charUuid128_RX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe2,0xf2,0x73,0xd9};
 8000e82:	4b57      	ldr	r3, [pc, #348]	; (8000fe0 <User_Process+0x210>)
 8000e84:	f107 0408 	add.w	r4, r7, #8
 8000e88:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e8a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        BLUENRG_memcpy(&UUID_Rx.UUID_16, charUuid128_RX, 16);
 8000e8e:	4b55      	ldr	r3, [pc, #340]	; (8000fe4 <User_Process+0x214>)
 8000e90:	461c      	mov	r4, r3
 8000e92:	f107 0308 	add.w	r3, r7, #8
 8000e96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        aci_gatt_disc_char_by_uuid(connection_handle, 0x0001, 0xFFFF,UUID_TYPE_128,&UUID_Rx);
 8000e9c:	4b4f      	ldr	r3, [pc, #316]	; (8000fdc <User_Process+0x20c>)
 8000e9e:	881b      	ldrh	r3, [r3, #0]
 8000ea0:	b298      	uxth	r0, r3
 8000ea2:	4b50      	ldr	r3, [pc, #320]	; (8000fe4 <User_Process+0x214>)
 8000ea4:	9300      	str	r3, [sp, #0]
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000eac:	2101      	movs	r1, #1
 8000eae:	f005 fa4d 	bl	800634c <aci_gatt_disc_char_by_uuid>
        APP_FLAG_SET(START_READ_RX_CHAR_HANDLE);
 8000eb2:	4b46      	ldr	r3, [pc, #280]	; (8000fcc <User_Process+0x1fc>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000eba:	4a44      	ldr	r2, [pc, #272]	; (8000fcc <User_Process+0x1fc>)
 8000ebc:	6013      	str	r3, [r2, #0]
      }
    }

    if(APP_FLAG(CONNECTED) && APP_FLAG(END_READ_TX_CHAR_HANDLE) && APP_FLAG(END_READ_RX_CHAR_HANDLE) && !APP_FLAG(NOTIFICATIONS_ENABLED))
 8000ebe:	4b43      	ldr	r3, [pc, #268]	; (8000fcc <User_Process+0x1fc>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d036      	beq.n	8000f38 <User_Process+0x168>
 8000eca:	4b40      	ldr	r3, [pc, #256]	; (8000fcc <User_Process+0x1fc>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d030      	beq.n	8000f38 <User_Process+0x168>
 8000ed6:	4b3d      	ldr	r3, [pc, #244]	; (8000fcc <User_Process+0x1fc>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d02a      	beq.n	8000f38 <User_Process+0x168>
 8000ee2:	4b3a      	ldr	r3, [pc, #232]	; (8000fcc <User_Process+0x1fc>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d124      	bne.n	8000f38 <User_Process+0x168>
      //       // Radio is busy.
      //       if ((HAL_GetTick() - tickstart) > (10*HCI_DEFAULT_TIMEOUT_MS)) break;
      //     }
      //     APP_FLAG_SET(NOTIFICATIONS_ENABLED);
      // }
        uint8_t client_char_conf_data[] = {0x01, 0x00}; // Enable notifications
 8000eee:	2301      	movs	r3, #1
 8000ef0:	80bb      	strh	r3, [r7, #4]
        uint32_t tickstart = HAL_GetTick();
 8000ef2:	f001 fb39 	bl	8002568 <HAL_GetTick>
 8000ef6:	62b8      	str	r0, [r7, #40]	; 0x28

        while(aci_gatt_write_char_desc(connection_handle, tx_handle+2, 2, client_char_conf_data)==BLE_STATUS_NOT_ALLOWED)
 8000ef8:	e008      	b.n	8000f0c <User_Process+0x13c>
        {
          // Radio is busy.
          if ((HAL_GetTick() - tickstart) > (10*HCI_DEFAULT_TIMEOUT_MS)) break;
 8000efa:	f001 fb35 	bl	8002568 <HAL_GetTick>
 8000efe:	4602      	mov	r2, r0
 8000f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f02:	1ad3      	subs	r3, r2, r3
 8000f04:	f242 7210 	movw	r2, #10000	; 0x2710
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d80e      	bhi.n	8000f2a <User_Process+0x15a>
        while(aci_gatt_write_char_desc(connection_handle, tx_handle+2, 2, client_char_conf_data)==BLE_STATUS_NOT_ALLOWED)
 8000f0c:	4b33      	ldr	r3, [pc, #204]	; (8000fdc <User_Process+0x20c>)
 8000f0e:	881b      	ldrh	r3, [r3, #0]
 8000f10:	b298      	uxth	r0, r3
 8000f12:	4b35      	ldr	r3, [pc, #212]	; (8000fe8 <User_Process+0x218>)
 8000f14:	881b      	ldrh	r3, [r3, #0]
 8000f16:	3302      	adds	r3, #2
 8000f18:	b299      	uxth	r1, r3
 8000f1a:	1d3b      	adds	r3, r7, #4
 8000f1c:	2202      	movs	r2, #2
 8000f1e:	f005 fad8 	bl	80064d2 <aci_gatt_write_char_desc>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b46      	cmp	r3, #70	; 0x46
 8000f26:	d0e8      	beq.n	8000efa <User_Process+0x12a>
 8000f28:	e000      	b.n	8000f2c <User_Process+0x15c>
          if ((HAL_GetTick() - tickstart) > (10*HCI_DEFAULT_TIMEOUT_MS)) break;
 8000f2a:	bf00      	nop
        }
        APP_FLAG_SET(NOTIFICATIONS_ENABLED);
 8000f2c:	4b27      	ldr	r3, [pc, #156]	; (8000fcc <User_Process+0x1fc>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f34:	4a25      	ldr	r2, [pc, #148]	; (8000fcc <User_Process+0x1fc>)
 8000f36:	6013      	str	r3, [r2, #0]
    }
  } /* if (device_role == MASTER_ROLE) */


  if( APP_FLAG(CONNECTED) && APP_FLAG(NOTIFICATIONS_ENABLED) )
 8000f38:	4b24      	ldr	r3, [pc, #144]	; (8000fcc <User_Process+0x1fc>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d03a      	beq.n	8000fba <User_Process+0x1ea>
 8000f44:	4b21      	ldr	r3, [pc, #132]	; (8000fcc <User_Process+0x1fc>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d034      	beq.n	8000fba <User_Process+0x1ea>
  {
    if ( HAL_GetTick() -  u32LastRssiReadTick > APP_RSSI_READING_PERIOD )
 8000f50:	f001 fb0a 	bl	8002568 <HAL_GetTick>
 8000f54:	4602      	mov	r2, r0
 8000f56:	4b25      	ldr	r3, [pc, #148]	; (8000fec <User_Process+0x21c>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f60:	d917      	bls.n	8000f92 <User_Process+0x1c2>
    {
      int8_t i8tempRssi;
      hci_read_rssi(connection_handle, &i8tempRssi);
 8000f62:	4b1e      	ldr	r3, [pc, #120]	; (8000fdc <User_Process+0x20c>)
 8000f64:	881b      	ldrh	r3, [r3, #0]
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	1cfa      	adds	r2, r7, #3
 8000f6a:	4611      	mov	r1, r2
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f006 ff35 	bl	8007ddc <hci_read_rssi>
      APP__vUpdateDetectRange(i8tempRssi);
 8000f72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff fec0 	bl	8000cfc <APP__vUpdateDetectRange>
      PRINT_DBG("[RSSI] %d dBm\r\n",i8tempRssi);
 8000f7c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000f80:	4619      	mov	r1, r3
 8000f82:	481b      	ldr	r0, [pc, #108]	; (8000ff0 <User_Process+0x220>)
 8000f84:	f007 fc9e 	bl	80088c4 <iprintf>
      u32LastRssiReadTick = HAL_GetTick();
 8000f88:	f001 faee 	bl	8002568 <HAL_GetTick>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	4a17      	ldr	r2, [pc, #92]	; (8000fec <User_Process+0x21c>)
 8000f90:	6013      	str	r3, [r2, #0]
    }


    if( APP__enDetectRange == APP_RANGE_NEAR  ) 
 8000f92:	4b18      	ldr	r3, [pc, #96]	; (8000ff4 <User_Process+0x224>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d10b      	bne.n	8000fb2 <User_Process+0x1e2>
    {
      if ( i8ButtonPressed == 1U )
 8000f9a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d103      	bne.n	8000faa <User_Process+0x1da>
      {
        BSP_LED_Off(LED2);
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	f000 fec2 	bl	8001d2c <BSP_LED_Off>
    if( APP__enDetectRange == APP_RANGE_NEAR  ) 
 8000fa8:	e00b      	b.n	8000fc2 <User_Process+0x1f2>
      }
      else
      {
        BSP_LED_On(LED2);
 8000faa:	2000      	movs	r0, #0
 8000fac:	f000 fea8 	bl	8001d00 <BSP_LED_On>
    if( APP__enDetectRange == APP_RANGE_NEAR  ) 
 8000fb0:	e007      	b.n	8000fc2 <User_Process+0x1f2>
      }
      
    } 
    else
    {
        BSP_LED_On(LED2);
 8000fb2:	2000      	movs	r0, #0
 8000fb4:	f000 fea4 	bl	8001d00 <BSP_LED_On>
    if( APP__enDetectRange == APP_RANGE_NEAR  ) 
 8000fb8:	e003      	b.n	8000fc2 <User_Process+0x1f2>
    }
  
  }
  else
  {
    BSP_LED_On(LED2);
 8000fba:	2000      	movs	r0, #0
 8000fbc:	f000 fea0 	bl	8001d00 <BSP_LED_On>


  
 
  //APP__vLEDHanlder( APP__enDetectRange );
}
 8000fc0:	bf00      	nop
 8000fc2:	bf00      	nop
 8000fc4:	3734      	adds	r7, #52	; 0x34
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd90      	pop	{r4, r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	20000000 	.word	0x20000000
 8000fd0:	20000005 	.word	0x20000005
 8000fd4:	08009a5c 	.word	0x08009a5c
 8000fd8:	200000d0 	.word	0x200000d0
 8000fdc:	200000c8 	.word	0x200000c8
 8000fe0:	08009a6c 	.word	0x08009a6c
 8000fe4:	200000e0 	.word	0x200000e0
 8000fe8:	200000f0 	.word	0x200000f0
 8000fec:	20000134 	.word	0x20000134
 8000ff0:	08009a4c 	.word	0x08009a4c
 8000ff4:	20000004 	.word	0x20000004

08000ff8 <aci_gap_proc_complete_event>:
 *******************************************************************************/
void aci_gap_proc_complete_event(uint8_t Procedure_Code,
                                 uint8_t Status,
                                 uint8_t Data_Length,
                                 uint8_t Data[])
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	603b      	str	r3, [r7, #0]
 8001000:	4603      	mov	r3, r0
 8001002:	71fb      	strb	r3, [r7, #7]
 8001004:	460b      	mov	r3, r1
 8001006:	71bb      	strb	r3, [r7, #6]
 8001008:	4613      	mov	r3, r2
 800100a:	717b      	strb	r3, [r7, #5]
  if (Procedure_Code == GAP_GENERAL_DISCOVERY_PROC)
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	2b02      	cmp	r3, #2
 8001010:	d119      	bne.n	8001046 <aci_gap_proc_complete_event+0x4e>
  {
    /* gap procedure complete has been raised as consequence of a GAP
       terminate procedure done after a device found event during the discovery procedure */
    if (discovery.do_connect == TRUE)
 8001012:	4b10      	ldr	r3, [pc, #64]	; (8001054 <aci_gap_proc_complete_event+0x5c>)
 8001014:	78db      	ldrb	r3, [r3, #3]
 8001016:	2b01      	cmp	r3, #1
 8001018:	d10c      	bne.n	8001034 <aci_gap_proc_complete_event+0x3c>
    {
      discovery.do_connect = FALSE;
 800101a:	4b0e      	ldr	r3, [pc, #56]	; (8001054 <aci_gap_proc_complete_event+0x5c>)
 800101c:	2200      	movs	r2, #0
 800101e:	70da      	strb	r2, [r3, #3]
      discovery.check_disc_proc_timer = FALSE;
 8001020:	4b0c      	ldr	r3, [pc, #48]	; (8001054 <aci_gap_proc_complete_event+0x5c>)
 8001022:	2200      	movs	r2, #0
 8001024:	701a      	strb	r2, [r3, #0]
      discovery.startTime = 0;
 8001026:	4b0b      	ldr	r3, [pc, #44]	; (8001054 <aci_gap_proc_complete_event+0x5c>)
 8001028:	2200      	movs	r2, #0
 800102a:	605a      	str	r2, [r3, #4]
      /* discovery procedure has been completed and no device found:
         go to discovery mode */
      discovery.device_state = DO_DIRECT_CONNECTION_PROC;
 800102c:	4b09      	ldr	r3, [pc, #36]	; (8001054 <aci_gap_proc_complete_event+0x5c>)
 800102e:	2208      	movs	r2, #8
 8001030:	821a      	strh	r2, [r3, #16]
      discovery.check_disc_proc_timer = FALSE;
      discovery.startTime = 0;
      discovery.device_state = INIT_STATE;
    }
  }
}
 8001032:	e008      	b.n	8001046 <aci_gap_proc_complete_event+0x4e>
      discovery.check_disc_proc_timer = FALSE;
 8001034:	4b07      	ldr	r3, [pc, #28]	; (8001054 <aci_gap_proc_complete_event+0x5c>)
 8001036:	2200      	movs	r2, #0
 8001038:	701a      	strb	r2, [r3, #0]
      discovery.startTime = 0;
 800103a:	4b06      	ldr	r3, [pc, #24]	; (8001054 <aci_gap_proc_complete_event+0x5c>)
 800103c:	2200      	movs	r2, #0
 800103e:	605a      	str	r2, [r3, #4]
      discovery.device_state = INIT_STATE;
 8001040:	4b04      	ldr	r3, [pc, #16]	; (8001054 <aci_gap_proc_complete_event+0x5c>)
 8001042:	2200      	movs	r2, #0
 8001044:	821a      	strh	r2, [r3, #16]
}
 8001046:	bf00      	nop
 8001048:	370c      	adds	r7, #12
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	200000b4 	.word	0x200000b4

08001058 <hci_le_connection_complete_event>:
                                      uint16_t Conn_Interval,
                                      uint16_t Conn_Latency,
                                      uint16_t Supervision_Timeout,
                                      uint8_t Master_Clock_Accuracy)

{
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	b085      	sub	sp, #20
 800105c:	af00      	add	r7, sp, #0
 800105e:	4604      	mov	r4, r0
 8001060:	4608      	mov	r0, r1
 8001062:	4611      	mov	r1, r2
 8001064:	461a      	mov	r2, r3
 8001066:	4623      	mov	r3, r4
 8001068:	71fb      	strb	r3, [r7, #7]
 800106a:	4603      	mov	r3, r0
 800106c:	80bb      	strh	r3, [r7, #4]
 800106e:	460b      	mov	r3, r1
 8001070:	71bb      	strb	r3, [r7, #6]
 8001072:	4613      	mov	r3, r2
 8001074:	70fb      	strb	r3, [r7, #3]
  /* Set the exit state for the Connection state machine: APP_FLAG_CLEAR(SET_CONNECTABLE); */
  APP_FLAG_CLEAR(SET_CONNECTABLE);
 8001076:	4b1e      	ldr	r3, [pc, #120]	; (80010f0 <hci_le_connection_complete_event+0x98>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800107e:	4a1c      	ldr	r2, [pc, #112]	; (80010f0 <hci_le_connection_complete_event+0x98>)
 8001080:	6013      	str	r3, [r2, #0]
  discovery.check_disc_proc_timer = FALSE;
 8001082:	4b1c      	ldr	r3, [pc, #112]	; (80010f4 <hci_le_connection_complete_event+0x9c>)
 8001084:	2200      	movs	r2, #0
 8001086:	701a      	strb	r2, [r3, #0]
  discovery.check_disc_mode_timer = FALSE;
 8001088:	4b1a      	ldr	r3, [pc, #104]	; (80010f4 <hci_le_connection_complete_event+0x9c>)
 800108a:	2200      	movs	r2, #0
 800108c:	705a      	strb	r2, [r3, #1]
  discovery.startTime = 0;
 800108e:	4b19      	ldr	r3, [pc, #100]	; (80010f4 <hci_le_connection_complete_event+0x9c>)
 8001090:	2200      	movs	r2, #0
 8001092:	605a      	str	r2, [r3, #4]

  connection_handle = Connection_Handle;
 8001094:	4a18      	ldr	r2, [pc, #96]	; (80010f8 <hci_le_connection_complete_event+0xa0>)
 8001096:	88bb      	ldrh	r3, [r7, #4]
 8001098:	8013      	strh	r3, [r2, #0]

  APP_FLAG_SET(CONNECTED);
 800109a:	4b15      	ldr	r3, [pc, #84]	; (80010f0 <hci_le_connection_complete_event+0x98>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010a2:	4a13      	ldr	r2, [pc, #76]	; (80010f0 <hci_le_connection_complete_event+0x98>)
 80010a4:	6013      	str	r3, [r2, #0]
  discovery.device_state = INIT_STATE;
 80010a6:	4b13      	ldr	r3, [pc, #76]	; (80010f4 <hci_le_connection_complete_event+0x9c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	821a      	strh	r2, [r3, #16]

  /* store device role */
  device_role = Role;
 80010ac:	4a13      	ldr	r2, [pc, #76]	; (80010fc <hci_le_connection_complete_event+0xa4>)
 80010ae:	79bb      	ldrb	r3, [r7, #6]
 80010b0:	7013      	strb	r3, [r2, #0]

  PRINT_DBG("Connection Complete with peer address: ");
 80010b2:	4813      	ldr	r0, [pc, #76]	; (8001100 <hci_le_connection_complete_event+0xa8>)
 80010b4:	f007 fc06 	bl	80088c4 <iprintf>
  for (uint8_t i=5; i>0; i--)
 80010b8:	2305      	movs	r3, #5
 80010ba:	73fb      	strb	r3, [r7, #15]
 80010bc:	e00a      	b.n	80010d4 <hci_le_connection_complete_event+0x7c>
  {
    PRINT_DBG("%02X-", Peer_Address[i]);
 80010be:	7bfb      	ldrb	r3, [r7, #15]
 80010c0:	6a3a      	ldr	r2, [r7, #32]
 80010c2:	4413      	add	r3, r2
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	4619      	mov	r1, r3
 80010c8:	480e      	ldr	r0, [pc, #56]	; (8001104 <hci_le_connection_complete_event+0xac>)
 80010ca:	f007 fbfb 	bl	80088c4 <iprintf>
  for (uint8_t i=5; i>0; i--)
 80010ce:	7bfb      	ldrb	r3, [r7, #15]
 80010d0:	3b01      	subs	r3, #1
 80010d2:	73fb      	strb	r3, [r7, #15]
 80010d4:	7bfb      	ldrb	r3, [r7, #15]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d1f1      	bne.n	80010be <hci_le_connection_complete_event+0x66>
  }
  PRINT_DBG("%02X\r\n", Peer_Address[0]);
 80010da:	6a3b      	ldr	r3, [r7, #32]
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	4619      	mov	r1, r3
 80010e0:	4809      	ldr	r0, [pc, #36]	; (8001108 <hci_le_connection_complete_event+0xb0>)
 80010e2:	f007 fbef 	bl	80088c4 <iprintf>

}/* end hci_le_connection_complete_event() */
 80010e6:	bf00      	nop
 80010e8:	3714      	adds	r7, #20
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd90      	pop	{r4, r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000000 	.word	0x20000000
 80010f4:	200000b4 	.word	0x200000b4
 80010f8:	200000c8 	.word	0x200000c8
 80010fc:	20000005 	.word	0x20000005
 8001100:	08009a7c 	.word	0x08009a7c
 8001104:	08009790 	.word	0x08009790
 8001108:	08009798 	.word	0x08009798

0800110c <hci_disconnection_complete_event>:
 * Return         : See file bluenrg1_events.h
 *******************************************************************************/
void hci_disconnection_complete_event(uint8_t Status,
                                      uint16_t Connection_Handle,
                                      uint8_t Reason)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
 8001116:	460b      	mov	r3, r1
 8001118:	80bb      	strh	r3, [r7, #4]
 800111a:	4613      	mov	r3, r2
 800111c:	71bb      	strb	r3, [r7, #6]
  APP_FLAG_CLEAR(CONNECTED);
 800111e:	4b1f      	ldr	r3, [pc, #124]	; (800119c <hci_disconnection_complete_event+0x90>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001126:	4a1d      	ldr	r2, [pc, #116]	; (800119c <hci_disconnection_complete_event+0x90>)
 8001128:	6013      	str	r3, [r2, #0]
  /* Make the device connectable again. */
  APP_FLAG_SET(SET_CONNECTABLE);
 800112a:	4b1c      	ldr	r3, [pc, #112]	; (800119c <hci_disconnection_complete_event+0x90>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001132:	4a1a      	ldr	r2, [pc, #104]	; (800119c <hci_disconnection_complete_event+0x90>)
 8001134:	6013      	str	r3, [r2, #0]
  APP_FLAG_CLEAR(NOTIFICATIONS_ENABLED);
 8001136:	4b19      	ldr	r3, [pc, #100]	; (800119c <hci_disconnection_complete_event+0x90>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800113e:	4a17      	ldr	r2, [pc, #92]	; (800119c <hci_disconnection_complete_event+0x90>)
 8001140:	6013      	str	r3, [r2, #0]

  APP_FLAG_CLEAR(START_READ_TX_CHAR_HANDLE);
 8001142:	4b16      	ldr	r3, [pc, #88]	; (800119c <hci_disconnection_complete_event+0x90>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800114a:	4a14      	ldr	r2, [pc, #80]	; (800119c <hci_disconnection_complete_event+0x90>)
 800114c:	6013      	str	r3, [r2, #0]
  APP_FLAG_CLEAR(END_READ_TX_CHAR_HANDLE);
 800114e:	4b13      	ldr	r3, [pc, #76]	; (800119c <hci_disconnection_complete_event+0x90>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001156:	4a11      	ldr	r2, [pc, #68]	; (800119c <hci_disconnection_complete_event+0x90>)
 8001158:	6013      	str	r3, [r2, #0]
  APP_FLAG_CLEAR(START_READ_RX_CHAR_HANDLE);
 800115a:	4b10      	ldr	r3, [pc, #64]	; (800119c <hci_disconnection_complete_event+0x90>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001162:	4a0e      	ldr	r2, [pc, #56]	; (800119c <hci_disconnection_complete_event+0x90>)
 8001164:	6013      	str	r3, [r2, #0]
  APP_FLAG_CLEAR(END_READ_RX_CHAR_HANDLE);
 8001166:	4b0d      	ldr	r3, [pc, #52]	; (800119c <hci_disconnection_complete_event+0x90>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800116e:	4a0b      	ldr	r2, [pc, #44]	; (800119c <hci_disconnection_complete_event+0x90>)
 8001170:	6013      	str	r3, [r2, #0]
  APP_FLAG_CLEAR(TX_BUFFER_FULL);
 8001172:	4b0a      	ldr	r3, [pc, #40]	; (800119c <hci_disconnection_complete_event+0x90>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800117a:	4a08      	ldr	r2, [pc, #32]	; (800119c <hci_disconnection_complete_event+0x90>)
 800117c:	6013      	str	r3, [r2, #0]

  APP__vUpdateDetectRange(127);
 800117e:	207f      	movs	r0, #127	; 0x7f
 8001180:	f7ff fdbc 	bl	8000cfc <APP__vUpdateDetectRange>

  PRINT_DBG("Disconnection with reason: 0x%02X\r\n", Reason);
 8001184:	79bb      	ldrb	r3, [r7, #6]
 8001186:	4619      	mov	r1, r3
 8001188:	4805      	ldr	r0, [pc, #20]	; (80011a0 <hci_disconnection_complete_event+0x94>)
 800118a:	f007 fb9b 	bl	80088c4 <iprintf>
  Reset_DiscoveryContext();
 800118e:	f7ff fa61 	bl	8000654 <Reset_DiscoveryContext>

}/* end hci_disconnection_complete_event() */
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20000000 	.word	0x20000000
 80011a0:	08009aa4 	.word	0x08009aa4

080011a4 <hci_le_advertising_report_event>:
 * Output         : See file bluenrg1_events.h
 * Return         : See file bluenrg1_events.h
 *******************************************************************************/
void hci_le_advertising_report_event(uint8_t Num_Reports,
                                     Advertising_Report_t Advertising_Report[])
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b086      	sub	sp, #24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	6039      	str	r1, [r7, #0]
 80011ae:	71fb      	strb	r3, [r7, #7]
  /* Advertising_Report contains all the expected parameters */
  uint8_t evt_type = Advertising_Report[0].Event_Type ;
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	75fb      	strb	r3, [r7, #23]
  uint8_t data_length = Advertising_Report[0].Length_Data;
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	7a1b      	ldrb	r3, [r3, #8]
 80011ba:	75bb      	strb	r3, [r7, #22]
  uint8_t bdaddr_type = Advertising_Report[0].Address_Type;
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	785b      	ldrb	r3, [r3, #1]
 80011c0:	757b      	strb	r3, [r7, #21]
  uint8_t bdaddr[6];

  BLUENRG_memcpy(bdaddr, Advertising_Report[0].Address,6);
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	1c9a      	adds	r2, r3, #2
 80011c6:	f107 030c 	add.w	r3, r7, #12
 80011ca:	6810      	ldr	r0, [r2, #0]
 80011cc:	6018      	str	r0, [r3, #0]
 80011ce:	8892      	ldrh	r2, [r2, #4]
 80011d0:	809a      	strh	r2, [r3, #4]

  /* BLE CentralApp device not yet found: check current device found */
  if (!(discovery.is_device_found))
 80011d2:	4b1f      	ldr	r3, [pc, #124]	; (8001250 <hci_le_advertising_report_event+0xac>)
 80011d4:	789b      	ldrb	r3, [r3, #2]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d135      	bne.n	8001246 <hci_le_advertising_report_event+0xa2>
  {
    /* BLE CentralApp device not yet found: check current device found */
    if ((evt_type == ADV_IND) && Find_DeviceName(data_length, Advertising_Report[0].Data))
 80011da:	7dfb      	ldrb	r3, [r7, #23]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d132      	bne.n	8001246 <hci_le_advertising_report_event+0xa2>
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	68da      	ldr	r2, [r3, #12]
 80011e4:	7dbb      	ldrb	r3, [r7, #22]
 80011e6:	4611      	mov	r1, r2
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff fb15 	bl	8000818 <Find_DeviceName>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d028      	beq.n	8001246 <hci_le_advertising_report_event+0xa2>
    {
      int8_t i8Rssi = Advertising_Report[0].RSSI;
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	7c1b      	ldrb	r3, [r3, #16]
 80011f8:	753b      	strb	r3, [r7, #20]

      APP__vUpdateDetectRange(i8Rssi);
 80011fa:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff fd7c 	bl	8000cfc <APP__vUpdateDetectRange>

      if( APP__enDetectRange == APP_RANGE_NEAR )
 8001204:	4b13      	ldr	r3, [pc, #76]	; (8001254 <hci_le_advertising_report_event+0xb0>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d11c      	bne.n	8001246 <hci_le_advertising_report_event+0xa2>
      {
        discovery.is_device_found = TRUE;
 800120c:	4b10      	ldr	r3, [pc, #64]	; (8001250 <hci_le_advertising_report_event+0xac>)
 800120e:	2201      	movs	r2, #1
 8001210:	709a      	strb	r2, [r3, #2]
        discovery.do_connect = TRUE;
 8001212:	4b0f      	ldr	r3, [pc, #60]	; (8001250 <hci_le_advertising_report_event+0xac>)
 8001214:	2201      	movs	r2, #1
 8001216:	70da      	strb	r2, [r3, #3]
        discovery.check_disc_proc_timer = FALSE;
 8001218:	4b0d      	ldr	r3, [pc, #52]	; (8001250 <hci_le_advertising_report_event+0xac>)
 800121a:	2200      	movs	r2, #0
 800121c:	701a      	strb	r2, [r3, #0]
        discovery.check_disc_mode_timer = FALSE;
 800121e:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <hci_le_advertising_report_event+0xac>)
 8001220:	2200      	movs	r2, #0
 8001222:	705a      	strb	r2, [r3, #1]
        /* store first device found:  address type and address value */
        discovery.device_found_address_type = bdaddr_type;
 8001224:	4a0a      	ldr	r2, [pc, #40]	; (8001250 <hci_le_advertising_report_event+0xac>)
 8001226:	7d7b      	ldrb	r3, [r7, #21]
 8001228:	7213      	strb	r3, [r2, #8]
        BLUENRG_memcpy(discovery.device_found_address, bdaddr, 6);
 800122a:	4b09      	ldr	r3, [pc, #36]	; (8001250 <hci_le_advertising_report_event+0xac>)
 800122c:	3309      	adds	r3, #9
 800122e:	f107 020c 	add.w	r2, r7, #12
 8001232:	6810      	ldr	r0, [r2, #0]
 8001234:	6018      	str	r0, [r3, #0]
 8001236:	8892      	ldrh	r2, [r2, #4]
 8001238:	809a      	strh	r2, [r3, #4]
        /* device is found: terminate discovery procedure */
        discovery.device_state = DO_TERMINATE_GAP_PROC;
 800123a:	4b05      	ldr	r3, [pc, #20]	; (8001250 <hci_le_advertising_report_event+0xac>)
 800123c:	2220      	movs	r2, #32
 800123e:	821a      	strh	r2, [r3, #16]
        PRINT_DBG("Device found\r\n");
 8001240:	4805      	ldr	r0, [pc, #20]	; (8001258 <hci_le_advertising_report_event+0xb4>)
 8001242:	f007 fba5 	bl	8008990 <puts>
      }

    }
  }
} /* hci_le_advertising_report_event() */
 8001246:	bf00      	nop
 8001248:	3718      	adds	r7, #24
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	200000b4 	.word	0x200000b4
 8001254:	20000004 	.word	0x20000004
 8001258:	08009ac8 	.word	0x08009ac8

0800125c <aci_gatt_attribute_modified_event>:
void aci_gatt_attribute_modified_event(uint16_t Connection_Handle,
                                       uint16_t Attr_Handle,
                                       uint16_t Offset,
                                       uint16_t Attr_Data_Length,
                                       uint8_t Attr_Data[])
{
 800125c:	b590      	push	{r4, r7, lr}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	4604      	mov	r4, r0
 8001264:	4608      	mov	r0, r1
 8001266:	4611      	mov	r1, r2
 8001268:	461a      	mov	r2, r3
 800126a:	4623      	mov	r3, r4
 800126c:	80fb      	strh	r3, [r7, #6]
 800126e:	4603      	mov	r3, r0
 8001270:	80bb      	strh	r3, [r7, #4]
 8001272:	460b      	mov	r3, r1
 8001274:	807b      	strh	r3, [r7, #2]
 8001276:	4613      	mov	r3, r2
 8001278:	803b      	strh	r3, [r7, #0]
  Attribute_Modified_CB(Attr_Handle, Attr_Data_Length, Attr_Data);
 800127a:	883b      	ldrh	r3, [r7, #0]
 800127c:	b2d9      	uxtb	r1, r3
 800127e:	88bb      	ldrh	r3, [r7, #4]
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff fb0c 	bl	80008a0 <Attribute_Modified_CB>
} /* end aci_gatt_attribute_modified_event() */
 8001288:	bf00      	nop
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	bd90      	pop	{r4, r7, pc}

08001290 <aci_gatt_notification_event>:
 *******************************************************************************/
void aci_gatt_notification_event(uint16_t Connection_Handle,
                                 uint16_t Attribute_Handle,
                                 uint8_t Attribute_Value_Length,
                                 uint8_t Attribute_Value[])
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	607b      	str	r3, [r7, #4]
 8001298:	4603      	mov	r3, r0
 800129a:	81fb      	strh	r3, [r7, #14]
 800129c:	460b      	mov	r3, r1
 800129e:	81bb      	strh	r3, [r7, #12]
 80012a0:	4613      	mov	r3, r2
 80012a2:	72fb      	strb	r3, [r7, #11]
  if(Attribute_Handle == tx_handle+1)
 80012a4:	89ba      	ldrh	r2, [r7, #12]
 80012a6:	4b07      	ldr	r3, [pc, #28]	; (80012c4 <aci_gatt_notification_event+0x34>)
 80012a8:	881b      	ldrh	r3, [r3, #0]
 80012aa:	3301      	adds	r3, #1
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d104      	bne.n	80012ba <aci_gatt_notification_event+0x2a>
  {
    receiveData(Attribute_Value, Attribute_Value_Length);
 80012b0:	7afb      	ldrb	r3, [r7, #11]
 80012b2:	4619      	mov	r1, r3
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	f7ff f9b3 	bl	8000620 <receiveData>
  }
} /* end aci_gatt_notification_event() */
 80012ba:	bf00      	nop
 80012bc:	3710      	adds	r7, #16
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	200000f0 	.word	0x200000f0

080012c8 <aci_gatt_disc_read_char_by_uuid_resp_event>:
 *******************************************************************************/
void aci_gatt_disc_read_char_by_uuid_resp_event(uint16_t Connection_Handle,
                                                uint16_t Attribute_Handle,
                                                uint8_t Attribute_Value_Length,
                                                uint8_t Attribute_Value[])
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	607b      	str	r3, [r7, #4]
 80012d0:	4603      	mov	r3, r0
 80012d2:	81fb      	strh	r3, [r7, #14]
 80012d4:	460b      	mov	r3, r1
 80012d6:	81bb      	strh	r3, [r7, #12]
 80012d8:	4613      	mov	r3, r2
 80012da:	72fb      	strb	r3, [r7, #11]
  PRINT_DBG("aci_gatt_disc_read_char_by_uuid_resp_event, Connection Handle: 0x%04X\r\n", Connection_Handle);
 80012dc:	89fb      	ldrh	r3, [r7, #14]
 80012de:	4619      	mov	r1, r3
 80012e0:	4818      	ldr	r0, [pc, #96]	; (8001344 <aci_gatt_disc_read_char_by_uuid_resp_event+0x7c>)
 80012e2:	f007 faef 	bl	80088c4 <iprintf>
  if (APP_FLAG(START_READ_TX_CHAR_HANDLE) && !APP_FLAG(END_READ_TX_CHAR_HANDLE))
 80012e6:	4b18      	ldr	r3, [pc, #96]	; (8001348 <aci_gatt_disc_read_char_by_uuid_resp_event+0x80>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d00f      	beq.n	8001312 <aci_gatt_disc_read_char_by_uuid_resp_event+0x4a>
 80012f2:	4b15      	ldr	r3, [pc, #84]	; (8001348 <aci_gatt_disc_read_char_by_uuid_resp_event+0x80>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d109      	bne.n	8001312 <aci_gatt_disc_read_char_by_uuid_resp_event+0x4a>
  {
    tx_handle = Attribute_Handle;
 80012fe:	4a13      	ldr	r2, [pc, #76]	; (800134c <aci_gatt_disc_read_char_by_uuid_resp_event+0x84>)
 8001300:	89bb      	ldrh	r3, [r7, #12]
 8001302:	8013      	strh	r3, [r2, #0]
    PRINT_DBG("TX Char Handle 0x%04X\r\n", tx_handle);
 8001304:	4b11      	ldr	r3, [pc, #68]	; (800134c <aci_gatt_disc_read_char_by_uuid_resp_event+0x84>)
 8001306:	881b      	ldrh	r3, [r3, #0]
 8001308:	4619      	mov	r1, r3
 800130a:	4811      	ldr	r0, [pc, #68]	; (8001350 <aci_gatt_disc_read_char_by_uuid_resp_event+0x88>)
 800130c:	f007 fada 	bl	80088c4 <iprintf>
      //   BSP_LED_Toggle(LED2);
      //   HAL_Delay(250);
      // }
    }
  }
} /* end aci_gatt_disc_read_char_by_uuid_resp_event() */
 8001310:	e014      	b.n	800133c <aci_gatt_disc_read_char_by_uuid_resp_event+0x74>
    if(APP_FLAG(START_READ_RX_CHAR_HANDLE) && !APP_FLAG(END_READ_RX_CHAR_HANDLE))
 8001312:	4b0d      	ldr	r3, [pc, #52]	; (8001348 <aci_gatt_disc_read_char_by_uuid_resp_event+0x80>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800131a:	2b00      	cmp	r3, #0
 800131c:	d00e      	beq.n	800133c <aci_gatt_disc_read_char_by_uuid_resp_event+0x74>
 800131e:	4b0a      	ldr	r3, [pc, #40]	; (8001348 <aci_gatt_disc_read_char_by_uuid_resp_event+0x80>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001326:	2b00      	cmp	r3, #0
 8001328:	d108      	bne.n	800133c <aci_gatt_disc_read_char_by_uuid_resp_event+0x74>
      rx_handle = Attribute_Handle;
 800132a:	4a0a      	ldr	r2, [pc, #40]	; (8001354 <aci_gatt_disc_read_char_by_uuid_resp_event+0x8c>)
 800132c:	89bb      	ldrh	r3, [r7, #12]
 800132e:	8013      	strh	r3, [r2, #0]
      PRINT_DBG("RX Char Handle 0x%04X\r\n", rx_handle);
 8001330:	4b08      	ldr	r3, [pc, #32]	; (8001354 <aci_gatt_disc_read_char_by_uuid_resp_event+0x8c>)
 8001332:	881b      	ldrh	r3, [r3, #0]
 8001334:	4619      	mov	r1, r3
 8001336:	4808      	ldr	r0, [pc, #32]	; (8001358 <aci_gatt_disc_read_char_by_uuid_resp_event+0x90>)
 8001338:	f007 fac4 	bl	80088c4 <iprintf>
} /* end aci_gatt_disc_read_char_by_uuid_resp_event() */
 800133c:	bf00      	nop
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	08009ad8 	.word	0x08009ad8
 8001348:	20000000 	.word	0x20000000
 800134c:	200000f0 	.word	0x200000f0
 8001350:	08009b20 	.word	0x08009b20
 8001354:	200000f2 	.word	0x200000f2
 8001358:	08009b38 	.word	0x08009b38

0800135c <aci_gatt_proc_complete_event>:
 * Output         : See file bluenrg1_events.h
 * Return         : See file bluenrg1_events.h
 *******************************************************************************/
void aci_gatt_proc_complete_event(uint16_t Connection_Handle,
                                  uint8_t Error_Code)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	460a      	mov	r2, r1
 8001366:	80fb      	strh	r3, [r7, #6]
 8001368:	4613      	mov	r3, r2
 800136a:	717b      	strb	r3, [r7, #5]
  if (APP_FLAG(START_READ_TX_CHAR_HANDLE) && !APP_FLAG(END_READ_TX_CHAR_HANDLE))
 800136c:	4b15      	ldr	r3, [pc, #84]	; (80013c4 <aci_gatt_proc_complete_event+0x68>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001374:	2b00      	cmp	r3, #0
 8001376:	d00c      	beq.n	8001392 <aci_gatt_proc_complete_event+0x36>
 8001378:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <aci_gatt_proc_complete_event+0x68>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001380:	2b00      	cmp	r3, #0
 8001382:	d106      	bne.n	8001392 <aci_gatt_proc_complete_event+0x36>
  {
    APP_FLAG_SET(END_READ_TX_CHAR_HANDLE);
 8001384:	4b0f      	ldr	r3, [pc, #60]	; (80013c4 <aci_gatt_proc_complete_event+0x68>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800138c:	4a0d      	ldr	r2, [pc, #52]	; (80013c4 <aci_gatt_proc_complete_event+0x68>)
 800138e:	6013      	str	r3, [r2, #0]
    if (APP_FLAG(START_READ_RX_CHAR_HANDLE) && !APP_FLAG(END_READ_RX_CHAR_HANDLE))
    {
      APP_FLAG_SET(END_READ_RX_CHAR_HANDLE);
    }
  }
} /* end aci_gatt_proc_complete_event() */
 8001390:	e011      	b.n	80013b6 <aci_gatt_proc_complete_event+0x5a>
    if (APP_FLAG(START_READ_RX_CHAR_HANDLE) && !APP_FLAG(END_READ_RX_CHAR_HANDLE))
 8001392:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <aci_gatt_proc_complete_event+0x68>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d00b      	beq.n	80013b6 <aci_gatt_proc_complete_event+0x5a>
 800139e:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <aci_gatt_proc_complete_event+0x68>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d105      	bne.n	80013b6 <aci_gatt_proc_complete_event+0x5a>
      APP_FLAG_SET(END_READ_RX_CHAR_HANDLE);
 80013aa:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <aci_gatt_proc_complete_event+0x68>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013b2:	4a04      	ldr	r2, [pc, #16]	; (80013c4 <aci_gatt_proc_complete_event+0x68>)
 80013b4:	6013      	str	r3, [r2, #0]
} /* end aci_gatt_proc_complete_event() */
 80013b6:	bf00      	nop
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	20000000 	.word	0x20000000

080013c8 <aci_gatt_tx_pool_available_event>:
 * Output         : See file bluenrg1_events.h
 * Return         : See file bluenrg1_events.h
 *******************************************************************************/
void aci_gatt_tx_pool_available_event(uint16_t Connection_Handle,
                                      uint16_t Available_Buffers)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	460a      	mov	r2, r1
 80013d2:	80fb      	strh	r3, [r7, #6]
 80013d4:	4613      	mov	r3, r2
 80013d6:	80bb      	strh	r3, [r7, #4]
  APP_FLAG_CLEAR(TX_BUFFER_FULL);
 80013d8:	4b05      	ldr	r3, [pc, #20]	; (80013f0 <aci_gatt_tx_pool_available_event+0x28>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80013e0:	4a03      	ldr	r2, [pc, #12]	; (80013f0 <aci_gatt_tx_pool_available_event+0x28>)
 80013e2:	6013      	str	r3, [r2, #0]
} /* end aci_gatt_tx_pool_available_event() */
 80013e4:	bf00      	nop
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr
 80013f0:	20000000 	.word	0x20000000

080013f4 <aci_att_exchange_mtu_resp_event>:
 * Output         : See file bluenrg1_events.h
 * Return         : See file bluenrg1_events.h
 *******************************************************************************/
void aci_att_exchange_mtu_resp_event(uint16_t Connection_Handle,
                                     uint16_t Server_RX_MTU)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4603      	mov	r3, r0
 80013fc:	460a      	mov	r2, r1
 80013fe:	80fb      	strh	r3, [r7, #6]
 8001400:	4613      	mov	r3, r2
 8001402:	80bb      	strh	r3, [r7, #4]
  PRINT_DBG("aci_att_exchange_mtu_resp_event: Server_RX_MTU=%d\r\n", Server_RX_MTU);
 8001404:	88bb      	ldrh	r3, [r7, #4]
 8001406:	4619      	mov	r1, r3
 8001408:	4812      	ldr	r0, [pc, #72]	; (8001454 <aci_att_exchange_mtu_resp_event+0x60>)
 800140a:	f007 fa5b 	bl	80088c4 <iprintf>

  if (Server_RX_MTU <= CLIENT_MAX_MTU_SIZE) {
 800140e:	88bb      	ldrh	r3, [r7, #4]
 8001410:	2b9e      	cmp	r3, #158	; 0x9e
 8001412:	d805      	bhi.n	8001420 <aci_att_exchange_mtu_resp_event+0x2c>
    write_char_len = Server_RX_MTU - 3;
 8001414:	88bb      	ldrh	r3, [r7, #4]
 8001416:	3b03      	subs	r3, #3
 8001418:	b29a      	uxth	r2, r3
 800141a:	4b0f      	ldr	r3, [pc, #60]	; (8001458 <aci_att_exchange_mtu_resp_event+0x64>)
 800141c:	801a      	strh	r2, [r3, #0]
 800141e:	e002      	b.n	8001426 <aci_att_exchange_mtu_resp_event+0x32>
  }
  else {
    write_char_len = CLIENT_MAX_MTU_SIZE - 3;
 8001420:	4b0d      	ldr	r3, [pc, #52]	; (8001458 <aci_att_exchange_mtu_resp_event+0x64>)
 8001422:	229b      	movs	r2, #155	; 0x9b
 8001424:	801a      	strh	r2, [r3, #0]
  }

  if ((mtu_exchanged_wait == 0) || ((mtu_exchanged_wait == 1))) {
 8001426:	4b0d      	ldr	r3, [pc, #52]	; (800145c <aci_att_exchange_mtu_resp_event+0x68>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d003      	beq.n	8001436 <aci_att_exchange_mtu_resp_event+0x42>
 800142e:	4b0b      	ldr	r3, [pc, #44]	; (800145c <aci_att_exchange_mtu_resp_event+0x68>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	2b01      	cmp	r3, #1
 8001434:	d109      	bne.n	800144a <aci_att_exchange_mtu_resp_event+0x56>
    /**
     * The aci_att_exchange_mtu_resp_event is received also if the
     * aci_gatt_exchange_config is called by the other peer.
     * Here we manage this case.
     */
    if (mtu_exchanged_wait == 0) {
 8001436:	4b09      	ldr	r3, [pc, #36]	; (800145c <aci_att_exchange_mtu_resp_event+0x68>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d102      	bne.n	8001444 <aci_att_exchange_mtu_resp_event+0x50>
      mtu_exchanged_wait = 2;
 800143e:	4b07      	ldr	r3, [pc, #28]	; (800145c <aci_att_exchange_mtu_resp_event+0x68>)
 8001440:	2202      	movs	r2, #2
 8001442:	701a      	strb	r2, [r3, #0]
    }
    mtu_exchanged = 1;
 8001444:	4b06      	ldr	r3, [pc, #24]	; (8001460 <aci_att_exchange_mtu_resp_event+0x6c>)
 8001446:	2201      	movs	r2, #1
 8001448:	701a      	strb	r2, [r3, #0]
  }
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	08009b50 	.word	0x08009b50
 8001458:	20000006 	.word	0x20000006
 800145c:	200000f7 	.word	0x200000f7
 8001460:	200000f6 	.word	0x200000f6

08001464 <Add_Sample_Service>:
* Description    : Add the 'Accelerometer' service.
* Input          : None
* Return         : Status.
*******************************************************************************/
uint8_t Add_Sample_Service(void)
{
 8001464:	b590      	push	{r4, r7, lr}
 8001466:	b095      	sub	sp, #84	; 0x54
 8001468:	af06      	add	r7, sp, #24
  /**
   * Number of attribute records that can be added to this service
   * For this service it is given by:
   * 1 (fixed value) + 3 (for characteristic with CHAR_PROP_NOTIFY) + 2 (for characteristic with CHAR_PROP_WRITE)
   */
  uint8_t max_attribute_records = 1+3+2;
 800146a:	2306      	movs	r3, #6
 800146c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  D973F2E0-B19E-11E2-9E96-0800200C9A66
  D973F2E1-B19E-11E2-9E96-0800200C9A66
  D973F2E2-B19E-11E2-9E96-0800200C9A66
  */

  const uint8_t uuid[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe0,0xf2,0x73,0xd9};
 8001470:	4b40      	ldr	r3, [pc, #256]	; (8001574 <Add_Sample_Service+0x110>)
 8001472:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8001476:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001478:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t charUuidTX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe1,0xf2,0x73,0xd9};
 800147c:	4b3e      	ldr	r3, [pc, #248]	; (8001578 <Add_Sample_Service+0x114>)
 800147e:	f107 0414 	add.w	r4, r7, #20
 8001482:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001484:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t charUuidRX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe2,0xf2,0x73,0xd9};
 8001488:	4b3c      	ldr	r3, [pc, #240]	; (800157c <Add_Sample_Service+0x118>)
 800148a:	1d3c      	adds	r4, r7, #4
 800148c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800148e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 8001492:	4b3b      	ldr	r3, [pc, #236]	; (8001580 <Add_Sample_Service+0x11c>)
 8001494:	461c      	mov	r4, r3
 8001496:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800149a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800149c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  ret = aci_gatt_add_service(UUID_TYPE_128, &service_uuid, PRIMARY_SERVICE, max_attribute_records, &sampleServHandle);
 80014a0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80014a4:	4a37      	ldr	r2, [pc, #220]	; (8001584 <Add_Sample_Service+0x120>)
 80014a6:	9200      	str	r2, [sp, #0]
 80014a8:	2201      	movs	r2, #1
 80014aa:	4935      	ldr	r1, [pc, #212]	; (8001580 <Add_Sample_Service+0x11c>)
 80014ac:	2002      	movs	r0, #2
 80014ae:	f004 fd6f 	bl	8005f90 <aci_gatt_add_service>
 80014b2:	4603      	mov	r3, r0
 80014b4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 80014b8:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d14b      	bne.n	8001558 <Add_Sample_Service+0xf4>

  BLUENRG_memcpy(&char_uuid.Char_UUID_128, charUuidTX, 16);
 80014c0:	4b31      	ldr	r3, [pc, #196]	; (8001588 <Add_Sample_Service+0x124>)
 80014c2:	461c      	mov	r4, r3
 80014c4:	f107 0314 	add.w	r3, r7, #20
 80014c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(sampleServHandle, UUID_TYPE_128, &char_uuid, CHAR_VALUE_LENGTH, CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE, 0,
 80014ce:	4b2d      	ldr	r3, [pc, #180]	; (8001584 <Add_Sample_Service+0x120>)
 80014d0:	8818      	ldrh	r0, [r3, #0]
 80014d2:	4b2e      	ldr	r3, [pc, #184]	; (800158c <Add_Sample_Service+0x128>)
 80014d4:	9305      	str	r3, [sp, #20]
 80014d6:	2301      	movs	r3, #1
 80014d8:	9304      	str	r3, [sp, #16]
 80014da:	2310      	movs	r3, #16
 80014dc:	9303      	str	r3, [sp, #12]
 80014de:	2300      	movs	r3, #0
 80014e0:	9302      	str	r3, [sp, #8]
 80014e2:	2300      	movs	r3, #0
 80014e4:	9301      	str	r3, [sp, #4]
 80014e6:	2310      	movs	r3, #16
 80014e8:	9300      	str	r3, [sp, #0]
 80014ea:	233f      	movs	r3, #63	; 0x3f
 80014ec:	4a26      	ldr	r2, [pc, #152]	; (8001588 <Add_Sample_Service+0x124>)
 80014ee:	2102      	movs	r1, #2
 80014f0:	f004 fe24 	bl	800613c <aci_gatt_add_char>
 80014f4:	4603      	mov	r3, r0
 80014f6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
                16, 1, &TXCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 80014fa:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d12c      	bne.n	800155c <Add_Sample_Service+0xf8>

  BLUENRG_memcpy(&char_uuid.Char_UUID_128, charUuidRX, 16);
 8001502:	4b21      	ldr	r3, [pc, #132]	; (8001588 <Add_Sample_Service+0x124>)
 8001504:	461c      	mov	r4, r3
 8001506:	1d3b      	adds	r3, r7, #4
 8001508:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800150a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(sampleServHandle, UUID_TYPE_128, &char_uuid, CHAR_VALUE_LENGTH, CHAR_PROP_WRITE|CHAR_PROP_WRITE_WITHOUT_RESP, ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE,
 800150e:	4b1d      	ldr	r3, [pc, #116]	; (8001584 <Add_Sample_Service+0x120>)
 8001510:	8818      	ldrh	r0, [r3, #0]
 8001512:	4b1f      	ldr	r3, [pc, #124]	; (8001590 <Add_Sample_Service+0x12c>)
 8001514:	9305      	str	r3, [sp, #20]
 8001516:	2301      	movs	r3, #1
 8001518:	9304      	str	r3, [sp, #16]
 800151a:	2310      	movs	r3, #16
 800151c:	9303      	str	r3, [sp, #12]
 800151e:	2301      	movs	r3, #1
 8001520:	9302      	str	r3, [sp, #8]
 8001522:	2300      	movs	r3, #0
 8001524:	9301      	str	r3, [sp, #4]
 8001526:	230c      	movs	r3, #12
 8001528:	9300      	str	r3, [sp, #0]
 800152a:	233f      	movs	r3, #63	; 0x3f
 800152c:	4a16      	ldr	r2, [pc, #88]	; (8001588 <Add_Sample_Service+0x124>)
 800152e:	2102      	movs	r1, #2
 8001530:	f004 fe04 	bl	800613c <aci_gatt_add_char>
 8001534:	4603      	mov	r3, r0
 8001536:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
                16, 1, &RXCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 800153a:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800153e:	2b00      	cmp	r3, #0
 8001540:	d10e      	bne.n	8001560 <Add_Sample_Service+0xfc>

  PRINT_DBG("Sample Service added.\r\nTX Char Handle %04X, RX Char Handle %04X\r\n", TXCharHandle, RXCharHandle);
 8001542:	4b12      	ldr	r3, [pc, #72]	; (800158c <Add_Sample_Service+0x128>)
 8001544:	881b      	ldrh	r3, [r3, #0]
 8001546:	4619      	mov	r1, r3
 8001548:	4b11      	ldr	r3, [pc, #68]	; (8001590 <Add_Sample_Service+0x12c>)
 800154a:	881b      	ldrh	r3, [r3, #0]
 800154c:	461a      	mov	r2, r3
 800154e:	4811      	ldr	r0, [pc, #68]	; (8001594 <Add_Sample_Service+0x130>)
 8001550:	f007 f9b8 	bl	80088c4 <iprintf>
  return BLE_STATUS_SUCCESS;
 8001554:	2300      	movs	r3, #0
 8001556:	e008      	b.n	800156a <Add_Sample_Service+0x106>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8001558:	bf00      	nop
 800155a:	e002      	b.n	8001562 <Add_Sample_Service+0xfe>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 800155c:	bf00      	nop
 800155e:	e000      	b.n	8001562 <Add_Sample_Service+0xfe>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8001560:	bf00      	nop

fail:
  PRINT_DBG("Error while adding Sample service.\r\n");
 8001562:	480d      	ldr	r0, [pc, #52]	; (8001598 <Add_Sample_Service+0x134>)
 8001564:	f007 fa14 	bl	8008990 <puts>
  return BLE_STATUS_ERROR ;
 8001568:	2347      	movs	r3, #71	; 0x47
}
 800156a:	4618      	mov	r0, r3
 800156c:	373c      	adds	r7, #60	; 0x3c
 800156e:	46bd      	mov	sp, r7
 8001570:	bd90      	pop	{r4, r7, pc}
 8001572:	bf00      	nop
 8001574:	08009bec 	.word	0x08009bec
 8001578:	08009bfc 	.word	0x08009bfc
 800157c:	08009c0c 	.word	0x08009c0c
 8001580:	20000140 	.word	0x20000140
 8001584:	20000138 	.word	0x20000138
 8001588:	20000150 	.word	0x20000150
 800158c:	2000013a 	.word	0x2000013a
 8001590:	2000013c 	.word	0x2000013c
 8001594:	08009b84 	.word	0x08009b84
 8001598:	08009bc8 	.word	0x08009bc8

0800159c <APP_UserEvtRx>:

void APP_UserEvtRx(void *pData)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b088      	sub	sp, #32
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  uint32_t i;

  hci_spi_pckt *hci_pckt = (hci_spi_pckt *)pData;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	61bb      	str	r3, [r7, #24]

  if(hci_pckt->type == HCI_EVENT_PKT)
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	2b04      	cmp	r3, #4
 80015ae:	d163      	bne.n	8001678 <APP_UserEvtRx+0xdc>
  {
    hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 80015b0:	69bb      	ldr	r3, [r7, #24]
 80015b2:	3301      	adds	r3, #1
 80015b4:	617b      	str	r3, [r7, #20]

    if(event_pckt->evt == EVT_LE_META_EVENT)
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	2b3e      	cmp	r3, #62	; 0x3e
 80015bc:	d11e      	bne.n	80015fc <APP_UserEvtRx+0x60>
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	3302      	adds	r3, #2
 80015c2:	60fb      	str	r3, [r7, #12]

      for (i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 80015c4:	2300      	movs	r3, #0
 80015c6:	61fb      	str	r3, [r7, #28]
 80015c8:	e014      	b.n	80015f4 <APP_UserEvtRx+0x58>
      {
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	b29a      	uxth	r2, r3
 80015d0:	492b      	ldr	r1, [pc, #172]	; (8001680 <APP_UserEvtRx+0xe4>)
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 80015d8:	429a      	cmp	r2, r3
 80015da:	d108      	bne.n	80015ee <APP_UserEvtRx+0x52>
        {
          hci_le_meta_events_table[i].process((void *)evt->data);
 80015dc:	4a28      	ldr	r2, [pc, #160]	; (8001680 <APP_UserEvtRx+0xe4>)
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	00db      	lsls	r3, r3, #3
 80015e2:	4413      	add	r3, r2
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	68fa      	ldr	r2, [r7, #12]
 80015e8:	3201      	adds	r2, #1
 80015ea:	4610      	mov	r0, r2
 80015ec:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	3301      	adds	r3, #1
 80015f2:	61fb      	str	r3, [r7, #28]
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	2b09      	cmp	r3, #9
 80015f8:	d9e7      	bls.n	80015ca <APP_UserEvtRx+0x2e>
          hci_events_table[i].process((void *)event_pckt->data);
        }
      }
    }
  }
}
 80015fa:	e03d      	b.n	8001678 <APP_UserEvtRx+0xdc>
    else if(event_pckt->evt == EVT_VENDOR)
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	2bff      	cmp	r3, #255	; 0xff
 8001602:	d11e      	bne.n	8001642 <APP_UserEvtRx+0xa6>
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	3302      	adds	r3, #2
 8001608:	613b      	str	r3, [r7, #16]
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 800160a:	2300      	movs	r3, #0
 800160c:	61fb      	str	r3, [r7, #28]
 800160e:	e014      	b.n	800163a <APP_UserEvtRx+0x9e>
        if (blue_evt->ecode == hci_vendor_specific_events_table[i].evt_code)
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	881b      	ldrh	r3, [r3, #0]
 8001614:	b29a      	uxth	r2, r3
 8001616:	491b      	ldr	r1, [pc, #108]	; (8001684 <APP_UserEvtRx+0xe8>)
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 800161e:	429a      	cmp	r2, r3
 8001620:	d108      	bne.n	8001634 <APP_UserEvtRx+0x98>
          hci_vendor_specific_events_table[i].process((void *)blue_evt->data);
 8001622:	4a18      	ldr	r2, [pc, #96]	; (8001684 <APP_UserEvtRx+0xe8>)
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	00db      	lsls	r3, r3, #3
 8001628:	4413      	add	r3, r2
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	693a      	ldr	r2, [r7, #16]
 800162e:	3202      	adds	r2, #2
 8001630:	4610      	mov	r0, r2
 8001632:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	3301      	adds	r3, #1
 8001638:	61fb      	str	r3, [r7, #28]
 800163a:	69fb      	ldr	r3, [r7, #28]
 800163c:	2b2a      	cmp	r3, #42	; 0x2a
 800163e:	d9e7      	bls.n	8001610 <APP_UserEvtRx+0x74>
}
 8001640:	e01a      	b.n	8001678 <APP_UserEvtRx+0xdc>
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 8001642:	2300      	movs	r3, #0
 8001644:	61fb      	str	r3, [r7, #28]
 8001646:	e014      	b.n	8001672 <APP_UserEvtRx+0xd6>
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	b29a      	uxth	r2, r3
 800164e:	490e      	ldr	r1, [pc, #56]	; (8001688 <APP_UserEvtRx+0xec>)
 8001650:	69fb      	ldr	r3, [r7, #28]
 8001652:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 8001656:	429a      	cmp	r2, r3
 8001658:	d108      	bne.n	800166c <APP_UserEvtRx+0xd0>
          hci_events_table[i].process((void *)event_pckt->data);
 800165a:	4a0b      	ldr	r2, [pc, #44]	; (8001688 <APP_UserEvtRx+0xec>)
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	00db      	lsls	r3, r3, #3
 8001660:	4413      	add	r3, r2
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	697a      	ldr	r2, [r7, #20]
 8001666:	3202      	adds	r2, #2
 8001668:	4610      	mov	r0, r2
 800166a:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	3301      	adds	r3, #1
 8001670:	61fb      	str	r3, [r7, #28]
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	2b06      	cmp	r3, #6
 8001676:	d9e7      	bls.n	8001648 <APP_UserEvtRx+0xac>
}
 8001678:	bf00      	nop
 800167a:	3720      	adds	r7, #32
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	08009cc0 	.word	0x08009cc0
 8001684:	08009d10 	.word	0x08009d10
 8001688:	08009c88 	.word	0x08009c88

0800168c <HCI_TL_SPI_Enable_IRQ>:
 * @brief  Enable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Enable_IRQ(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8001690:	2006      	movs	r0, #6
 8001692:	f001 f8b4 	bl	80027fe <HAL_NVIC_EnableIRQ>
}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}

0800169a <HCI_TL_SPI_Disable_IRQ>:
 * @brief  Disable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Disable_IRQ(void)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 800169e:	2006      	movs	r0, #6
 80016a0:	f001 f8bb 	bl	800281a <HAL_NVIC_DisableIRQ>
}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b088      	sub	sp, #32
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b0:	4b22      	ldr	r3, [pc, #136]	; (800173c <HCI_TL_SPI_Init+0x94>)
 80016b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b4:	4a21      	ldr	r2, [pc, #132]	; (800173c <HCI_TL_SPI_Init+0x94>)
 80016b6:	f043 0301 	orr.w	r3, r3, #1
 80016ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016bc:	4b1f      	ldr	r3, [pc, #124]	; (800173c <HCI_TL_SPI_Init+0x94>)
 80016be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c0:	f003 0301 	and.w	r3, r3, #1
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 80016c8:	2301      	movs	r3, #1
 80016ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016cc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80016d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80016d6:	f107 030c 	add.w	r3, r7, #12
 80016da:	4619      	mov	r1, r3
 80016dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016e0:	f001 f914 	bl	800290c <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80016e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ea:	2301      	movs	r3, #1
 80016ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2300      	movs	r3, #0
 80016f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f2:	2300      	movs	r3, #0
 80016f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 80016f6:	f107 030c 	add.w	r3, r7, #12
 80016fa:	4619      	mov	r1, r3
 80016fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001700:	f001 f904 	bl	800290c <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8001704:	2302      	movs	r3, #2
 8001706:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001708:	2301      	movs	r3, #1
 800170a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170c:	2300      	movs	r3, #0
 800170e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001710:	2300      	movs	r3, #0
 8001712:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8001714:	f107 030c 	add.w	r3, r7, #12
 8001718:	4619      	mov	r1, r3
 800171a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800171e:	f001 f8f5 	bl	800290c <HAL_GPIO_Init>
  /* Deselect CS PIN for BlueNRG at startup to avoid spurious commands */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001722:	2201      	movs	r2, #1
 8001724:	2102      	movs	r1, #2
 8001726:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800172a:	f001 fba5 	bl	8002e78 <HAL_GPIO_WritePin>

  return BSP_SPI1_Init();
 800172e:	f000 fcf9 	bl	8002124 <BSP_SPI1_Init>
 8001732:	4603      	mov	r3, r0
}
 8001734:	4618      	mov	r0, r3
 8001736:	3720      	adds	r7, #32
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	40021000 	.word	0x40021000

08001740 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8001744:	2101      	movs	r1, #1
 8001746:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800174a:	f001 fa89 	bl	8002c60 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 800174e:	2102      	movs	r1, #2
 8001750:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001754:	f001 fa84 	bl	8002c60 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8001758:	f44f 7180 	mov.w	r1, #256	; 0x100
 800175c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001760:	f001 fa7e 	bl	8002c60 <HAL_GPIO_DeInit>
  return 0;
 8001764:	2300      	movs	r3, #0
}
 8001766:	4618      	mov	r0, r3
 8001768:	bd80      	pop	{r7, pc}

0800176a <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800176e:	2201      	movs	r2, #1
 8001770:	2102      	movs	r1, #2
 8001772:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001776:	f001 fb7f 	bl	8002e78 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 800177a:	2200      	movs	r2, #0
 800177c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001780:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001784:	f001 fb78 	bl	8002e78 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8001788:	2005      	movs	r0, #5
 800178a:	f000 fef9 	bl	8002580 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 800178e:	2201      	movs	r2, #1
 8001790:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001794:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001798:	f001 fb6e 	bl	8002e78 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800179c:	2005      	movs	r0, #5
 800179e:	f000 feef 	bl	8002580 <HAL_Delay>
  return 0;
 80017a2:	2300      	movs	r3, #0
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b088      	sub	sp, #32
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	460b      	mov	r3, r1
 80017b2:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 80017b4:	2300      	movs	r3, #0
 80017b6:	777b      	strb	r3, [r7, #29]
  uint8_t char_00 = 0x00;
 80017b8:	2300      	movs	r3, #0
 80017ba:	75fb      	strb	r3, [r7, #23]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 80017bc:	4a32      	ldr	r2, [pc, #200]	; (8001888 <HCI_TL_SPI_Receive+0xe0>)
 80017be:	f107 0310 	add.w	r3, r7, #16
 80017c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017c6:	6018      	str	r0, [r3, #0]
 80017c8:	3304      	adds	r3, #4
 80017ca:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  HCI_TL_SPI_Disable_IRQ();
 80017cc:	f7ff ff65 	bl	800169a <HCI_TL_SPI_Disable_IRQ>

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80017d0:	2200      	movs	r2, #0
 80017d2:	2102      	movs	r1, #2
 80017d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017d8:	f001 fb4e 	bl	8002e78 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80017dc:	f107 0108 	add.w	r1, r7, #8
 80017e0:	f107 0310 	add.w	r3, r7, #16
 80017e4:	2205      	movs	r2, #5
 80017e6:	4618      	mov	r0, r3
 80017e8:	f000 fccc 	bl	8002184 <BSP_SPI1_SendRecv>

  /* device is ready */
  byte_count = (header_slave[4] << 8)| header_slave[3];
 80017ec:	7b3b      	ldrb	r3, [r7, #12]
 80017ee:	021b      	lsls	r3, r3, #8
 80017f0:	b21a      	sxth	r2, r3
 80017f2:	7afb      	ldrb	r3, [r7, #11]
 80017f4:	b21b      	sxth	r3, r3
 80017f6:	4313      	orrs	r3, r2
 80017f8:	b21b      	sxth	r3, r3
 80017fa:	83fb      	strh	r3, [r7, #30]

  if(byte_count > 0)
 80017fc:	8bfb      	ldrh	r3, [r7, #30]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d01e      	beq.n	8001840 <HCI_TL_SPI_Receive+0x98>
  {

    /* avoid to read more data than the size of the buffer */
    if (byte_count > size)
 8001802:	8bfa      	ldrh	r2, [r7, #30]
 8001804:	887b      	ldrh	r3, [r7, #2]
 8001806:	429a      	cmp	r2, r3
 8001808:	d901      	bls.n	800180e <HCI_TL_SPI_Receive+0x66>
    {
      byte_count = size;
 800180a:	887b      	ldrh	r3, [r7, #2]
 800180c:	83fb      	strh	r3, [r7, #30]
    }

    for(len = 0; len < byte_count; len++)
 800180e:	2300      	movs	r3, #0
 8001810:	777b      	strb	r3, [r7, #29]
 8001812:	e010      	b.n	8001836 <HCI_TL_SPI_Receive+0x8e>
    {
      BSP_SPI1_SendRecv(&char_00, (uint8_t*)&read_char, 1);
 8001814:	f107 0116 	add.w	r1, r7, #22
 8001818:	f107 0317 	add.w	r3, r7, #23
 800181c:	2201      	movs	r2, #1
 800181e:	4618      	mov	r0, r3
 8001820:	f000 fcb0 	bl	8002184 <BSP_SPI1_SendRecv>
      buffer[len] = read_char;
 8001824:	7f7b      	ldrb	r3, [r7, #29]
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	4413      	add	r3, r2
 800182a:	7dba      	ldrb	r2, [r7, #22]
 800182c:	b2d2      	uxtb	r2, r2
 800182e:	701a      	strb	r2, [r3, #0]
    for(len = 0; len < byte_count; len++)
 8001830:	7f7b      	ldrb	r3, [r7, #29]
 8001832:	3301      	adds	r3, #1
 8001834:	777b      	strb	r3, [r7, #29]
 8001836:	7f7b      	ldrb	r3, [r7, #29]
 8001838:	b29b      	uxth	r3, r3
 800183a:	8bfa      	ldrh	r2, [r7, #30]
 800183c:	429a      	cmp	r2, r3
 800183e:	d8e9      	bhi.n	8001814 <HCI_TL_SPI_Receive+0x6c>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  uint32_t tickstart = HAL_GetTick();
 8001840:	f000 fe92 	bl	8002568 <HAL_GetTick>
 8001844:	61b8      	str	r0, [r7, #24]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8001846:	e007      	b.n	8001858 <HCI_TL_SPI_Receive+0xb0>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 8001848:	2101      	movs	r1, #1
 800184a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800184e:	f001 fafb 	bl	8002e48 <HAL_GPIO_ReadPin>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d008      	beq.n	800186a <HCI_TL_SPI_Receive+0xc2>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8001858:	f000 fe86 	bl	8002568 <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001866:	d3ef      	bcc.n	8001848 <HCI_TL_SPI_Receive+0xa0>
 8001868:	e000      	b.n	800186c <HCI_TL_SPI_Receive+0xc4>
      break;
 800186a:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 800186c:	f7ff ff0e 	bl	800168c <HCI_TL_SPI_Enable_IRQ>

  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001870:	2201      	movs	r2, #1
 8001872:	2102      	movs	r1, #2
 8001874:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001878:	f001 fafe 	bl	8002e78 <HAL_GPIO_WritePin>

  return len;
 800187c:	7f7b      	ldrb	r3, [r7, #29]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3720      	adds	r7, #32
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	08009c1c 	.word	0x08009c1c

0800188c <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b08a      	sub	sp, #40	; 0x28
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	460b      	mov	r3, r1
 8001896:	807b      	strh	r3, [r7, #2]
  int32_t result;
  uint16_t rx_bytes;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8001898:	4a41      	ldr	r2, [pc, #260]	; (80019a0 <HCI_TL_SPI_Send+0x114>)
 800189a:	f107 0314 	add.w	r3, r7, #20
 800189e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018a2:	6018      	str	r0, [r3, #0]
 80018a4:	3304      	adds	r3, #4
 80018a6:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 80018a8:	f000 fe5e 	bl	8002568 <HAL_GetTick>
 80018ac:	6238      	str	r0, [r7, #32]

  HCI_TL_SPI_Disable_IRQ();
 80018ae:	f7ff fef4 	bl	800169a <HCI_TL_SPI_Disable_IRQ>

  do
  {
    uint32_t tickstart_data_available = HAL_GetTick();
 80018b2:	f000 fe59 	bl	8002568 <HAL_GetTick>
 80018b6:	61f8      	str	r0, [r7, #28]

    result = 0;
 80018b8:	2300      	movs	r3, #0
 80018ba:	627b      	str	r3, [r7, #36]	; 0x24

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80018bc:	2200      	movs	r2, #0
 80018be:	2102      	movs	r1, #2
 80018c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018c4:	f001 fad8 	bl	8002e78 <HAL_GPIO_WritePin>

    /*
     * Wait until BlueNRG-2 is ready.
     * When ready it will raise the IRQ pin.
     */
    while(!IsDataAvailable())
 80018c8:	e00a      	b.n	80018e0 <HCI_TL_SPI_Send+0x54>
    {
      if((HAL_GetTick() - tickstart_data_available) > TIMEOUT_DURATION)
 80018ca:	f000 fe4d 	bl	8002568 <HAL_GetTick>
 80018ce:	4602      	mov	r2, r0
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	2b64      	cmp	r3, #100	; 0x64
 80018d6:	d903      	bls.n	80018e0 <HCI_TL_SPI_Send+0x54>
      {
        result = -3;
 80018d8:	f06f 0302 	mvn.w	r3, #2
 80018dc:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80018de:	e004      	b.n	80018ea <HCI_TL_SPI_Send+0x5e>
    while(!IsDataAvailable())
 80018e0:	f000 f862 	bl	80019a8 <IsDataAvailable>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d0ef      	beq.n	80018ca <HCI_TL_SPI_Send+0x3e>
      }
    }
    if(result == -3)
 80018ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ec:	f113 0f03 	cmn.w	r3, #3
 80018f0:	d106      	bne.n	8001900 <HCI_TL_SPI_Send+0x74>
    {
      /* The break causes the exiting from the "while", so the CS line must be released */
      HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80018f2:	2201      	movs	r2, #1
 80018f4:	2102      	movs	r1, #2
 80018f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018fa:	f001 fabd 	bl	8002e78 <HAL_GPIO_WritePin>
      break;
 80018fe:	e031      	b.n	8001964 <HCI_TL_SPI_Send+0xd8>
    }

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8001900:	f107 010c 	add.w	r1, r7, #12
 8001904:	f107 0314 	add.w	r3, r7, #20
 8001908:	2205      	movs	r2, #5
 800190a:	4618      	mov	r0, r3
 800190c:	f000 fc3a 	bl	8002184 <BSP_SPI1_SendRecv>

    rx_bytes = (((uint16_t)header_slave[2])<<8) | ((uint16_t)header_slave[1]);
 8001910:	7bbb      	ldrb	r3, [r7, #14]
 8001912:	021b      	lsls	r3, r3, #8
 8001914:	b21a      	sxth	r2, r3
 8001916:	7b7b      	ldrb	r3, [r7, #13]
 8001918:	b21b      	sxth	r3, r3
 800191a:	4313      	orrs	r3, r2
 800191c:	b21b      	sxth	r3, r3
 800191e:	837b      	strh	r3, [r7, #26]

    if(rx_bytes >= size)
 8001920:	8b7a      	ldrh	r2, [r7, #26]
 8001922:	887b      	ldrh	r3, [r7, #2]
 8001924:	429a      	cmp	r2, r3
 8001926:	d306      	bcc.n	8001936 <HCI_TL_SPI_Send+0xaa>
    {
      /* Buffer is big enough */
      BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 8001928:	887b      	ldrh	r3, [r7, #2]
 800192a:	461a      	mov	r2, r3
 800192c:	491d      	ldr	r1, [pc, #116]	; (80019a4 <HCI_TL_SPI_Send+0x118>)
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f000 fc28 	bl	8002184 <BSP_SPI1_SendRecv>
 8001934:	e002      	b.n	800193c <HCI_TL_SPI_Send+0xb0>
    }
    else
    {
      /* Buffer is too small */
      result = -2;
 8001936:	f06f 0301 	mvn.w	r3, #1
 800193a:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800193c:	2201      	movs	r2, #1
 800193e:	2102      	movs	r1, #2
 8001940:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001944:	f001 fa98 	bl	8002e78 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8001948:	f000 fe0e 	bl	8002568 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	6a3b      	ldr	r3, [r7, #32]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	2b64      	cmp	r3, #100	; 0x64
 8001954:	d903      	bls.n	800195e <HCI_TL_SPI_Send+0xd2>
    {
      result = -3;
 8001956:	f06f 0302 	mvn.w	r3, #2
 800195a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800195c:	e002      	b.n	8001964 <HCI_TL_SPI_Send+0xd8>
    }
  } while(result < 0);
 800195e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001960:	2b00      	cmp	r3, #0
 8001962:	dba6      	blt.n	80018b2 <HCI_TL_SPI_Send+0x26>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  tickstart = HAL_GetTick();
 8001964:	f000 fe00 	bl	8002568 <HAL_GetTick>
 8001968:	6238      	str	r0, [r7, #32]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 800196a:	e007      	b.n	800197c <HCI_TL_SPI_Send+0xf0>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 800196c:	2101      	movs	r1, #1
 800196e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001972:	f001 fa69 	bl	8002e48 <HAL_GPIO_ReadPin>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d008      	beq.n	800198e <HCI_TL_SPI_Send+0x102>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 800197c:	f000 fdf4 	bl	8002568 <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	6a3b      	ldr	r3, [r7, #32]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800198a:	d3ef      	bcc.n	800196c <HCI_TL_SPI_Send+0xe0>
 800198c:	e000      	b.n	8001990 <HCI_TL_SPI_Send+0x104>
      break;
 800198e:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 8001990:	f7ff fe7c 	bl	800168c <HCI_TL_SPI_Enable_IRQ>

  return result;
 8001994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001996:	4618      	mov	r0, r3
 8001998:	3728      	adds	r7, #40	; 0x28
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	08009c24 	.word	0x08009c24
 80019a4:	20000168 	.word	0x20000168

080019a8 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 80019ac:	2101      	movs	r1, #1
 80019ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019b2:	f001 fa49 	bl	8002e48 <HAL_GPIO_ReadPin>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	bf0c      	ite	eq
 80019bc:	2301      	moveq	r3, #1
 80019be:	2300      	movne	r3, #0
 80019c0:	b2db      	uxtb	r3, r3
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	bd80      	pop	{r7, pc}
	...

080019c8 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b088      	sub	sp, #32
 80019cc:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 80019ce:	4b13      	ldr	r3, [pc, #76]	; (8001a1c <hci_tl_lowlevel_init+0x54>)
 80019d0:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 80019d2:	4b13      	ldr	r3, [pc, #76]	; (8001a20 <hci_tl_lowlevel_init+0x58>)
 80019d4:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 80019d6:	4b13      	ldr	r3, [pc, #76]	; (8001a24 <hci_tl_lowlevel_init+0x5c>)
 80019d8:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 80019da:	4b13      	ldr	r3, [pc, #76]	; (8001a28 <hci_tl_lowlevel_init+0x60>)
 80019dc:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 80019de:	4b13      	ldr	r3, [pc, #76]	; (8001a2c <hci_tl_lowlevel_init+0x64>)
 80019e0:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 80019e2:	4b13      	ldr	r3, [pc, #76]	; (8001a30 <hci_tl_lowlevel_init+0x68>)
 80019e4:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	4618      	mov	r0, r3
 80019ea:	f006 fbf3 	bl	80081d4 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 80019ee:	f04f 51b0 	mov.w	r1, #369098752	; 0x16000000
 80019f2:	4810      	ldr	r0, [pc, #64]	; (8001a34 <hci_tl_lowlevel_init+0x6c>)
 80019f4:	f000 ff45 	bl	8002882 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 80019f8:	4a0f      	ldr	r2, [pc, #60]	; (8001a38 <hci_tl_lowlevel_init+0x70>)
 80019fa:	2100      	movs	r1, #0
 80019fc:	480d      	ldr	r0, [pc, #52]	; (8001a34 <hci_tl_lowlevel_init+0x6c>)
 80019fe:	f000 ff26 	bl	800284e <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001a02:	2200      	movs	r2, #0
 8001a04:	2100      	movs	r1, #0
 8001a06:	2006      	movs	r0, #6
 8001a08:	f000 fedd 	bl	80027c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001a0c:	2006      	movs	r0, #6
 8001a0e:	f000 fef6 	bl	80027fe <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8001a12:	bf00      	nop
 8001a14:	3720      	adds	r7, #32
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	080016a9 	.word	0x080016a9
 8001a20:	08001741 	.word	0x08001741
 8001a24:	0800188d 	.word	0x0800188d
 8001a28:	080017a9 	.word	0x080017a9
 8001a2c:	0800176b 	.word	0x0800176b
 8001a30:	080021c5 	.word	0x080021c5
 8001a34:	20000160 	.word	0x20000160
 8001a38:	08001a3d 	.word	0x08001a3d

08001a3c <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8001a40:	e005      	b.n	8001a4e <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 8001a42:	2000      	movs	r0, #0
 8001a44:	f006 fd2a 	bl	800849c <hci_notify_asynch_evt>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d105      	bne.n	8001a5a <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 8001a4e:	f7ff ffab 	bl	80019a8 <IsDataAvailable>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d1f4      	bne.n	8001a42 <hci_tl_lowlevel_isr+0x6>
 8001a58:	e000      	b.n	8001a5c <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8001a5a:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <main>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);


int main(void)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	af00      	add	r7, sp, #0

  HAL_Init();
 8001a62:	f000 fd11 	bl	8002488 <HAL_Init>
  SystemClock_Config();
 8001a66:	f000 f80a 	bl	8001a7e <SystemClock_Config>

  MX_GPIO_Init();
 8001a6a:	f000 f859 	bl	8001b20 <MX_GPIO_Init>
  MX_BlueNRG_2_Init();
 8001a6e:	f7fe fda7 	bl	80005c0 <MX_BlueNRG_2_Init>

  BSP_LED_On(LED2);
 8001a72:	2000      	movs	r0, #0
 8001a74:	f000 f944 	bl	8001d00 <BSP_LED_On>

  while (1)
  {
    MX_BlueNRG_2_Process();
 8001a78:	f7fe fdca 	bl	8000610 <MX_BlueNRG_2_Process>
 8001a7c:	e7fc      	b.n	8001a78 <main+0x1a>

08001a7e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b096      	sub	sp, #88	; 0x58
 8001a82:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a84:	f107 0314 	add.w	r3, r7, #20
 8001a88:	2244      	movs	r2, #68	; 0x44
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f007 f86f 	bl	8008b70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a92:	463b      	mov	r3, r7
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	605a      	str	r2, [r3, #4]
 8001a9a:	609a      	str	r2, [r3, #8]
 8001a9c:	60da      	str	r2, [r3, #12]
 8001a9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001aa0:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001aa4:	f001 fa0e 	bl	8002ec4 <HAL_PWREx_ControlVoltageScaling>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001aae:	f000 f8ad 	bl	8001c0c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ab6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001abc:	2310      	movs	r3, #16
 8001abe:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ac0:	2302      	movs	r3, #2
 8001ac2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001acc:	2308      	movs	r3, #8
 8001ace:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001ad0:	2307      	movs	r3, #7
 8001ad2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001ad8:	2302      	movs	r3, #2
 8001ada:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001adc:	f107 0314 	add.w	r3, r7, #20
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f001 fa45 	bl	8002f70 <HAL_RCC_OscConfig>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001aec:	f000 f88e 	bl	8001c0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001af0:	230f      	movs	r3, #15
 8001af2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001af4:	2303      	movs	r3, #3
 8001af6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001af8:	2300      	movs	r3, #0
 8001afa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001afc:	2300      	movs	r3, #0
 8001afe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b00:	2300      	movs	r3, #0
 8001b02:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001b04:	463b      	mov	r3, r7
 8001b06:	2103      	movs	r1, #3
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f001 fe19 	bl	8003740 <HAL_RCC_ClockConfig>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001b14:	f000 f87a 	bl	8001c0c <Error_Handler>
  }
}
 8001b18:	bf00      	nop
 8001b1a:	3758      	adds	r7, #88	; 0x58
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b08a      	sub	sp, #40	; 0x28
 8001b24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b26:	f107 0314 	add.w	r3, r7, #20
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	601a      	str	r2, [r3, #0]
 8001b2e:	605a      	str	r2, [r3, #4]
 8001b30:	609a      	str	r2, [r3, #8]
 8001b32:	60da      	str	r2, [r3, #12]
 8001b34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b36:	4b34      	ldr	r3, [pc, #208]	; (8001c08 <MX_GPIO_Init+0xe8>)
 8001b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b3a:	4a33      	ldr	r2, [pc, #204]	; (8001c08 <MX_GPIO_Init+0xe8>)
 8001b3c:	f043 0304 	orr.w	r3, r3, #4
 8001b40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b42:	4b31      	ldr	r3, [pc, #196]	; (8001c08 <MX_GPIO_Init+0xe8>)
 8001b44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b46:	f003 0304 	and.w	r3, r3, #4
 8001b4a:	613b      	str	r3, [r7, #16]
 8001b4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b4e:	4b2e      	ldr	r3, [pc, #184]	; (8001c08 <MX_GPIO_Init+0xe8>)
 8001b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b52:	4a2d      	ldr	r2, [pc, #180]	; (8001c08 <MX_GPIO_Init+0xe8>)
 8001b54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b5a:	4b2b      	ldr	r3, [pc, #172]	; (8001c08 <MX_GPIO_Init+0xe8>)
 8001b5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b66:	4b28      	ldr	r3, [pc, #160]	; (8001c08 <MX_GPIO_Init+0xe8>)
 8001b68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b6a:	4a27      	ldr	r2, [pc, #156]	; (8001c08 <MX_GPIO_Init+0xe8>)
 8001b6c:	f043 0301 	orr.w	r3, r3, #1
 8001b70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b72:	4b25      	ldr	r3, [pc, #148]	; (8001c08 <MX_GPIO_Init+0xe8>)
 8001b74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b76:	f003 0301 	and.w	r3, r3, #1
 8001b7a:	60bb      	str	r3, [r7, #8]
 8001b7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b7e:	4b22      	ldr	r3, [pc, #136]	; (8001c08 <MX_GPIO_Init+0xe8>)
 8001b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b82:	4a21      	ldr	r2, [pc, #132]	; (8001c08 <MX_GPIO_Init+0xe8>)
 8001b84:	f043 0302 	orr.w	r3, r3, #2
 8001b88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b8a:	4b1f      	ldr	r3, [pc, #124]	; (8001c08 <MX_GPIO_Init+0xe8>)
 8001b8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b8e:	f003 0302 	and.w	r3, r3, #2
 8001b92:	607b      	str	r3, [r7, #4]
 8001b94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_8, GPIO_PIN_RESET);
 8001b96:	2200      	movs	r2, #0
 8001b98:	f44f 7181 	mov.w	r1, #258	; 0x102
 8001b9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ba0:	f001 f96a 	bl	8002e78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ba8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001bac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb2:	f107 0314 	add.w	r3, r7, #20
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bbc:	f000 fea6 	bl	800290c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8;
 8001bc0:	f44f 7381 	mov.w	r3, #258	; 0x102
 8001bc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd2:	f107 0314 	add.w	r3, r7, #20
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bdc:	f000 fe96 	bl	800290c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001be0:	2200      	movs	r2, #0
 8001be2:	2100      	movs	r1, #0
 8001be4:	2006      	movs	r0, #6
 8001be6:	f000 fdee 	bl	80027c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001bea:	2006      	movs	r0, #6
 8001bec:	f000 fe07 	bl	80027fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	2028      	movs	r0, #40	; 0x28
 8001bf6:	f000 fde6 	bl	80027c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001bfa:	2028      	movs	r0, #40	; 0x28
 8001bfc:	f000 fdff 	bl	80027fe <HAL_NVIC_EnableIRQ>

}
 8001c00:	bf00      	nop
 8001c02:	3728      	adds	r7, #40	; 0x28
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40021000 	.word	0x40021000

08001c0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c10:	b672      	cpsid	i
}
 8001c12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c14:	e7fe      	b.n	8001c14 <Error_Handler+0x8>
	...

08001c18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c1e:	4b0f      	ldr	r3, [pc, #60]	; (8001c5c <HAL_MspInit+0x44>)
 8001c20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c22:	4a0e      	ldr	r2, [pc, #56]	; (8001c5c <HAL_MspInit+0x44>)
 8001c24:	f043 0301 	orr.w	r3, r3, #1
 8001c28:	6613      	str	r3, [r2, #96]	; 0x60
 8001c2a:	4b0c      	ldr	r3, [pc, #48]	; (8001c5c <HAL_MspInit+0x44>)
 8001c2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c2e:	f003 0301 	and.w	r3, r3, #1
 8001c32:	607b      	str	r3, [r7, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c36:	4b09      	ldr	r3, [pc, #36]	; (8001c5c <HAL_MspInit+0x44>)
 8001c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c3a:	4a08      	ldr	r2, [pc, #32]	; (8001c5c <HAL_MspInit+0x44>)
 8001c3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c40:	6593      	str	r3, [r2, #88]	; 0x58
 8001c42:	4b06      	ldr	r3, [pc, #24]	; (8001c5c <HAL_MspInit+0x44>)
 8001c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c4a:	603b      	str	r3, [r7, #0]
 8001c4c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c4e:	bf00      	nop
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	40021000 	.word	0x40021000

08001c60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c64:	e7fe      	b.n	8001c64 <NMI_Handler+0x4>

08001c66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c66:	b480      	push	{r7}
 8001c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c6a:	e7fe      	b.n	8001c6a <HardFault_Handler+0x4>

08001c6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c70:	e7fe      	b.n	8001c70 <MemManage_Handler+0x4>

08001c72 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c72:	b480      	push	{r7}
 8001c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c76:	e7fe      	b.n	8001c76 <BusFault_Handler+0x4>

08001c78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c7c:	e7fe      	b.n	8001c7c <UsageFault_Handler+0x4>

08001c7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c90:	bf00      	nop
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr

08001c9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c9e:	bf00      	nop
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cac:	f000 fc48 	bl	8002540 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cb0:	bf00      	nop
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8001cb8:	4802      	ldr	r0, [pc, #8]	; (8001cc4 <EXTI0_IRQHandler+0x10>)
 8001cba:	f000 fdf7 	bl	80028ac <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20000160 	.word	0x20000160

08001cc8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 8001ccc:	4802      	ldr	r0, [pc, #8]	; (8001cd8 <EXTI15_10_IRQHandler+0x10>)
 8001cce:	f000 fded 	bl	80028ac <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000024 	.word	0x20000024

08001cdc <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8001ce6:	79fb      	ldrb	r3, [r7, #7]
 8001ce8:	4a04      	ldr	r2, [pc, #16]	; (8001cfc <BSP_LED_Init+0x20>)
 8001cea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cee:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	08009c2c 	.word	0x08009c2c

08001d00 <BSP_LED_On>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	4603      	mov	r3, r0
 8001d08:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_SET);
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	4a06      	ldr	r2, [pc, #24]	; (8001d28 <BSP_LED_On+0x28>)
 8001d0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d12:	2120      	movs	r1, #32
 8001d14:	2201      	movs	r2, #1
 8001d16:	4618      	mov	r0, r3
 8001d18:	f001 f8ae 	bl	8002e78 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001d1c:	2300      	movs	r3, #0
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3708      	adds	r7, #8
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	2000001c 	.word	0x2000001c

08001d2c <BSP_LED_Off>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4603      	mov	r3, r0
 8001d34:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_RESET);
 8001d36:	79fb      	ldrb	r3, [r7, #7]
 8001d38:	4a06      	ldr	r2, [pc, #24]	; (8001d54 <BSP_LED_Off+0x28>)
 8001d3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d3e:	2120      	movs	r1, #32
 8001d40:	2200      	movs	r2, #0
 8001d42:	4618      	mov	r0, r3
 8001d44:	f001 f898 	bl	8002e78 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	2000001c 	.word	0x2000001c

08001d58 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b088      	sub	sp, #32
 8001d5c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d5e:	4b1c      	ldr	r3, [pc, #112]	; (8001dd0 <LED_USER_GPIO_Init+0x78>)
 8001d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d62:	4a1b      	ldr	r2, [pc, #108]	; (8001dd0 <LED_USER_GPIO_Init+0x78>)
 8001d64:	f043 0301 	orr.w	r3, r3, #1
 8001d68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d6a:	4b19      	ldr	r3, [pc, #100]	; (8001dd0 <LED_USER_GPIO_Init+0x78>)
 8001d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	60bb      	str	r3, [r7, #8]
 8001d74:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d76:	f107 030c 	add.w	r3, r7, #12
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	605a      	str	r2, [r3, #4]
 8001d80:	609a      	str	r2, [r3, #8]
 8001d82:	60da      	str	r2, [r3, #12]
 8001d84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d86:	4b12      	ldr	r3, [pc, #72]	; (8001dd0 <LED_USER_GPIO_Init+0x78>)
 8001d88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d8a:	4a11      	ldr	r2, [pc, #68]	; (8001dd0 <LED_USER_GPIO_Init+0x78>)
 8001d8c:	f043 0301 	orr.w	r3, r3, #1
 8001d90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d92:	4b0f      	ldr	r3, [pc, #60]	; (8001dd0 <LED_USER_GPIO_Init+0x78>)
 8001d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d96:	f003 0301 	and.w	r3, r3, #1
 8001d9a:	607b      	str	r3, [r7, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 8001d9e:	2200      	movs	r2, #0
 8001da0:	2120      	movs	r1, #32
 8001da2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001da6:	f001 f867 	bl	8002e78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 8001daa:	2320      	movs	r3, #32
 8001dac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dae:	2301      	movs	r3, #1
 8001db0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db2:	2300      	movs	r3, #0
 8001db4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db6:	2300      	movs	r3, #0
 8001db8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8001dba:	f107 030c 	add.w	r3, r7, #12
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dc4:	f000 fda2 	bl	800290c <HAL_GPIO_Init>

}
 8001dc8:	bf00      	nop
 8001dca:	3720      	adds	r7, #32
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40021000 	.word	0x40021000

08001dd4 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	460a      	mov	r2, r1
 8001dde:	71fb      	strb	r3, [r7, #7]
 8001de0:	4613      	mov	r3, r2
 8001de2:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001de4:	2300      	movs	r3, #0
 8001de6:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	4a1f      	ldr	r2, [pc, #124]	; (8001e68 <BSP_PB_Init+0x94>)
 8001dec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001df0:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 8001df2:	79bb      	ldrb	r3, [r7, #6]
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d132      	bne.n	8001e5e <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8001df8:	79fb      	ldrb	r3, [r7, #7]
 8001dfa:	00db      	lsls	r3, r3, #3
 8001dfc:	4a1b      	ldr	r2, [pc, #108]	; (8001e6c <BSP_PB_Init+0x98>)
 8001dfe:	441a      	add	r2, r3
 8001e00:	79fb      	ldrb	r3, [r7, #7]
 8001e02:	491b      	ldr	r1, [pc, #108]	; (8001e70 <BSP_PB_Init+0x9c>)
 8001e04:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001e08:	4619      	mov	r1, r3
 8001e0a:	4610      	mov	r0, r2
 8001e0c:	f000 fd39 	bl	8002882 <HAL_EXTI_GetHandle>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d003      	beq.n	8001e1e <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001e16:	f06f 0303 	mvn.w	r3, #3
 8001e1a:	60fb      	str	r3, [r7, #12]
 8001e1c:	e01f      	b.n	8001e5e <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8001e1e:	79fb      	ldrb	r3, [r7, #7]
 8001e20:	00db      	lsls	r3, r3, #3
 8001e22:	4a12      	ldr	r2, [pc, #72]	; (8001e6c <BSP_PB_Init+0x98>)
 8001e24:	1898      	adds	r0, r3, r2
 8001e26:	79fb      	ldrb	r3, [r7, #7]
 8001e28:	4a12      	ldr	r2, [pc, #72]	; (8001e74 <BSP_PB_Init+0xa0>)
 8001e2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	2100      	movs	r1, #0
 8001e32:	f000 fd0c 	bl	800284e <HAL_EXTI_RegisterCallback>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d003      	beq.n	8001e44 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001e3c:	f06f 0303 	mvn.w	r3, #3
 8001e40:	60fb      	str	r3, [r7, #12]
 8001e42:	e00c      	b.n	8001e5e <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001e44:	2028      	movs	r0, #40	; 0x28
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	4a0b      	ldr	r2, [pc, #44]	; (8001e78 <BSP_PB_Init+0xa4>)
 8001e4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	4619      	mov	r1, r3
 8001e52:	f000 fcb8 	bl	80027c6 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001e56:	2328      	movs	r3, #40	; 0x28
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f000 fcd0 	bl	80027fe <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3710      	adds	r7, #16
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	08009c30 	.word	0x08009c30
 8001e6c:	20000024 	.word	0x20000024
 8001e70:	08009c34 	.word	0x08009c34
 8001e74:	08009c38 	.word	0x08009c38
 8001e78:	08009c3c 	.word	0x08009c3c

08001e7c <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	4603      	mov	r3, r0
 8001e84:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8001e86:	79fb      	ldrb	r3, [r7, #7]
 8001e88:	4a09      	ldr	r2, [pc, #36]	; (8001eb0 <BSP_PB_GetState+0x34>)
 8001e8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e92:	4611      	mov	r1, r2
 8001e94:	4618      	mov	r0, r3
 8001e96:	f000 ffd7 	bl	8002e48 <HAL_GPIO_ReadPin>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	bf0c      	ite	eq
 8001ea0:	2301      	moveq	r3, #1
 8001ea2:	2300      	movne	r3, #0
 8001ea4:	b2db      	uxtb	r3, r3
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	20000020 	.word	0x20000020

08001eb4 <BSP_PB_Callback>:
 * @brief  BSP Push Button callback
 * @param  Button Specifies the pin connected EXTI line
 * @retval None.
 */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	4603      	mov	r3, r0
 8001ebc:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001ebe:	bf00      	nop
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr

08001eca <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001ece:	2000      	movs	r0, #0
 8001ed0:	f7ff fff0 	bl	8001eb4 <BSP_PB_Callback>
}
 8001ed4:	bf00      	nop
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b088      	sub	sp, #32
 8001edc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ede:	4b19      	ldr	r3, [pc, #100]	; (8001f44 <BUTTON_USER_GPIO_Init+0x6c>)
 8001ee0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ee2:	4a18      	ldr	r2, [pc, #96]	; (8001f44 <BUTTON_USER_GPIO_Init+0x6c>)
 8001ee4:	f043 0304 	orr.w	r3, r3, #4
 8001ee8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001eea:	4b16      	ldr	r3, [pc, #88]	; (8001f44 <BUTTON_USER_GPIO_Init+0x6c>)
 8001eec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eee:	f003 0304 	and.w	r3, r3, #4
 8001ef2:	60bb      	str	r3, [r7, #8]
 8001ef4:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef6:	f107 030c 	add.w	r3, r7, #12
 8001efa:	2200      	movs	r2, #0
 8001efc:	601a      	str	r2, [r3, #0]
 8001efe:	605a      	str	r2, [r3, #4]
 8001f00:	609a      	str	r2, [r3, #8]
 8001f02:	60da      	str	r2, [r3, #12]
 8001f04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f06:	4b0f      	ldr	r3, [pc, #60]	; (8001f44 <BUTTON_USER_GPIO_Init+0x6c>)
 8001f08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f0a:	4a0e      	ldr	r2, [pc, #56]	; (8001f44 <BUTTON_USER_GPIO_Init+0x6c>)
 8001f0c:	f043 0304 	orr.w	r3, r3, #4
 8001f10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f12:	4b0c      	ldr	r3, [pc, #48]	; (8001f44 <BUTTON_USER_GPIO_Init+0x6c>)
 8001f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f16:	f003 0304 	and.w	r3, r3, #4
 8001f1a:	607b      	str	r3, [r7, #4]
 8001f1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8001f1e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001f24:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001f28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8001f2e:	f107 030c 	add.w	r3, r7, #12
 8001f32:	4619      	mov	r1, r3
 8001f34:	4804      	ldr	r0, [pc, #16]	; (8001f48 <BUTTON_USER_GPIO_Init+0x70>)
 8001f36:	f000 fce9 	bl	800290c <HAL_GPIO_Init>

}
 8001f3a:	bf00      	nop
 8001f3c:	3720      	adds	r7, #32
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40021000 	.word	0x40021000
 8001f48:	48000800 	.word	0x48000800

08001f4c <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001f56:	2300      	movs	r3, #0
 8001f58:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d903      	bls.n	8001f68 <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001f60:	f06f 0301 	mvn.w	r3, #1
 8001f64:	60fb      	str	r3, [r7, #12]
 8001f66:	e025      	b.n	8001fb4 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8001f68:	79fb      	ldrb	r3, [r7, #7]
 8001f6a:	79fa      	ldrb	r2, [r7, #7]
 8001f6c:	4914      	ldr	r1, [pc, #80]	; (8001fc0 <BSP_COM_Init+0x74>)
 8001f6e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8001f72:	4814      	ldr	r0, [pc, #80]	; (8001fc4 <BSP_COM_Init+0x78>)
 8001f74:	4613      	mov	r3, r2
 8001f76:	015b      	lsls	r3, r3, #5
 8001f78:	4413      	add	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	4403      	add	r3, r0
 8001f7e:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART2_MspInit(&hcom_uart[COM]);
 8001f80:	79fa      	ldrb	r2, [r7, #7]
 8001f82:	4613      	mov	r3, r2
 8001f84:	015b      	lsls	r3, r3, #5
 8001f86:	4413      	add	r3, r2
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4a0e      	ldr	r2, [pc, #56]	; (8001fc4 <BSP_COM_Init+0x78>)
 8001f8c:	4413      	add	r3, r2
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f000 f86a 	bl	8002068 <USART2_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART2_UART_Init(&hcom_uart[COM]))
 8001f94:	79fa      	ldrb	r2, [r7, #7]
 8001f96:	4613      	mov	r3, r2
 8001f98:	015b      	lsls	r3, r3, #5
 8001f9a:	4413      	add	r3, r2
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	4a09      	ldr	r2, [pc, #36]	; (8001fc4 <BSP_COM_Init+0x78>)
 8001fa0:	4413      	add	r3, r2
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f000 f810 	bl	8001fc8 <MX_USART2_UART_Init>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d002      	beq.n	8001fb4 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001fae:	f06f 0303 	mvn.w	r3, #3
 8001fb2:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	2000002c 	.word	0x2000002c
 8001fc4:	20000268 	.word	0x20000268

08001fc8 <MX_USART2_UART_Init>:
 */

/* USART2 init function */

__weak HAL_StatusTypeDef MX_USART2_UART_Init(UART_HandleTypeDef* huart)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART2;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a15      	ldr	r2, [pc, #84]	; (800202c <MX_USART2_UART_Init+0x64>)
 8001fd8:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fe0:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	220c      	movs	r2, #12
 8001ff8:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	621a      	str	r2, [r3, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2200      	movs	r2, #0
 8002010:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(huart) != HAL_OK)
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f002 fe88 	bl	8004d28 <HAL_UART_Init>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <MX_USART2_UART_Init+0x5a>
  {
    ret = HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002022:	7bfb      	ldrb	r3, [r7, #15]
}
 8002024:	4618      	mov	r0, r3
 8002026:	3710      	adds	r7, #16
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40004400 	.word	0x40004400

08002030 <__io_putchar>:
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
  return ch;
}
#else /* For GCC Toolchains */
int __io_putchar (int ch)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
 8002038:	4b09      	ldr	r3, [pc, #36]	; (8002060 <__io_putchar+0x30>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	461a      	mov	r2, r3
 800203e:	4613      	mov	r3, r2
 8002040:	015b      	lsls	r3, r3, #5
 8002042:	4413      	add	r3, r2
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	4a07      	ldr	r2, [pc, #28]	; (8002064 <__io_putchar+0x34>)
 8002048:	1898      	adds	r0, r3, r2
 800204a:	1d39      	adds	r1, r7, #4
 800204c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002050:	2201      	movs	r2, #1
 8002052:	f002 fec1 	bl	8004dd8 <HAL_UART_Transmit>
  return ch;
 8002056:	687b      	ldr	r3, [r7, #4]
}
 8002058:	4618      	mov	r0, r3
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	200002ec 	.word	0x200002ec
 8002064:	20000268 	.word	0x20000268

08002068 <USART2_MspInit>:
 * @param  huart USART2 handle
 * @retval None
 */

static void USART2_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b0ac      	sub	sp, #176	; 0xb0
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002070:	f107 0314 	add.w	r3, r7, #20
 8002074:	2288      	movs	r2, #136	; 0x88
 8002076:	2100      	movs	r1, #0
 8002078:	4618      	mov	r0, r3
 800207a:	f006 fd79 	bl	8008b70 <memset>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800207e:	2302      	movs	r3, #2
 8002080:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002082:	2300      	movs	r3, #0
 8002084:	653b      	str	r3, [r7, #80]	; 0x50
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8002086:	f107 0314 	add.w	r3, r7, #20
 800208a:	4618      	mov	r0, r3
 800208c:	f001 fd5e 	bl	8003b4c <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002090:	4b23      	ldr	r3, [pc, #140]	; (8002120 <USART2_MspInit+0xb8>)
 8002092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002094:	4a22      	ldr	r2, [pc, #136]	; (8002120 <USART2_MspInit+0xb8>)
 8002096:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800209a:	6593      	str	r3, [r2, #88]	; 0x58
 800209c:	4b20      	ldr	r3, [pc, #128]	; (8002120 <USART2_MspInit+0xb8>)
 800209e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a4:	613b      	str	r3, [r7, #16]
 80020a6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a8:	4b1d      	ldr	r3, [pc, #116]	; (8002120 <USART2_MspInit+0xb8>)
 80020aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020ac:	4a1c      	ldr	r2, [pc, #112]	; (8002120 <USART2_MspInit+0xb8>)
 80020ae:	f043 0301 	orr.w	r3, r3, #1
 80020b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020b4:	4b1a      	ldr	r3, [pc, #104]	; (8002120 <USART2_MspInit+0xb8>)
 80020b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020b8:	f003 0301 	and.w	r3, r3, #1
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = BUS_USART2_TX_GPIO_PIN;
 80020c0:	2304      	movs	r3, #4
 80020c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c6:	2302      	movs	r3, #2
 80020c8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020cc:	2300      	movs	r3, #0
 80020ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d2:	2303      	movs	r3, #3
 80020d4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_TX_GPIO_AF;
 80020d8:	2307      	movs	r3, #7
 80020da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(BUS_USART2_TX_GPIO_PORT, &GPIO_InitStruct);
 80020de:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80020e2:	4619      	mov	r1, r3
 80020e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020e8:	f000 fc10 	bl	800290c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART2_RX_GPIO_PIN;
 80020ec:	2308      	movs	r3, #8
 80020ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f2:	2302      	movs	r3, #2
 80020f4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f8:	2300      	movs	r3, #0
 80020fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020fe:	2303      	movs	r3, #3
 8002100:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_RX_GPIO_AF;
 8002104:	2307      	movs	r3, #7
 8002106:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(BUS_USART2_RX_GPIO_PORT, &GPIO_InitStruct);
 800210a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800210e:	4619      	mov	r1, r3
 8002110:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002114:	f000 fbfa 	bl	800290c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
}
 8002118:	bf00      	nop
 800211a:	37b0      	adds	r7, #176	; 0xb0
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	40021000 	.word	0x40021000

08002124 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800212a:	2300      	movs	r3, #0
 800212c:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 800212e:	4b12      	ldr	r3, [pc, #72]	; (8002178 <BSP_SPI1_Init+0x54>)
 8002130:	4a12      	ldr	r2, [pc, #72]	; (800217c <BSP_SPI1_Init+0x58>)
 8002132:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8002134:	4b12      	ldr	r3, [pc, #72]	; (8002180 <BSP_SPI1_Init+0x5c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	1c5a      	adds	r2, r3, #1
 800213a:	4911      	ldr	r1, [pc, #68]	; (8002180 <BSP_SPI1_Init+0x5c>)
 800213c:	600a      	str	r2, [r1, #0]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d114      	bne.n	800216c <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8002142:	480d      	ldr	r0, [pc, #52]	; (8002178 <BSP_SPI1_Init+0x54>)
 8002144:	f002 fc7e 	bl	8004a44 <HAL_SPI_GetState>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d10e      	bne.n	800216c <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 800214e:	480a      	ldr	r0, [pc, #40]	; (8002178 <BSP_SPI1_Init+0x54>)
 8002150:	f000 f882 	bl	8002258 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d108      	bne.n	800216c <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 800215a:	4807      	ldr	r0, [pc, #28]	; (8002178 <BSP_SPI1_Init+0x54>)
 800215c:	f000 f83a 	bl	80021d4 <MX_SPI1_Init>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d002      	beq.n	800216c <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8002166:	f06f 0307 	mvn.w	r3, #7
 800216a:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 800216c:	687b      	ldr	r3, [r7, #4]
}
 800216e:	4618      	mov	r0, r3
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	200002f0 	.word	0x200002f0
 800217c:	40013000 	.word	0x40013000
 8002180:	20000354 	.word	0x20000354

08002184 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b088      	sub	sp, #32
 8002188:	af02      	add	r7, sp, #8
 800218a:	60f8      	str	r0, [r7, #12]
 800218c:	60b9      	str	r1, [r7, #8]
 800218e:	4613      	mov	r3, r2
 8002190:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002192:	2300      	movs	r3, #0
 8002194:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8002196:	88fb      	ldrh	r3, [r7, #6]
 8002198:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800219c:	9200      	str	r2, [sp, #0]
 800219e:	68ba      	ldr	r2, [r7, #8]
 80021a0:	68f9      	ldr	r1, [r7, #12]
 80021a2:	4807      	ldr	r0, [pc, #28]	; (80021c0 <BSP_SPI1_SendRecv+0x3c>)
 80021a4:	f002 fa3b 	bl	800461e <HAL_SPI_TransmitReceive>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d002      	beq.n	80021b4 <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 80021ae:	f06f 0305 	mvn.w	r3, #5
 80021b2:	617b      	str	r3, [r7, #20]
  }
  return ret;
 80021b4:	697b      	ldr	r3, [r7, #20]
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3718      	adds	r7, #24
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	200002f0 	.word	0x200002f0

080021c4 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80021c8:	f000 f9ce 	bl	8002568 <HAL_GetTick>
 80021cc:	4603      	mov	r3, r0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	bd80      	pop	{r7, pc}
	...

080021d4 <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80021dc:	2300      	movs	r3, #0
 80021de:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	4a1c      	ldr	r2, [pc, #112]	; (8002254 <MX_SPI1_Init+0x80>)
 80021e4:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80021ec:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2200      	movs	r2, #0
 80021f2:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80021fa:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2201      	movs	r2, #1
 8002206:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800220e:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2228      	movs	r2, #40	; 0x28
 8002214:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 7;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2207      	movs	r2, #7
 800222c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2200      	movs	r2, #0
 8002238:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f002 f942 	bl	80044c4 <HAL_SPI_Init>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_SPI1_Init+0x76>
  {
    ret = HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800224a:	7bfb      	ldrb	r3, [r7, #15]
}
 800224c:	4618      	mov	r0, r3
 800224e:	3710      	adds	r7, #16
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	40013000 	.word	0x40013000

08002258 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b08a      	sub	sp, #40	; 0x28
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002260:	4b2c      	ldr	r3, [pc, #176]	; (8002314 <SPI1_MspInit+0xbc>)
 8002262:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002264:	4a2b      	ldr	r2, [pc, #172]	; (8002314 <SPI1_MspInit+0xbc>)
 8002266:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800226a:	6613      	str	r3, [r2, #96]	; 0x60
 800226c:	4b29      	ldr	r3, [pc, #164]	; (8002314 <SPI1_MspInit+0xbc>)
 800226e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002270:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002274:	613b      	str	r3, [r7, #16]
 8002276:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002278:	4b26      	ldr	r3, [pc, #152]	; (8002314 <SPI1_MspInit+0xbc>)
 800227a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800227c:	4a25      	ldr	r2, [pc, #148]	; (8002314 <SPI1_MspInit+0xbc>)
 800227e:	f043 0301 	orr.w	r3, r3, #1
 8002282:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002284:	4b23      	ldr	r3, [pc, #140]	; (8002314 <SPI1_MspInit+0xbc>)
 8002286:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002288:	f003 0301 	and.w	r3, r3, #1
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002290:	4b20      	ldr	r3, [pc, #128]	; (8002314 <SPI1_MspInit+0xbc>)
 8002292:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002294:	4a1f      	ldr	r2, [pc, #124]	; (8002314 <SPI1_MspInit+0xbc>)
 8002296:	f043 0302 	orr.w	r3, r3, #2
 800229a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800229c:	4b1d      	ldr	r3, [pc, #116]	; (8002314 <SPI1_MspInit+0xbc>)
 800229e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022a0:	f003 0302 	and.w	r3, r3, #2
 80022a4:	60bb      	str	r3, [r7, #8]
 80022a6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 80022a8:	2340      	movs	r3, #64	; 0x40
 80022aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ac:	2302      	movs	r3, #2
 80022ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b0:	2300      	movs	r3, #0
 80022b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022b4:	2303      	movs	r3, #3
 80022b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 80022b8:	2305      	movs	r3, #5
 80022ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 80022bc:	f107 0314 	add.w	r3, r7, #20
 80022c0:	4619      	mov	r1, r3
 80022c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022c6:	f000 fb21 	bl	800290c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 80022ca:	2380      	movs	r3, #128	; 0x80
 80022cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ce:	2302      	movs	r3, #2
 80022d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d2:	2300      	movs	r3, #0
 80022d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d6:	2303      	movs	r3, #3
 80022d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 80022da:	2305      	movs	r3, #5
 80022dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 80022de:	f107 0314 	add.w	r3, r7, #20
 80022e2:	4619      	mov	r1, r3
 80022e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022e8:	f000 fb10 	bl	800290c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 80022ec:	2308      	movs	r3, #8
 80022ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f0:	2302      	movs	r3, #2
 80022f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f4:	2300      	movs	r3, #0
 80022f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f8:	2303      	movs	r3, #3
 80022fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 80022fc:	2305      	movs	r3, #5
 80022fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8002300:	f107 0314 	add.w	r3, r7, #20
 8002304:	4619      	mov	r1, r3
 8002306:	4804      	ldr	r0, [pc, #16]	; (8002318 <SPI1_MspInit+0xc0>)
 8002308:	f000 fb00 	bl	800290c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 800230c:	bf00      	nop
 800230e:	3728      	adds	r7, #40	; 0x28
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	40021000 	.word	0x40021000
 8002318:	48000400 	.word	0x48000400

0800231c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b086      	sub	sp, #24
 8002320:	af00      	add	r7, sp, #0
 8002322:	60f8      	str	r0, [r7, #12]
 8002324:	60b9      	str	r1, [r7, #8]
 8002326:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002328:	2300      	movs	r3, #0
 800232a:	617b      	str	r3, [r7, #20]
 800232c:	e00a      	b.n	8002344 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800232e:	f3af 8000 	nop.w
 8002332:	4601      	mov	r1, r0
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	1c5a      	adds	r2, r3, #1
 8002338:	60ba      	str	r2, [r7, #8]
 800233a:	b2ca      	uxtb	r2, r1
 800233c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	3301      	adds	r3, #1
 8002342:	617b      	str	r3, [r7, #20]
 8002344:	697a      	ldr	r2, [r7, #20]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	429a      	cmp	r2, r3
 800234a:	dbf0      	blt.n	800232e <_read+0x12>
	}

return len;
 800234c:	687b      	ldr	r3, [r7, #4]
}
 800234e:	4618      	mov	r0, r3
 8002350:	3718      	adds	r7, #24
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002356:	b580      	push	{r7, lr}
 8002358:	b086      	sub	sp, #24
 800235a:	af00      	add	r7, sp, #0
 800235c:	60f8      	str	r0, [r7, #12]
 800235e:	60b9      	str	r1, [r7, #8]
 8002360:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002362:	2300      	movs	r3, #0
 8002364:	617b      	str	r3, [r7, #20]
 8002366:	e009      	b.n	800237c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	1c5a      	adds	r2, r3, #1
 800236c:	60ba      	str	r2, [r7, #8]
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	4618      	mov	r0, r3
 8002372:	f7ff fe5d 	bl	8002030 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	3301      	adds	r3, #1
 800237a:	617b      	str	r3, [r7, #20]
 800237c:	697a      	ldr	r2, [r7, #20]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	429a      	cmp	r2, r3
 8002382:	dbf1      	blt.n	8002368 <_write+0x12>
	}
	return len;
 8002384:	687b      	ldr	r3, [r7, #4]
}
 8002386:	4618      	mov	r0, r3
 8002388:	3718      	adds	r7, #24
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <_close>:

int _close(int file)
{
 800238e:	b480      	push	{r7}
 8002390:	b083      	sub	sp, #12
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
	return -1;
 8002396:	f04f 33ff 	mov.w	r3, #4294967295
}
 800239a:	4618      	mov	r0, r3
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr

080023a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023a6:	b480      	push	{r7}
 80023a8:	b083      	sub	sp, #12
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
 80023ae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023b6:	605a      	str	r2, [r3, #4]
	return 0;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	370c      	adds	r7, #12
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr

080023c6 <_isatty>:

int _isatty(int file)
{
 80023c6:	b480      	push	{r7}
 80023c8:	b083      	sub	sp, #12
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
	return 1;
 80023ce:	2301      	movs	r3, #1
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023dc:	b480      	push	{r7}
 80023de:	b085      	sub	sp, #20
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	60f8      	str	r0, [r7, #12]
 80023e4:	60b9      	str	r1, [r7, #8]
 80023e6:	607a      	str	r2, [r7, #4]
	return 0;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3714      	adds	r7, #20
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
	...

080023f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002400:	4a14      	ldr	r2, [pc, #80]	; (8002454 <_sbrk+0x5c>)
 8002402:	4b15      	ldr	r3, [pc, #84]	; (8002458 <_sbrk+0x60>)
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800240c:	4b13      	ldr	r3, [pc, #76]	; (800245c <_sbrk+0x64>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d102      	bne.n	800241a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002414:	4b11      	ldr	r3, [pc, #68]	; (800245c <_sbrk+0x64>)
 8002416:	4a12      	ldr	r2, [pc, #72]	; (8002460 <_sbrk+0x68>)
 8002418:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800241a:	4b10      	ldr	r3, [pc, #64]	; (800245c <_sbrk+0x64>)
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4413      	add	r3, r2
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	429a      	cmp	r2, r3
 8002426:	d207      	bcs.n	8002438 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002428:	f006 fbf0 	bl	8008c0c <__errno>
 800242c:	4603      	mov	r3, r0
 800242e:	220c      	movs	r2, #12
 8002430:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002432:	f04f 33ff 	mov.w	r3, #4294967295
 8002436:	e009      	b.n	800244c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002438:	4b08      	ldr	r3, [pc, #32]	; (800245c <_sbrk+0x64>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800243e:	4b07      	ldr	r3, [pc, #28]	; (800245c <_sbrk+0x64>)
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4413      	add	r3, r2
 8002446:	4a05      	ldr	r2, [pc, #20]	; (800245c <_sbrk+0x64>)
 8002448:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800244a:	68fb      	ldr	r3, [r7, #12]
}
 800244c:	4618      	mov	r0, r3
 800244e:	3718      	adds	r7, #24
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	20018000 	.word	0x20018000
 8002458:	00000400 	.word	0x00000400
 800245c:	20000358 	.word	0x20000358
 8002460:	20000a58 	.word	0x20000a58

08002464 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002468:	4b06      	ldr	r3, [pc, #24]	; (8002484 <SystemInit+0x20>)
 800246a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800246e:	4a05      	ldr	r2, [pc, #20]	; (8002484 <SystemInit+0x20>)
 8002470:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002474:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002478:	bf00      	nop
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	e000ed00 	.word	0xe000ed00

08002488 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800248e:	2300      	movs	r3, #0
 8002490:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002492:	4b0c      	ldr	r3, [pc, #48]	; (80024c4 <HAL_Init+0x3c>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a0b      	ldr	r2, [pc, #44]	; (80024c4 <HAL_Init+0x3c>)
 8002498:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800249c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800249e:	2003      	movs	r0, #3
 80024a0:	f000 f986 	bl	80027b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024a4:	2000      	movs	r0, #0
 80024a6:	f000 f80f 	bl	80024c8 <HAL_InitTick>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d002      	beq.n	80024b6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	71fb      	strb	r3, [r7, #7]
 80024b4:	e001      	b.n	80024ba <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024b6:	f7ff fbaf 	bl	8001c18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024ba:	79fb      	ldrb	r3, [r7, #7]
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3708      	adds	r7, #8
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	40022000 	.word	0x40022000

080024c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80024d0:	2300      	movs	r3, #0
 80024d2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80024d4:	4b17      	ldr	r3, [pc, #92]	; (8002534 <HAL_InitTick+0x6c>)
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d023      	beq.n	8002524 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80024dc:	4b16      	ldr	r3, [pc, #88]	; (8002538 <HAL_InitTick+0x70>)
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	4b14      	ldr	r3, [pc, #80]	; (8002534 <HAL_InitTick+0x6c>)
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	4619      	mov	r1, r3
 80024e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80024ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f2:	4618      	mov	r0, r3
 80024f4:	f000 f99f 	bl	8002836 <HAL_SYSTICK_Config>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d10f      	bne.n	800251e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2b0f      	cmp	r3, #15
 8002502:	d809      	bhi.n	8002518 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002504:	2200      	movs	r2, #0
 8002506:	6879      	ldr	r1, [r7, #4]
 8002508:	f04f 30ff 	mov.w	r0, #4294967295
 800250c:	f000 f95b 	bl	80027c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002510:	4a0a      	ldr	r2, [pc, #40]	; (800253c <HAL_InitTick+0x74>)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6013      	str	r3, [r2, #0]
 8002516:	e007      	b.n	8002528 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	73fb      	strb	r3, [r7, #15]
 800251c:	e004      	b.n	8002528 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	73fb      	strb	r3, [r7, #15]
 8002522:	e001      	b.n	8002528 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002528:	7bfb      	ldrb	r3, [r7, #15]
}
 800252a:	4618      	mov	r0, r3
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000038 	.word	0x20000038
 8002538:	20000030 	.word	0x20000030
 800253c:	20000034 	.word	0x20000034

08002540 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002544:	4b06      	ldr	r3, [pc, #24]	; (8002560 <HAL_IncTick+0x20>)
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	461a      	mov	r2, r3
 800254a:	4b06      	ldr	r3, [pc, #24]	; (8002564 <HAL_IncTick+0x24>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4413      	add	r3, r2
 8002550:	4a04      	ldr	r2, [pc, #16]	; (8002564 <HAL_IncTick+0x24>)
 8002552:	6013      	str	r3, [r2, #0]
}
 8002554:	bf00      	nop
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	20000038 	.word	0x20000038
 8002564:	2000035c 	.word	0x2000035c

08002568 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  return uwTick;
 800256c:	4b03      	ldr	r3, [pc, #12]	; (800257c <HAL_GetTick+0x14>)
 800256e:	681b      	ldr	r3, [r3, #0]
}
 8002570:	4618      	mov	r0, r3
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	2000035c 	.word	0x2000035c

08002580 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002588:	f7ff ffee 	bl	8002568 <HAL_GetTick>
 800258c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002598:	d005      	beq.n	80025a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800259a:	4b0a      	ldr	r3, [pc, #40]	; (80025c4 <HAL_Delay+0x44>)
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	461a      	mov	r2, r3
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	4413      	add	r3, r2
 80025a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025a6:	bf00      	nop
 80025a8:	f7ff ffde 	bl	8002568 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	68fa      	ldr	r2, [r7, #12]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d8f7      	bhi.n	80025a8 <HAL_Delay+0x28>
  {
  }
}
 80025b8:	bf00      	nop
 80025ba:	bf00      	nop
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	20000038 	.word	0x20000038

080025c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f003 0307 	and.w	r3, r3, #7
 80025d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025d8:	4b0c      	ldr	r3, [pc, #48]	; (800260c <__NVIC_SetPriorityGrouping+0x44>)
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025de:	68ba      	ldr	r2, [r7, #8]
 80025e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025e4:	4013      	ands	r3, r2
 80025e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025fa:	4a04      	ldr	r2, [pc, #16]	; (800260c <__NVIC_SetPriorityGrouping+0x44>)
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	60d3      	str	r3, [r2, #12]
}
 8002600:	bf00      	nop
 8002602:	3714      	adds	r7, #20
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr
 800260c:	e000ed00 	.word	0xe000ed00

08002610 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002614:	4b04      	ldr	r3, [pc, #16]	; (8002628 <__NVIC_GetPriorityGrouping+0x18>)
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	0a1b      	lsrs	r3, r3, #8
 800261a:	f003 0307 	and.w	r3, r3, #7
}
 800261e:	4618      	mov	r0, r3
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr
 8002628:	e000ed00 	.word	0xe000ed00

0800262c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	4603      	mov	r3, r0
 8002634:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263a:	2b00      	cmp	r3, #0
 800263c:	db0b      	blt.n	8002656 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800263e:	79fb      	ldrb	r3, [r7, #7]
 8002640:	f003 021f 	and.w	r2, r3, #31
 8002644:	4907      	ldr	r1, [pc, #28]	; (8002664 <__NVIC_EnableIRQ+0x38>)
 8002646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264a:	095b      	lsrs	r3, r3, #5
 800264c:	2001      	movs	r0, #1
 800264e:	fa00 f202 	lsl.w	r2, r0, r2
 8002652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002656:	bf00      	nop
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	e000e100 	.word	0xe000e100

08002668 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	4603      	mov	r3, r0
 8002670:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002676:	2b00      	cmp	r3, #0
 8002678:	db12      	blt.n	80026a0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800267a:	79fb      	ldrb	r3, [r7, #7]
 800267c:	f003 021f 	and.w	r2, r3, #31
 8002680:	490a      	ldr	r1, [pc, #40]	; (80026ac <__NVIC_DisableIRQ+0x44>)
 8002682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002686:	095b      	lsrs	r3, r3, #5
 8002688:	2001      	movs	r0, #1
 800268a:	fa00 f202 	lsl.w	r2, r0, r2
 800268e:	3320      	adds	r3, #32
 8002690:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002694:	f3bf 8f4f 	dsb	sy
}
 8002698:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800269a:	f3bf 8f6f 	isb	sy
}
 800269e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	e000e100 	.word	0xe000e100

080026b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	6039      	str	r1, [r7, #0]
 80026ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	db0a      	blt.n	80026da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	490c      	ldr	r1, [pc, #48]	; (80026fc <__NVIC_SetPriority+0x4c>)
 80026ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ce:	0112      	lsls	r2, r2, #4
 80026d0:	b2d2      	uxtb	r2, r2
 80026d2:	440b      	add	r3, r1
 80026d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026d8:	e00a      	b.n	80026f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	b2da      	uxtb	r2, r3
 80026de:	4908      	ldr	r1, [pc, #32]	; (8002700 <__NVIC_SetPriority+0x50>)
 80026e0:	79fb      	ldrb	r3, [r7, #7]
 80026e2:	f003 030f 	and.w	r3, r3, #15
 80026e6:	3b04      	subs	r3, #4
 80026e8:	0112      	lsls	r2, r2, #4
 80026ea:	b2d2      	uxtb	r2, r2
 80026ec:	440b      	add	r3, r1
 80026ee:	761a      	strb	r2, [r3, #24]
}
 80026f0:	bf00      	nop
 80026f2:	370c      	adds	r7, #12
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr
 80026fc:	e000e100 	.word	0xe000e100
 8002700:	e000ed00 	.word	0xe000ed00

08002704 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002704:	b480      	push	{r7}
 8002706:	b089      	sub	sp, #36	; 0x24
 8002708:	af00      	add	r7, sp, #0
 800270a:	60f8      	str	r0, [r7, #12]
 800270c:	60b9      	str	r1, [r7, #8]
 800270e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f003 0307 	and.w	r3, r3, #7
 8002716:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	f1c3 0307 	rsb	r3, r3, #7
 800271e:	2b04      	cmp	r3, #4
 8002720:	bf28      	it	cs
 8002722:	2304      	movcs	r3, #4
 8002724:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	3304      	adds	r3, #4
 800272a:	2b06      	cmp	r3, #6
 800272c:	d902      	bls.n	8002734 <NVIC_EncodePriority+0x30>
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	3b03      	subs	r3, #3
 8002732:	e000      	b.n	8002736 <NVIC_EncodePriority+0x32>
 8002734:	2300      	movs	r3, #0
 8002736:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002738:	f04f 32ff 	mov.w	r2, #4294967295
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	fa02 f303 	lsl.w	r3, r2, r3
 8002742:	43da      	mvns	r2, r3
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	401a      	ands	r2, r3
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800274c:	f04f 31ff 	mov.w	r1, #4294967295
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	fa01 f303 	lsl.w	r3, r1, r3
 8002756:	43d9      	mvns	r1, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800275c:	4313      	orrs	r3, r2
         );
}
 800275e:	4618      	mov	r0, r3
 8002760:	3724      	adds	r7, #36	; 0x24
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
	...

0800276c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	3b01      	subs	r3, #1
 8002778:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800277c:	d301      	bcc.n	8002782 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800277e:	2301      	movs	r3, #1
 8002780:	e00f      	b.n	80027a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002782:	4a0a      	ldr	r2, [pc, #40]	; (80027ac <SysTick_Config+0x40>)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	3b01      	subs	r3, #1
 8002788:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800278a:	210f      	movs	r1, #15
 800278c:	f04f 30ff 	mov.w	r0, #4294967295
 8002790:	f7ff ff8e 	bl	80026b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002794:	4b05      	ldr	r3, [pc, #20]	; (80027ac <SysTick_Config+0x40>)
 8002796:	2200      	movs	r2, #0
 8002798:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800279a:	4b04      	ldr	r3, [pc, #16]	; (80027ac <SysTick_Config+0x40>)
 800279c:	2207      	movs	r2, #7
 800279e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	e000e010 	.word	0xe000e010

080027b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f7ff ff05 	bl	80025c8 <__NVIC_SetPriorityGrouping>
}
 80027be:	bf00      	nop
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b086      	sub	sp, #24
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	4603      	mov	r3, r0
 80027ce:	60b9      	str	r1, [r7, #8]
 80027d0:	607a      	str	r2, [r7, #4]
 80027d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80027d4:	2300      	movs	r3, #0
 80027d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80027d8:	f7ff ff1a 	bl	8002610 <__NVIC_GetPriorityGrouping>
 80027dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027de:	687a      	ldr	r2, [r7, #4]
 80027e0:	68b9      	ldr	r1, [r7, #8]
 80027e2:	6978      	ldr	r0, [r7, #20]
 80027e4:	f7ff ff8e 	bl	8002704 <NVIC_EncodePriority>
 80027e8:	4602      	mov	r2, r0
 80027ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ee:	4611      	mov	r1, r2
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7ff ff5d 	bl	80026b0 <__NVIC_SetPriority>
}
 80027f6:	bf00      	nop
 80027f8:	3718      	adds	r7, #24
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027fe:	b580      	push	{r7, lr}
 8002800:	b082      	sub	sp, #8
 8002802:	af00      	add	r7, sp, #0
 8002804:	4603      	mov	r3, r0
 8002806:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff ff0d 	bl	800262c <__NVIC_EnableIRQ>
}
 8002812:	bf00      	nop
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800281a:	b580      	push	{r7, lr}
 800281c:	b082      	sub	sp, #8
 800281e:	af00      	add	r7, sp, #0
 8002820:	4603      	mov	r3, r0
 8002822:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002828:	4618      	mov	r0, r3
 800282a:	f7ff ff1d 	bl	8002668 <__NVIC_DisableIRQ>
}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b082      	sub	sp, #8
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f7ff ff94 	bl	800276c <SysTick_Config>
 8002844:	4603      	mov	r3, r0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800284e:	b480      	push	{r7}
 8002850:	b087      	sub	sp, #28
 8002852:	af00      	add	r7, sp, #0
 8002854:	60f8      	str	r0, [r7, #12]
 8002856:	460b      	mov	r3, r1
 8002858:	607a      	str	r2, [r7, #4]
 800285a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800285c:	2300      	movs	r3, #0
 800285e:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8002860:	7afb      	ldrb	r3, [r7, #11]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d103      	bne.n	800286e <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	605a      	str	r2, [r3, #4]
      break;
 800286c:	e002      	b.n	8002874 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	75fb      	strb	r3, [r7, #23]
      break;
 8002872:	bf00      	nop
  }

  return status;
 8002874:	7dfb      	ldrb	r3, [r7, #23]
}
 8002876:	4618      	mov	r0, r3
 8002878:	371c      	adds	r7, #28
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr

08002882 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8002882:	b480      	push	{r7}
 8002884:	b083      	sub	sp, #12
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
 800288a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d101      	bne.n	8002896 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e003      	b.n	800289e <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	683a      	ldr	r2, [r7, #0]
 800289a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800289c:	2300      	movs	r3, #0
  }
}
 800289e:	4618      	mov	r0, r3
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
	...

080028ac <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b086      	sub	sp, #24
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	0c1b      	lsrs	r3, r3, #16
 80028ba:	f003 0301 	and.w	r3, r3, #1
 80028be:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 031f 	and.w	r3, r3, #31
 80028c8:	2201      	movs	r2, #1
 80028ca:	fa02 f303 	lsl.w	r3, r2, r3
 80028ce:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	015a      	lsls	r2, r3, #5
 80028d4:	4b0c      	ldr	r3, [pc, #48]	; (8002908 <HAL_EXTI_IRQHandler+0x5c>)
 80028d6:	4413      	add	r3, r2
 80028d8:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	693a      	ldr	r2, [r7, #16]
 80028e0:	4013      	ands	r3, r2
 80028e2:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d009      	beq.n	80028fe <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	693a      	ldr	r2, [r7, #16]
 80028ee:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d002      	beq.n	80028fe <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	4798      	blx	r3
    }
  }
}
 80028fe:	bf00      	nop
 8002900:	3718      	adds	r7, #24
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	40010414 	.word	0x40010414

0800290c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800290c:	b480      	push	{r7}
 800290e:	b087      	sub	sp, #28
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002916:	2300      	movs	r3, #0
 8002918:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800291a:	e17f      	b.n	8002c1c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	2101      	movs	r1, #1
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	fa01 f303 	lsl.w	r3, r1, r3
 8002928:	4013      	ands	r3, r2
 800292a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2b00      	cmp	r3, #0
 8002930:	f000 8171 	beq.w	8002c16 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f003 0303 	and.w	r3, r3, #3
 800293c:	2b01      	cmp	r3, #1
 800293e:	d005      	beq.n	800294c <HAL_GPIO_Init+0x40>
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f003 0303 	and.w	r3, r3, #3
 8002948:	2b02      	cmp	r3, #2
 800294a:	d130      	bne.n	80029ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	005b      	lsls	r3, r3, #1
 8002956:	2203      	movs	r2, #3
 8002958:	fa02 f303 	lsl.w	r3, r2, r3
 800295c:	43db      	mvns	r3, r3
 800295e:	693a      	ldr	r2, [r7, #16]
 8002960:	4013      	ands	r3, r2
 8002962:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	68da      	ldr	r2, [r3, #12]
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	fa02 f303 	lsl.w	r3, r2, r3
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	4313      	orrs	r3, r2
 8002974:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	693a      	ldr	r2, [r7, #16]
 800297a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002982:	2201      	movs	r2, #1
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	43db      	mvns	r3, r3
 800298c:	693a      	ldr	r2, [r7, #16]
 800298e:	4013      	ands	r3, r2
 8002990:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	091b      	lsrs	r3, r3, #4
 8002998:	f003 0201 	and.w	r2, r3, #1
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	fa02 f303 	lsl.w	r3, r2, r3
 80029a2:	693a      	ldr	r2, [r7, #16]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	693a      	ldr	r2, [r7, #16]
 80029ac:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f003 0303 	and.w	r3, r3, #3
 80029b6:	2b03      	cmp	r3, #3
 80029b8:	d118      	bne.n	80029ec <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80029c0:	2201      	movs	r2, #1
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	fa02 f303 	lsl.w	r3, r2, r3
 80029c8:	43db      	mvns	r3, r3
 80029ca:	693a      	ldr	r2, [r7, #16]
 80029cc:	4013      	ands	r3, r2
 80029ce:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	08db      	lsrs	r3, r3, #3
 80029d6:	f003 0201 	and.w	r2, r3, #1
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	693a      	ldr	r2, [r7, #16]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f003 0303 	and.w	r3, r3, #3
 80029f4:	2b03      	cmp	r3, #3
 80029f6:	d017      	beq.n	8002a28 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	005b      	lsls	r3, r3, #1
 8002a02:	2203      	movs	r2, #3
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	43db      	mvns	r3, r3
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	005b      	lsls	r3, r3, #1
 8002a18:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1c:	693a      	ldr	r2, [r7, #16]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	693a      	ldr	r2, [r7, #16]
 8002a26:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f003 0303 	and.w	r3, r3, #3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d123      	bne.n	8002a7c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	08da      	lsrs	r2, r3, #3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	3208      	adds	r2, #8
 8002a3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a40:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	f003 0307 	and.w	r3, r3, #7
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	220f      	movs	r2, #15
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	43db      	mvns	r3, r3
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	4013      	ands	r3, r2
 8002a56:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	691a      	ldr	r2, [r3, #16]
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	f003 0307 	and.w	r3, r3, #7
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	fa02 f303 	lsl.w	r3, r2, r3
 8002a68:	693a      	ldr	r2, [r7, #16]
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	08da      	lsrs	r2, r3, #3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	3208      	adds	r2, #8
 8002a76:	6939      	ldr	r1, [r7, #16]
 8002a78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	2203      	movs	r2, #3
 8002a88:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8c:	43db      	mvns	r3, r3
 8002a8e:	693a      	ldr	r2, [r7, #16]
 8002a90:	4013      	ands	r3, r2
 8002a92:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f003 0203 	and.w	r2, r3, #3
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa4:	693a      	ldr	r2, [r7, #16]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f000 80ac 	beq.w	8002c16 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002abe:	4b5f      	ldr	r3, [pc, #380]	; (8002c3c <HAL_GPIO_Init+0x330>)
 8002ac0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ac2:	4a5e      	ldr	r2, [pc, #376]	; (8002c3c <HAL_GPIO_Init+0x330>)
 8002ac4:	f043 0301 	orr.w	r3, r3, #1
 8002ac8:	6613      	str	r3, [r2, #96]	; 0x60
 8002aca:	4b5c      	ldr	r3, [pc, #368]	; (8002c3c <HAL_GPIO_Init+0x330>)
 8002acc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ace:	f003 0301 	and.w	r3, r3, #1
 8002ad2:	60bb      	str	r3, [r7, #8]
 8002ad4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002ad6:	4a5a      	ldr	r2, [pc, #360]	; (8002c40 <HAL_GPIO_Init+0x334>)
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	089b      	lsrs	r3, r3, #2
 8002adc:	3302      	adds	r3, #2
 8002ade:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ae2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	f003 0303 	and.w	r3, r3, #3
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	220f      	movs	r2, #15
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	43db      	mvns	r3, r3
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	4013      	ands	r3, r2
 8002af8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002b00:	d025      	beq.n	8002b4e <HAL_GPIO_Init+0x242>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a4f      	ldr	r2, [pc, #316]	; (8002c44 <HAL_GPIO_Init+0x338>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d01f      	beq.n	8002b4a <HAL_GPIO_Init+0x23e>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a4e      	ldr	r2, [pc, #312]	; (8002c48 <HAL_GPIO_Init+0x33c>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d019      	beq.n	8002b46 <HAL_GPIO_Init+0x23a>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a4d      	ldr	r2, [pc, #308]	; (8002c4c <HAL_GPIO_Init+0x340>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d013      	beq.n	8002b42 <HAL_GPIO_Init+0x236>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a4c      	ldr	r2, [pc, #304]	; (8002c50 <HAL_GPIO_Init+0x344>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d00d      	beq.n	8002b3e <HAL_GPIO_Init+0x232>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a4b      	ldr	r2, [pc, #300]	; (8002c54 <HAL_GPIO_Init+0x348>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d007      	beq.n	8002b3a <HAL_GPIO_Init+0x22e>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a4a      	ldr	r2, [pc, #296]	; (8002c58 <HAL_GPIO_Init+0x34c>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d101      	bne.n	8002b36 <HAL_GPIO_Init+0x22a>
 8002b32:	2306      	movs	r3, #6
 8002b34:	e00c      	b.n	8002b50 <HAL_GPIO_Init+0x244>
 8002b36:	2307      	movs	r3, #7
 8002b38:	e00a      	b.n	8002b50 <HAL_GPIO_Init+0x244>
 8002b3a:	2305      	movs	r3, #5
 8002b3c:	e008      	b.n	8002b50 <HAL_GPIO_Init+0x244>
 8002b3e:	2304      	movs	r3, #4
 8002b40:	e006      	b.n	8002b50 <HAL_GPIO_Init+0x244>
 8002b42:	2303      	movs	r3, #3
 8002b44:	e004      	b.n	8002b50 <HAL_GPIO_Init+0x244>
 8002b46:	2302      	movs	r3, #2
 8002b48:	e002      	b.n	8002b50 <HAL_GPIO_Init+0x244>
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e000      	b.n	8002b50 <HAL_GPIO_Init+0x244>
 8002b4e:	2300      	movs	r3, #0
 8002b50:	697a      	ldr	r2, [r7, #20]
 8002b52:	f002 0203 	and.w	r2, r2, #3
 8002b56:	0092      	lsls	r2, r2, #2
 8002b58:	4093      	lsls	r3, r2
 8002b5a:	693a      	ldr	r2, [r7, #16]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b60:	4937      	ldr	r1, [pc, #220]	; (8002c40 <HAL_GPIO_Init+0x334>)
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	089b      	lsrs	r3, r3, #2
 8002b66:	3302      	adds	r3, #2
 8002b68:	693a      	ldr	r2, [r7, #16]
 8002b6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b6e:	4b3b      	ldr	r3, [pc, #236]	; (8002c5c <HAL_GPIO_Init+0x350>)
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	43db      	mvns	r3, r3
 8002b78:	693a      	ldr	r2, [r7, #16]
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d003      	beq.n	8002b92 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002b8a:	693a      	ldr	r2, [r7, #16]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b92:	4a32      	ldr	r2, [pc, #200]	; (8002c5c <HAL_GPIO_Init+0x350>)
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b98:	4b30      	ldr	r3, [pc, #192]	; (8002c5c <HAL_GPIO_Init+0x350>)
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	43db      	mvns	r3, r3
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d003      	beq.n	8002bbc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002bbc:	4a27      	ldr	r2, [pc, #156]	; (8002c5c <HAL_GPIO_Init+0x350>)
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002bc2:	4b26      	ldr	r3, [pc, #152]	; (8002c5c <HAL_GPIO_Init+0x350>)
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	43db      	mvns	r3, r3
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002be6:	4a1d      	ldr	r2, [pc, #116]	; (8002c5c <HAL_GPIO_Init+0x350>)
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002bec:	4b1b      	ldr	r3, [pc, #108]	; (8002c5c <HAL_GPIO_Init+0x350>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d003      	beq.n	8002c10 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002c08:	693a      	ldr	r2, [r7, #16]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002c10:	4a12      	ldr	r2, [pc, #72]	; (8002c5c <HAL_GPIO_Init+0x350>)
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	3301      	adds	r3, #1
 8002c1a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	fa22 f303 	lsr.w	r3, r2, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	f47f ae78 	bne.w	800291c <HAL_GPIO_Init+0x10>
  }
}
 8002c2c:	bf00      	nop
 8002c2e:	bf00      	nop
 8002c30:	371c      	adds	r7, #28
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	40021000 	.word	0x40021000
 8002c40:	40010000 	.word	0x40010000
 8002c44:	48000400 	.word	0x48000400
 8002c48:	48000800 	.word	0x48000800
 8002c4c:	48000c00 	.word	0x48000c00
 8002c50:	48001000 	.word	0x48001000
 8002c54:	48001400 	.word	0x48001400
 8002c58:	48001800 	.word	0x48001800
 8002c5c:	40010400 	.word	0x40010400

08002c60 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b087      	sub	sp, #28
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002c6e:	e0cd      	b.n	8002e0c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002c70:	2201      	movs	r2, #1
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	683a      	ldr	r2, [r7, #0]
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f000 80c0 	beq.w	8002e06 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002c86:	4a68      	ldr	r2, [pc, #416]	; (8002e28 <HAL_GPIO_DeInit+0x1c8>)
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	089b      	lsrs	r3, r3, #2
 8002c8c:	3302      	adds	r3, #2
 8002c8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c92:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	f003 0303 	and.w	r3, r3, #3
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	220f      	movs	r2, #15
 8002c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002cae:	d025      	beq.n	8002cfc <HAL_GPIO_DeInit+0x9c>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a5e      	ldr	r2, [pc, #376]	; (8002e2c <HAL_GPIO_DeInit+0x1cc>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d01f      	beq.n	8002cf8 <HAL_GPIO_DeInit+0x98>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4a5d      	ldr	r2, [pc, #372]	; (8002e30 <HAL_GPIO_DeInit+0x1d0>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d019      	beq.n	8002cf4 <HAL_GPIO_DeInit+0x94>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a5c      	ldr	r2, [pc, #368]	; (8002e34 <HAL_GPIO_DeInit+0x1d4>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d013      	beq.n	8002cf0 <HAL_GPIO_DeInit+0x90>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4a5b      	ldr	r2, [pc, #364]	; (8002e38 <HAL_GPIO_DeInit+0x1d8>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d00d      	beq.n	8002cec <HAL_GPIO_DeInit+0x8c>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	4a5a      	ldr	r2, [pc, #360]	; (8002e3c <HAL_GPIO_DeInit+0x1dc>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d007      	beq.n	8002ce8 <HAL_GPIO_DeInit+0x88>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4a59      	ldr	r2, [pc, #356]	; (8002e40 <HAL_GPIO_DeInit+0x1e0>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d101      	bne.n	8002ce4 <HAL_GPIO_DeInit+0x84>
 8002ce0:	2306      	movs	r3, #6
 8002ce2:	e00c      	b.n	8002cfe <HAL_GPIO_DeInit+0x9e>
 8002ce4:	2307      	movs	r3, #7
 8002ce6:	e00a      	b.n	8002cfe <HAL_GPIO_DeInit+0x9e>
 8002ce8:	2305      	movs	r3, #5
 8002cea:	e008      	b.n	8002cfe <HAL_GPIO_DeInit+0x9e>
 8002cec:	2304      	movs	r3, #4
 8002cee:	e006      	b.n	8002cfe <HAL_GPIO_DeInit+0x9e>
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	e004      	b.n	8002cfe <HAL_GPIO_DeInit+0x9e>
 8002cf4:	2302      	movs	r3, #2
 8002cf6:	e002      	b.n	8002cfe <HAL_GPIO_DeInit+0x9e>
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e000      	b.n	8002cfe <HAL_GPIO_DeInit+0x9e>
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	697a      	ldr	r2, [r7, #20]
 8002d00:	f002 0203 	and.w	r2, r2, #3
 8002d04:	0092      	lsls	r2, r2, #2
 8002d06:	4093      	lsls	r3, r2
 8002d08:	68fa      	ldr	r2, [r7, #12]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d132      	bne.n	8002d74 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002d0e:	4b4d      	ldr	r3, [pc, #308]	; (8002e44 <HAL_GPIO_DeInit+0x1e4>)
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	43db      	mvns	r3, r3
 8002d16:	494b      	ldr	r1, [pc, #300]	; (8002e44 <HAL_GPIO_DeInit+0x1e4>)
 8002d18:	4013      	ands	r3, r2
 8002d1a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002d1c:	4b49      	ldr	r3, [pc, #292]	; (8002e44 <HAL_GPIO_DeInit+0x1e4>)
 8002d1e:	685a      	ldr	r2, [r3, #4]
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	43db      	mvns	r3, r3
 8002d24:	4947      	ldr	r1, [pc, #284]	; (8002e44 <HAL_GPIO_DeInit+0x1e4>)
 8002d26:	4013      	ands	r3, r2
 8002d28:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002d2a:	4b46      	ldr	r3, [pc, #280]	; (8002e44 <HAL_GPIO_DeInit+0x1e4>)
 8002d2c:	68da      	ldr	r2, [r3, #12]
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	43db      	mvns	r3, r3
 8002d32:	4944      	ldr	r1, [pc, #272]	; (8002e44 <HAL_GPIO_DeInit+0x1e4>)
 8002d34:	4013      	ands	r3, r2
 8002d36:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002d38:	4b42      	ldr	r3, [pc, #264]	; (8002e44 <HAL_GPIO_DeInit+0x1e4>)
 8002d3a:	689a      	ldr	r2, [r3, #8]
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	43db      	mvns	r3, r3
 8002d40:	4940      	ldr	r1, [pc, #256]	; (8002e44 <HAL_GPIO_DeInit+0x1e4>)
 8002d42:	4013      	ands	r3, r2
 8002d44:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	f003 0303 	and.w	r3, r3, #3
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	220f      	movs	r2, #15
 8002d50:	fa02 f303 	lsl.w	r3, r2, r3
 8002d54:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002d56:	4a34      	ldr	r2, [pc, #208]	; (8002e28 <HAL_GPIO_DeInit+0x1c8>)
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	089b      	lsrs	r3, r3, #2
 8002d5c:	3302      	adds	r3, #2
 8002d5e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	43da      	mvns	r2, r3
 8002d66:	4830      	ldr	r0, [pc, #192]	; (8002e28 <HAL_GPIO_DeInit+0x1c8>)
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	089b      	lsrs	r3, r3, #2
 8002d6c:	400a      	ands	r2, r1
 8002d6e:	3302      	adds	r3, #2
 8002d70:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	005b      	lsls	r3, r3, #1
 8002d7c:	2103      	movs	r1, #3
 8002d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d82:	431a      	orrs	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	08da      	lsrs	r2, r3, #3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	3208      	adds	r2, #8
 8002d90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	f003 0307 	and.w	r3, r3, #7
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	220f      	movs	r2, #15
 8002d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002da2:	43db      	mvns	r3, r3
 8002da4:	697a      	ldr	r2, [r7, #20]
 8002da6:	08d2      	lsrs	r2, r2, #3
 8002da8:	4019      	ands	r1, r3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	3208      	adds	r2, #8
 8002dae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	689a      	ldr	r2, [r3, #8]
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	2103      	movs	r1, #3
 8002dbc:	fa01 f303 	lsl.w	r3, r1, r3
 8002dc0:	43db      	mvns	r3, r3
 8002dc2:	401a      	ands	r2, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	685a      	ldr	r2, [r3, #4]
 8002dcc:	2101      	movs	r1, #1
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8002dd4:	43db      	mvns	r3, r3
 8002dd6:	401a      	ands	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	68da      	ldr	r2, [r3, #12]
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	005b      	lsls	r3, r3, #1
 8002de4:	2103      	movs	r1, #3
 8002de6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dea:	43db      	mvns	r3, r3
 8002dec:	401a      	ands	r2, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002df6:	2101      	movs	r1, #1
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8002dfe:	43db      	mvns	r3, r3
 8002e00:	401a      	ands	r2, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	3301      	adds	r3, #1
 8002e0a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	fa22 f303 	lsr.w	r3, r2, r3
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f47f af2b 	bne.w	8002c70 <HAL_GPIO_DeInit+0x10>
  }
}
 8002e1a:	bf00      	nop
 8002e1c:	bf00      	nop
 8002e1e:	371c      	adds	r7, #28
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr
 8002e28:	40010000 	.word	0x40010000
 8002e2c:	48000400 	.word	0x48000400
 8002e30:	48000800 	.word	0x48000800
 8002e34:	48000c00 	.word	0x48000c00
 8002e38:	48001000 	.word	0x48001000
 8002e3c:	48001400 	.word	0x48001400
 8002e40:	48001800 	.word	0x48001800
 8002e44:	40010400 	.word	0x40010400

08002e48 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	460b      	mov	r3, r1
 8002e52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	691a      	ldr	r2, [r3, #16]
 8002e58:	887b      	ldrh	r3, [r7, #2]
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d002      	beq.n	8002e66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e60:	2301      	movs	r3, #1
 8002e62:	73fb      	strb	r3, [r7, #15]
 8002e64:	e001      	b.n	8002e6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e66:	2300      	movs	r3, #0
 8002e68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3714      	adds	r7, #20
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr

08002e78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	460b      	mov	r3, r1
 8002e82:	807b      	strh	r3, [r7, #2]
 8002e84:	4613      	mov	r3, r2
 8002e86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e88:	787b      	ldrb	r3, [r7, #1]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d003      	beq.n	8002e96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e8e:	887a      	ldrh	r2, [r7, #2]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e94:	e002      	b.n	8002e9c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e96:	887a      	ldrh	r2, [r7, #2]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e9c:	bf00      	nop
 8002e9e:	370c      	adds	r7, #12
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002eac:	4b04      	ldr	r3, [pc, #16]	; (8002ec0 <HAL_PWREx_GetVoltageRange+0x18>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	40007000 	.word	0x40007000

08002ec4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b085      	sub	sp, #20
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ed2:	d130      	bne.n	8002f36 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ed4:	4b23      	ldr	r3, [pc, #140]	; (8002f64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002edc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ee0:	d038      	beq.n	8002f54 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ee2:	4b20      	ldr	r3, [pc, #128]	; (8002f64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002eea:	4a1e      	ldr	r2, [pc, #120]	; (8002f64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002eec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ef0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002ef2:	4b1d      	ldr	r3, [pc, #116]	; (8002f68 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	2232      	movs	r2, #50	; 0x32
 8002ef8:	fb02 f303 	mul.w	r3, r2, r3
 8002efc:	4a1b      	ldr	r2, [pc, #108]	; (8002f6c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002efe:	fba2 2303 	umull	r2, r3, r2, r3
 8002f02:	0c9b      	lsrs	r3, r3, #18
 8002f04:	3301      	adds	r3, #1
 8002f06:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f08:	e002      	b.n	8002f10 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	3b01      	subs	r3, #1
 8002f0e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f10:	4b14      	ldr	r3, [pc, #80]	; (8002f64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f12:	695b      	ldr	r3, [r3, #20]
 8002f14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f1c:	d102      	bne.n	8002f24 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d1f2      	bne.n	8002f0a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f24:	4b0f      	ldr	r3, [pc, #60]	; (8002f64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f26:	695b      	ldr	r3, [r3, #20]
 8002f28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f30:	d110      	bne.n	8002f54 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e00f      	b.n	8002f56 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f36:	4b0b      	ldr	r3, [pc, #44]	; (8002f64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002f3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f42:	d007      	beq.n	8002f54 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f44:	4b07      	ldr	r3, [pc, #28]	; (8002f64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002f4c:	4a05      	ldr	r2, [pc, #20]	; (8002f64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f52:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002f54:	2300      	movs	r3, #0
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	3714      	adds	r7, #20
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	40007000 	.word	0x40007000
 8002f68:	20000030 	.word	0x20000030
 8002f6c:	431bde83 	.word	0x431bde83

08002f70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b088      	sub	sp, #32
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d101      	bne.n	8002f82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e3d8      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f82:	4b97      	ldr	r3, [pc, #604]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f003 030c 	and.w	r3, r3, #12
 8002f8a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f8c:	4b94      	ldr	r3, [pc, #592]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	f003 0303 	and.w	r3, r3, #3
 8002f94:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0310 	and.w	r3, r3, #16
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	f000 80e4 	beq.w	800316c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d007      	beq.n	8002fba <HAL_RCC_OscConfig+0x4a>
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	2b0c      	cmp	r3, #12
 8002fae:	f040 808b 	bne.w	80030c8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	f040 8087 	bne.w	80030c8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002fba:	4b89      	ldr	r3, [pc, #548]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0302 	and.w	r3, r3, #2
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d005      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x62>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	699b      	ldr	r3, [r3, #24]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d101      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e3b0      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6a1a      	ldr	r2, [r3, #32]
 8002fd6:	4b82      	ldr	r3, [pc, #520]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0308 	and.w	r3, r3, #8
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d004      	beq.n	8002fec <HAL_RCC_OscConfig+0x7c>
 8002fe2:	4b7f      	ldr	r3, [pc, #508]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fea:	e005      	b.n	8002ff8 <HAL_RCC_OscConfig+0x88>
 8002fec:	4b7c      	ldr	r3, [pc, #496]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8002fee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ff2:	091b      	lsrs	r3, r3, #4
 8002ff4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d223      	bcs.n	8003044 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6a1b      	ldr	r3, [r3, #32]
 8003000:	4618      	mov	r0, r3
 8003002:	f000 fd43 	bl	8003a8c <RCC_SetFlashLatencyFromMSIRange>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d001      	beq.n	8003010 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	e391      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003010:	4b73      	ldr	r3, [pc, #460]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a72      	ldr	r2, [pc, #456]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8003016:	f043 0308 	orr.w	r3, r3, #8
 800301a:	6013      	str	r3, [r2, #0]
 800301c:	4b70      	ldr	r3, [pc, #448]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6a1b      	ldr	r3, [r3, #32]
 8003028:	496d      	ldr	r1, [pc, #436]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 800302a:	4313      	orrs	r3, r2
 800302c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800302e:	4b6c      	ldr	r3, [pc, #432]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	69db      	ldr	r3, [r3, #28]
 800303a:	021b      	lsls	r3, r3, #8
 800303c:	4968      	ldr	r1, [pc, #416]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 800303e:	4313      	orrs	r3, r2
 8003040:	604b      	str	r3, [r1, #4]
 8003042:	e025      	b.n	8003090 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003044:	4b66      	ldr	r3, [pc, #408]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a65      	ldr	r2, [pc, #404]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 800304a:	f043 0308 	orr.w	r3, r3, #8
 800304e:	6013      	str	r3, [r2, #0]
 8003050:	4b63      	ldr	r3, [pc, #396]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a1b      	ldr	r3, [r3, #32]
 800305c:	4960      	ldr	r1, [pc, #384]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 800305e:	4313      	orrs	r3, r2
 8003060:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003062:	4b5f      	ldr	r3, [pc, #380]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	69db      	ldr	r3, [r3, #28]
 800306e:	021b      	lsls	r3, r3, #8
 8003070:	495b      	ldr	r1, [pc, #364]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8003072:	4313      	orrs	r3, r2
 8003074:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003076:	69bb      	ldr	r3, [r7, #24]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d109      	bne.n	8003090 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a1b      	ldr	r3, [r3, #32]
 8003080:	4618      	mov	r0, r3
 8003082:	f000 fd03 	bl	8003a8c <RCC_SetFlashLatencyFromMSIRange>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d001      	beq.n	8003090 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	e351      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003090:	f000 fc38 	bl	8003904 <HAL_RCC_GetSysClockFreq>
 8003094:	4602      	mov	r2, r0
 8003096:	4b52      	ldr	r3, [pc, #328]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	091b      	lsrs	r3, r3, #4
 800309c:	f003 030f 	and.w	r3, r3, #15
 80030a0:	4950      	ldr	r1, [pc, #320]	; (80031e4 <HAL_RCC_OscConfig+0x274>)
 80030a2:	5ccb      	ldrb	r3, [r1, r3]
 80030a4:	f003 031f 	and.w	r3, r3, #31
 80030a8:	fa22 f303 	lsr.w	r3, r2, r3
 80030ac:	4a4e      	ldr	r2, [pc, #312]	; (80031e8 <HAL_RCC_OscConfig+0x278>)
 80030ae:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80030b0:	4b4e      	ldr	r3, [pc, #312]	; (80031ec <HAL_RCC_OscConfig+0x27c>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7ff fa07 	bl	80024c8 <HAL_InitTick>
 80030ba:	4603      	mov	r3, r0
 80030bc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80030be:	7bfb      	ldrb	r3, [r7, #15]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d052      	beq.n	800316a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80030c4:	7bfb      	ldrb	r3, [r7, #15]
 80030c6:	e335      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	699b      	ldr	r3, [r3, #24]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d032      	beq.n	8003136 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80030d0:	4b43      	ldr	r3, [pc, #268]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a42      	ldr	r2, [pc, #264]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 80030d6:	f043 0301 	orr.w	r3, r3, #1
 80030da:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030dc:	f7ff fa44 	bl	8002568 <HAL_GetTick>
 80030e0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030e2:	e008      	b.n	80030f6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030e4:	f7ff fa40 	bl	8002568 <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d901      	bls.n	80030f6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e31e      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030f6:	4b3a      	ldr	r3, [pc, #232]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d0f0      	beq.n	80030e4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003102:	4b37      	ldr	r3, [pc, #220]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a36      	ldr	r2, [pc, #216]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8003108:	f043 0308 	orr.w	r3, r3, #8
 800310c:	6013      	str	r3, [r2, #0]
 800310e:	4b34      	ldr	r3, [pc, #208]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a1b      	ldr	r3, [r3, #32]
 800311a:	4931      	ldr	r1, [pc, #196]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 800311c:	4313      	orrs	r3, r2
 800311e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003120:	4b2f      	ldr	r3, [pc, #188]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	69db      	ldr	r3, [r3, #28]
 800312c:	021b      	lsls	r3, r3, #8
 800312e:	492c      	ldr	r1, [pc, #176]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8003130:	4313      	orrs	r3, r2
 8003132:	604b      	str	r3, [r1, #4]
 8003134:	e01a      	b.n	800316c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003136:	4b2a      	ldr	r3, [pc, #168]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a29      	ldr	r2, [pc, #164]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 800313c:	f023 0301 	bic.w	r3, r3, #1
 8003140:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003142:	f7ff fa11 	bl	8002568 <HAL_GetTick>
 8003146:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003148:	e008      	b.n	800315c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800314a:	f7ff fa0d 	bl	8002568 <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	2b02      	cmp	r3, #2
 8003156:	d901      	bls.n	800315c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003158:	2303      	movs	r3, #3
 800315a:	e2eb      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800315c:	4b20      	ldr	r3, [pc, #128]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b00      	cmp	r3, #0
 8003166:	d1f0      	bne.n	800314a <HAL_RCC_OscConfig+0x1da>
 8003168:	e000      	b.n	800316c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800316a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	2b00      	cmp	r3, #0
 8003176:	d074      	beq.n	8003262 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003178:	69bb      	ldr	r3, [r7, #24]
 800317a:	2b08      	cmp	r3, #8
 800317c:	d005      	beq.n	800318a <HAL_RCC_OscConfig+0x21a>
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	2b0c      	cmp	r3, #12
 8003182:	d10e      	bne.n	80031a2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	2b03      	cmp	r3, #3
 8003188:	d10b      	bne.n	80031a2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800318a:	4b15      	ldr	r3, [pc, #84]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d064      	beq.n	8003260 <HAL_RCC_OscConfig+0x2f0>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d160      	bne.n	8003260 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e2c8      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031aa:	d106      	bne.n	80031ba <HAL_RCC_OscConfig+0x24a>
 80031ac:	4b0c      	ldr	r3, [pc, #48]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a0b      	ldr	r2, [pc, #44]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 80031b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031b6:	6013      	str	r3, [r2, #0]
 80031b8:	e026      	b.n	8003208 <HAL_RCC_OscConfig+0x298>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031c2:	d115      	bne.n	80031f0 <HAL_RCC_OscConfig+0x280>
 80031c4:	4b06      	ldr	r3, [pc, #24]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a05      	ldr	r2, [pc, #20]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 80031ca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031ce:	6013      	str	r3, [r2, #0]
 80031d0:	4b03      	ldr	r3, [pc, #12]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a02      	ldr	r2, [pc, #8]	; (80031e0 <HAL_RCC_OscConfig+0x270>)
 80031d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031da:	6013      	str	r3, [r2, #0]
 80031dc:	e014      	b.n	8003208 <HAL_RCC_OscConfig+0x298>
 80031de:	bf00      	nop
 80031e0:	40021000 	.word	0x40021000
 80031e4:	08009c40 	.word	0x08009c40
 80031e8:	20000030 	.word	0x20000030
 80031ec:	20000034 	.word	0x20000034
 80031f0:	4ba0      	ldr	r3, [pc, #640]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a9f      	ldr	r2, [pc, #636]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 80031f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031fa:	6013      	str	r3, [r2, #0]
 80031fc:	4b9d      	ldr	r3, [pc, #628]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a9c      	ldr	r2, [pc, #624]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 8003202:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003206:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d013      	beq.n	8003238 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003210:	f7ff f9aa 	bl	8002568 <HAL_GetTick>
 8003214:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003216:	e008      	b.n	800322a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003218:	f7ff f9a6 	bl	8002568 <HAL_GetTick>
 800321c:	4602      	mov	r2, r0
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	2b64      	cmp	r3, #100	; 0x64
 8003224:	d901      	bls.n	800322a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003226:	2303      	movs	r3, #3
 8003228:	e284      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800322a:	4b92      	ldr	r3, [pc, #584]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d0f0      	beq.n	8003218 <HAL_RCC_OscConfig+0x2a8>
 8003236:	e014      	b.n	8003262 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003238:	f7ff f996 	bl	8002568 <HAL_GetTick>
 800323c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800323e:	e008      	b.n	8003252 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003240:	f7ff f992 	bl	8002568 <HAL_GetTick>
 8003244:	4602      	mov	r2, r0
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	2b64      	cmp	r3, #100	; 0x64
 800324c:	d901      	bls.n	8003252 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e270      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003252:	4b88      	ldr	r3, [pc, #544]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d1f0      	bne.n	8003240 <HAL_RCC_OscConfig+0x2d0>
 800325e:	e000      	b.n	8003262 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003260:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0302 	and.w	r3, r3, #2
 800326a:	2b00      	cmp	r3, #0
 800326c:	d060      	beq.n	8003330 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	2b04      	cmp	r3, #4
 8003272:	d005      	beq.n	8003280 <HAL_RCC_OscConfig+0x310>
 8003274:	69bb      	ldr	r3, [r7, #24]
 8003276:	2b0c      	cmp	r3, #12
 8003278:	d119      	bne.n	80032ae <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	2b02      	cmp	r3, #2
 800327e:	d116      	bne.n	80032ae <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003280:	4b7c      	ldr	r3, [pc, #496]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003288:	2b00      	cmp	r3, #0
 800328a:	d005      	beq.n	8003298 <HAL_RCC_OscConfig+0x328>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d101      	bne.n	8003298 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e24d      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003298:	4b76      	ldr	r3, [pc, #472]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	061b      	lsls	r3, r3, #24
 80032a6:	4973      	ldr	r1, [pc, #460]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032ac:	e040      	b.n	8003330 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d023      	beq.n	80032fe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032b6:	4b6f      	ldr	r3, [pc, #444]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a6e      	ldr	r2, [pc, #440]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 80032bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c2:	f7ff f951 	bl	8002568 <HAL_GetTick>
 80032c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032c8:	e008      	b.n	80032dc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032ca:	f7ff f94d 	bl	8002568 <HAL_GetTick>
 80032ce:	4602      	mov	r2, r0
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d901      	bls.n	80032dc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	e22b      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032dc:	4b65      	ldr	r3, [pc, #404]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d0f0      	beq.n	80032ca <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032e8:	4b62      	ldr	r3, [pc, #392]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	691b      	ldr	r3, [r3, #16]
 80032f4:	061b      	lsls	r3, r3, #24
 80032f6:	495f      	ldr	r1, [pc, #380]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	604b      	str	r3, [r1, #4]
 80032fc:	e018      	b.n	8003330 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032fe:	4b5d      	ldr	r3, [pc, #372]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a5c      	ldr	r2, [pc, #368]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 8003304:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003308:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800330a:	f7ff f92d 	bl	8002568 <HAL_GetTick>
 800330e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003310:	e008      	b.n	8003324 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003312:	f7ff f929 	bl	8002568 <HAL_GetTick>
 8003316:	4602      	mov	r2, r0
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	2b02      	cmp	r3, #2
 800331e:	d901      	bls.n	8003324 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003320:	2303      	movs	r3, #3
 8003322:	e207      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003324:	4b53      	ldr	r3, [pc, #332]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800332c:	2b00      	cmp	r3, #0
 800332e:	d1f0      	bne.n	8003312 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0308 	and.w	r3, r3, #8
 8003338:	2b00      	cmp	r3, #0
 800333a:	d03c      	beq.n	80033b6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	695b      	ldr	r3, [r3, #20]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d01c      	beq.n	800337e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003344:	4b4b      	ldr	r3, [pc, #300]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 8003346:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800334a:	4a4a      	ldr	r2, [pc, #296]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 800334c:	f043 0301 	orr.w	r3, r3, #1
 8003350:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003354:	f7ff f908 	bl	8002568 <HAL_GetTick>
 8003358:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800335a:	e008      	b.n	800336e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800335c:	f7ff f904 	bl	8002568 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b02      	cmp	r3, #2
 8003368:	d901      	bls.n	800336e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	e1e2      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800336e:	4b41      	ldr	r3, [pc, #260]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 8003370:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003374:	f003 0302 	and.w	r3, r3, #2
 8003378:	2b00      	cmp	r3, #0
 800337a:	d0ef      	beq.n	800335c <HAL_RCC_OscConfig+0x3ec>
 800337c:	e01b      	b.n	80033b6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800337e:	4b3d      	ldr	r3, [pc, #244]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 8003380:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003384:	4a3b      	ldr	r2, [pc, #236]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 8003386:	f023 0301 	bic.w	r3, r3, #1
 800338a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800338e:	f7ff f8eb 	bl	8002568 <HAL_GetTick>
 8003392:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003394:	e008      	b.n	80033a8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003396:	f7ff f8e7 	bl	8002568 <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d901      	bls.n	80033a8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e1c5      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033a8:	4b32      	ldr	r3, [pc, #200]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 80033aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033ae:	f003 0302 	and.w	r3, r3, #2
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d1ef      	bne.n	8003396 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0304 	and.w	r3, r3, #4
 80033be:	2b00      	cmp	r3, #0
 80033c0:	f000 80a6 	beq.w	8003510 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033c4:	2300      	movs	r3, #0
 80033c6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80033c8:	4b2a      	ldr	r3, [pc, #168]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 80033ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d10d      	bne.n	80033f0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033d4:	4b27      	ldr	r3, [pc, #156]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 80033d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033d8:	4a26      	ldr	r2, [pc, #152]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 80033da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033de:	6593      	str	r3, [r2, #88]	; 0x58
 80033e0:	4b24      	ldr	r3, [pc, #144]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 80033e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033e8:	60bb      	str	r3, [r7, #8]
 80033ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033ec:	2301      	movs	r3, #1
 80033ee:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033f0:	4b21      	ldr	r3, [pc, #132]	; (8003478 <HAL_RCC_OscConfig+0x508>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d118      	bne.n	800342e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033fc:	4b1e      	ldr	r3, [pc, #120]	; (8003478 <HAL_RCC_OscConfig+0x508>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a1d      	ldr	r2, [pc, #116]	; (8003478 <HAL_RCC_OscConfig+0x508>)
 8003402:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003406:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003408:	f7ff f8ae 	bl	8002568 <HAL_GetTick>
 800340c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800340e:	e008      	b.n	8003422 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003410:	f7ff f8aa 	bl	8002568 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	2b02      	cmp	r3, #2
 800341c:	d901      	bls.n	8003422 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e188      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003422:	4b15      	ldr	r3, [pc, #84]	; (8003478 <HAL_RCC_OscConfig+0x508>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800342a:	2b00      	cmp	r3, #0
 800342c:	d0f0      	beq.n	8003410 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	2b01      	cmp	r3, #1
 8003434:	d108      	bne.n	8003448 <HAL_RCC_OscConfig+0x4d8>
 8003436:	4b0f      	ldr	r3, [pc, #60]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 8003438:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800343c:	4a0d      	ldr	r2, [pc, #52]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 800343e:	f043 0301 	orr.w	r3, r3, #1
 8003442:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003446:	e029      	b.n	800349c <HAL_RCC_OscConfig+0x52c>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	2b05      	cmp	r3, #5
 800344e:	d115      	bne.n	800347c <HAL_RCC_OscConfig+0x50c>
 8003450:	4b08      	ldr	r3, [pc, #32]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 8003452:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003456:	4a07      	ldr	r2, [pc, #28]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 8003458:	f043 0304 	orr.w	r3, r3, #4
 800345c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003460:	4b04      	ldr	r3, [pc, #16]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 8003462:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003466:	4a03      	ldr	r2, [pc, #12]	; (8003474 <HAL_RCC_OscConfig+0x504>)
 8003468:	f043 0301 	orr.w	r3, r3, #1
 800346c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003470:	e014      	b.n	800349c <HAL_RCC_OscConfig+0x52c>
 8003472:	bf00      	nop
 8003474:	40021000 	.word	0x40021000
 8003478:	40007000 	.word	0x40007000
 800347c:	4b91      	ldr	r3, [pc, #580]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 800347e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003482:	4a90      	ldr	r2, [pc, #576]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 8003484:	f023 0301 	bic.w	r3, r3, #1
 8003488:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800348c:	4b8d      	ldr	r3, [pc, #564]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 800348e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003492:	4a8c      	ldr	r2, [pc, #560]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 8003494:	f023 0304 	bic.w	r3, r3, #4
 8003498:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d016      	beq.n	80034d2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034a4:	f7ff f860 	bl	8002568 <HAL_GetTick>
 80034a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034aa:	e00a      	b.n	80034c2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034ac:	f7ff f85c 	bl	8002568 <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d901      	bls.n	80034c2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80034be:	2303      	movs	r3, #3
 80034c0:	e138      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034c2:	4b80      	ldr	r3, [pc, #512]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 80034c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034c8:	f003 0302 	and.w	r3, r3, #2
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d0ed      	beq.n	80034ac <HAL_RCC_OscConfig+0x53c>
 80034d0:	e015      	b.n	80034fe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034d2:	f7ff f849 	bl	8002568 <HAL_GetTick>
 80034d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034d8:	e00a      	b.n	80034f0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034da:	f7ff f845 	bl	8002568 <HAL_GetTick>
 80034de:	4602      	mov	r2, r0
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	1ad3      	subs	r3, r2, r3
 80034e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d901      	bls.n	80034f0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e121      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034f0:	4b74      	ldr	r3, [pc, #464]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 80034f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d1ed      	bne.n	80034da <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034fe:	7ffb      	ldrb	r3, [r7, #31]
 8003500:	2b01      	cmp	r3, #1
 8003502:	d105      	bne.n	8003510 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003504:	4b6f      	ldr	r3, [pc, #444]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 8003506:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003508:	4a6e      	ldr	r2, [pc, #440]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 800350a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800350e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003514:	2b00      	cmp	r3, #0
 8003516:	f000 810c 	beq.w	8003732 <HAL_RCC_OscConfig+0x7c2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800351e:	2b02      	cmp	r3, #2
 8003520:	f040 80d4 	bne.w	80036cc <HAL_RCC_OscConfig+0x75c>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003524:	4b67      	ldr	r3, [pc, #412]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	f003 0203 	and.w	r2, r3, #3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003534:	429a      	cmp	r2, r3
 8003536:	d130      	bne.n	800359a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003542:	3b01      	subs	r3, #1
 8003544:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003546:	429a      	cmp	r2, r3
 8003548:	d127      	bne.n	800359a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003554:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003556:	429a      	cmp	r2, r3
 8003558:	d11f      	bne.n	800359a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003564:	2a07      	cmp	r2, #7
 8003566:	bf14      	ite	ne
 8003568:	2201      	movne	r2, #1
 800356a:	2200      	moveq	r2, #0
 800356c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800356e:	4293      	cmp	r3, r2
 8003570:	d113      	bne.n	800359a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800357c:	085b      	lsrs	r3, r3, #1
 800357e:	3b01      	subs	r3, #1
 8003580:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003582:	429a      	cmp	r2, r3
 8003584:	d109      	bne.n	800359a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003590:	085b      	lsrs	r3, r3, #1
 8003592:	3b01      	subs	r3, #1
 8003594:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003596:	429a      	cmp	r2, r3
 8003598:	d06e      	beq.n	8003678 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800359a:	69bb      	ldr	r3, [r7, #24]
 800359c:	2b0c      	cmp	r3, #12
 800359e:	d069      	beq.n	8003674 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80035a0:	4b48      	ldr	r3, [pc, #288]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d105      	bne.n	80035b8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80035ac:	4b45      	ldr	r3, [pc, #276]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d001      	beq.n	80035bc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e0bb      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80035bc:	4b41      	ldr	r3, [pc, #260]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a40      	ldr	r2, [pc, #256]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 80035c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035c6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80035c8:	f7fe ffce 	bl	8002568 <HAL_GetTick>
 80035cc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035ce:	e008      	b.n	80035e2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035d0:	f7fe ffca 	bl	8002568 <HAL_GetTick>
 80035d4:	4602      	mov	r2, r0
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	1ad3      	subs	r3, r2, r3
 80035da:	2b02      	cmp	r3, #2
 80035dc:	d901      	bls.n	80035e2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80035de:	2303      	movs	r3, #3
 80035e0:	e0a8      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035e2:	4b38      	ldr	r3, [pc, #224]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d1f0      	bne.n	80035d0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035ee:	4b35      	ldr	r3, [pc, #212]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 80035f0:	68da      	ldr	r2, [r3, #12]
 80035f2:	4b35      	ldr	r3, [pc, #212]	; (80036c8 <HAL_RCC_OscConfig+0x758>)
 80035f4:	4013      	ands	r3, r2
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80035fa:	687a      	ldr	r2, [r7, #4]
 80035fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80035fe:	3a01      	subs	r2, #1
 8003600:	0112      	lsls	r2, r2, #4
 8003602:	4311      	orrs	r1, r2
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003608:	0212      	lsls	r2, r2, #8
 800360a:	4311      	orrs	r1, r2
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003610:	0852      	lsrs	r2, r2, #1
 8003612:	3a01      	subs	r2, #1
 8003614:	0552      	lsls	r2, r2, #21
 8003616:	4311      	orrs	r1, r2
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800361c:	0852      	lsrs	r2, r2, #1
 800361e:	3a01      	subs	r2, #1
 8003620:	0652      	lsls	r2, r2, #25
 8003622:	4311      	orrs	r1, r2
 8003624:	687a      	ldr	r2, [r7, #4]
 8003626:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003628:	0912      	lsrs	r2, r2, #4
 800362a:	0452      	lsls	r2, r2, #17
 800362c:	430a      	orrs	r2, r1
 800362e:	4925      	ldr	r1, [pc, #148]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 8003630:	4313      	orrs	r3, r2
 8003632:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003634:	4b23      	ldr	r3, [pc, #140]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a22      	ldr	r2, [pc, #136]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 800363a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800363e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003640:	4b20      	ldr	r3, [pc, #128]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	4a1f      	ldr	r2, [pc, #124]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 8003646:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800364a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800364c:	f7fe ff8c 	bl	8002568 <HAL_GetTick>
 8003650:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003652:	e008      	b.n	8003666 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003654:	f7fe ff88 	bl	8002568 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b02      	cmp	r3, #2
 8003660:	d901      	bls.n	8003666 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e066      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003666:	4b17      	ldr	r3, [pc, #92]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d0f0      	beq.n	8003654 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003672:	e05e      	b.n	8003732 <HAL_RCC_OscConfig+0x7c2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e05d      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003678:	4b12      	ldr	r3, [pc, #72]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d156      	bne.n	8003732 <HAL_RCC_OscConfig+0x7c2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003684:	4b0f      	ldr	r3, [pc, #60]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a0e      	ldr	r2, [pc, #56]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 800368a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800368e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003690:	4b0c      	ldr	r3, [pc, #48]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	4a0b      	ldr	r2, [pc, #44]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 8003696:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800369a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800369c:	f7fe ff64 	bl	8002568 <HAL_GetTick>
 80036a0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036a2:	e008      	b.n	80036b6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036a4:	f7fe ff60 	bl	8002568 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d901      	bls.n	80036b6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e03e      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036b6:	4b03      	ldr	r3, [pc, #12]	; (80036c4 <HAL_RCC_OscConfig+0x754>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d0f0      	beq.n	80036a4 <HAL_RCC_OscConfig+0x734>
 80036c2:	e036      	b.n	8003732 <HAL_RCC_OscConfig+0x7c2>
 80036c4:	40021000 	.word	0x40021000
 80036c8:	f99d808c 	.word	0xf99d808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80036cc:	69bb      	ldr	r3, [r7, #24]
 80036ce:	2b0c      	cmp	r3, #12
 80036d0:	d02d      	beq.n	800372e <HAL_RCC_OscConfig+0x7be>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036d2:	4b1a      	ldr	r3, [pc, #104]	; (800373c <HAL_RCC_OscConfig+0x7cc>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a19      	ldr	r2, [pc, #100]	; (800373c <HAL_RCC_OscConfig+0x7cc>)
 80036d8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80036dc:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80036de:	4b17      	ldr	r3, [pc, #92]	; (800373c <HAL_RCC_OscConfig+0x7cc>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d105      	bne.n	80036f6 <HAL_RCC_OscConfig+0x786>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80036ea:	4b14      	ldr	r3, [pc, #80]	; (800373c <HAL_RCC_OscConfig+0x7cc>)
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	4a13      	ldr	r2, [pc, #76]	; (800373c <HAL_RCC_OscConfig+0x7cc>)
 80036f0:	f023 0303 	bic.w	r3, r3, #3
 80036f4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80036f6:	4b11      	ldr	r3, [pc, #68]	; (800373c <HAL_RCC_OscConfig+0x7cc>)
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	4a10      	ldr	r2, [pc, #64]	; (800373c <HAL_RCC_OscConfig+0x7cc>)
 80036fc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003700:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003704:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003706:	f7fe ff2f 	bl	8002568 <HAL_GetTick>
 800370a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800370c:	e008      	b.n	8003720 <HAL_RCC_OscConfig+0x7b0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800370e:	f7fe ff2b 	bl	8002568 <HAL_GetTick>
 8003712:	4602      	mov	r2, r0
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	2b02      	cmp	r3, #2
 800371a:	d901      	bls.n	8003720 <HAL_RCC_OscConfig+0x7b0>
          {
            return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e009      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003720:	4b06      	ldr	r3, [pc, #24]	; (800373c <HAL_RCC_OscConfig+0x7cc>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d1f0      	bne.n	800370e <HAL_RCC_OscConfig+0x79e>
 800372c:	e001      	b.n	8003732 <HAL_RCC_OscConfig+0x7c2>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e000      	b.n	8003734 <HAL_RCC_OscConfig+0x7c4>
      }
    }
  }
  return HAL_OK;
 8003732:	2300      	movs	r3, #0
}
 8003734:	4618      	mov	r0, r3
 8003736:	3720      	adds	r7, #32
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}
 800373c:	40021000 	.word	0x40021000

08003740 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d101      	bne.n	8003754 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e0c8      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003754:	4b66      	ldr	r3, [pc, #408]	; (80038f0 <HAL_RCC_ClockConfig+0x1b0>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0307 	and.w	r3, r3, #7
 800375c:	683a      	ldr	r2, [r7, #0]
 800375e:	429a      	cmp	r2, r3
 8003760:	d910      	bls.n	8003784 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003762:	4b63      	ldr	r3, [pc, #396]	; (80038f0 <HAL_RCC_ClockConfig+0x1b0>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f023 0207 	bic.w	r2, r3, #7
 800376a:	4961      	ldr	r1, [pc, #388]	; (80038f0 <HAL_RCC_ClockConfig+0x1b0>)
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	4313      	orrs	r3, r2
 8003770:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003772:	4b5f      	ldr	r3, [pc, #380]	; (80038f0 <HAL_RCC_ClockConfig+0x1b0>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0307 	and.w	r3, r3, #7
 800377a:	683a      	ldr	r2, [r7, #0]
 800377c:	429a      	cmp	r2, r3
 800377e:	d001      	beq.n	8003784 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e0b0      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0301 	and.w	r3, r3, #1
 800378c:	2b00      	cmp	r3, #0
 800378e:	d04c      	beq.n	800382a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	2b03      	cmp	r3, #3
 8003796:	d107      	bne.n	80037a8 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003798:	4b56      	ldr	r3, [pc, #344]	; (80038f4 <HAL_RCC_ClockConfig+0x1b4>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d121      	bne.n	80037e8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e09e      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d107      	bne.n	80037c0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037b0:	4b50      	ldr	r3, [pc, #320]	; (80038f4 <HAL_RCC_ClockConfig+0x1b4>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d115      	bne.n	80037e8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e092      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d107      	bne.n	80037d8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037c8:	4b4a      	ldr	r3, [pc, #296]	; (80038f4 <HAL_RCC_ClockConfig+0x1b4>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 0302 	and.w	r3, r3, #2
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d109      	bne.n	80037e8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e086      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037d8:	4b46      	ldr	r3, [pc, #280]	; (80038f4 <HAL_RCC_ClockConfig+0x1b4>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d101      	bne.n	80037e8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e07e      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80037e8:	4b42      	ldr	r3, [pc, #264]	; (80038f4 <HAL_RCC_ClockConfig+0x1b4>)
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	f023 0203 	bic.w	r2, r3, #3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	493f      	ldr	r1, [pc, #252]	; (80038f4 <HAL_RCC_ClockConfig+0x1b4>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037fa:	f7fe feb5 	bl	8002568 <HAL_GetTick>
 80037fe:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003800:	e00a      	b.n	8003818 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003802:	f7fe feb1 	bl	8002568 <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003810:	4293      	cmp	r3, r2
 8003812:	d901      	bls.n	8003818 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003814:	2303      	movs	r3, #3
 8003816:	e066      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003818:	4b36      	ldr	r3, [pc, #216]	; (80038f4 <HAL_RCC_ClockConfig+0x1b4>)
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	f003 020c 	and.w	r2, r3, #12
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	429a      	cmp	r2, r3
 8003828:	d1eb      	bne.n	8003802 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0302 	and.w	r3, r3, #2
 8003832:	2b00      	cmp	r3, #0
 8003834:	d008      	beq.n	8003848 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003836:	4b2f      	ldr	r3, [pc, #188]	; (80038f4 <HAL_RCC_ClockConfig+0x1b4>)
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	492c      	ldr	r1, [pc, #176]	; (80038f4 <HAL_RCC_ClockConfig+0x1b4>)
 8003844:	4313      	orrs	r3, r2
 8003846:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003848:	4b29      	ldr	r3, [pc, #164]	; (80038f0 <HAL_RCC_ClockConfig+0x1b0>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 0307 	and.w	r3, r3, #7
 8003850:	683a      	ldr	r2, [r7, #0]
 8003852:	429a      	cmp	r2, r3
 8003854:	d210      	bcs.n	8003878 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003856:	4b26      	ldr	r3, [pc, #152]	; (80038f0 <HAL_RCC_ClockConfig+0x1b0>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f023 0207 	bic.w	r2, r3, #7
 800385e:	4924      	ldr	r1, [pc, #144]	; (80038f0 <HAL_RCC_ClockConfig+0x1b0>)
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	4313      	orrs	r3, r2
 8003864:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003866:	4b22      	ldr	r3, [pc, #136]	; (80038f0 <HAL_RCC_ClockConfig+0x1b0>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 0307 	and.w	r3, r3, #7
 800386e:	683a      	ldr	r2, [r7, #0]
 8003870:	429a      	cmp	r2, r3
 8003872:	d001      	beq.n	8003878 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e036      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0304 	and.w	r3, r3, #4
 8003880:	2b00      	cmp	r3, #0
 8003882:	d008      	beq.n	8003896 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003884:	4b1b      	ldr	r3, [pc, #108]	; (80038f4 <HAL_RCC_ClockConfig+0x1b4>)
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	4918      	ldr	r1, [pc, #96]	; (80038f4 <HAL_RCC_ClockConfig+0x1b4>)
 8003892:	4313      	orrs	r3, r2
 8003894:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 0308 	and.w	r3, r3, #8
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d009      	beq.n	80038b6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038a2:	4b14      	ldr	r3, [pc, #80]	; (80038f4 <HAL_RCC_ClockConfig+0x1b4>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	691b      	ldr	r3, [r3, #16]
 80038ae:	00db      	lsls	r3, r3, #3
 80038b0:	4910      	ldr	r1, [pc, #64]	; (80038f4 <HAL_RCC_ClockConfig+0x1b4>)
 80038b2:	4313      	orrs	r3, r2
 80038b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80038b6:	f000 f825 	bl	8003904 <HAL_RCC_GetSysClockFreq>
 80038ba:	4602      	mov	r2, r0
 80038bc:	4b0d      	ldr	r3, [pc, #52]	; (80038f4 <HAL_RCC_ClockConfig+0x1b4>)
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	091b      	lsrs	r3, r3, #4
 80038c2:	f003 030f 	and.w	r3, r3, #15
 80038c6:	490c      	ldr	r1, [pc, #48]	; (80038f8 <HAL_RCC_ClockConfig+0x1b8>)
 80038c8:	5ccb      	ldrb	r3, [r1, r3]
 80038ca:	f003 031f 	and.w	r3, r3, #31
 80038ce:	fa22 f303 	lsr.w	r3, r2, r3
 80038d2:	4a0a      	ldr	r2, [pc, #40]	; (80038fc <HAL_RCC_ClockConfig+0x1bc>)
 80038d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80038d6:	4b0a      	ldr	r3, [pc, #40]	; (8003900 <HAL_RCC_ClockConfig+0x1c0>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4618      	mov	r0, r3
 80038dc:	f7fe fdf4 	bl	80024c8 <HAL_InitTick>
 80038e0:	4603      	mov	r3, r0
 80038e2:	72fb      	strb	r3, [r7, #11]

  return status;
 80038e4:	7afb      	ldrb	r3, [r7, #11]
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3710      	adds	r7, #16
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	40022000 	.word	0x40022000
 80038f4:	40021000 	.word	0x40021000
 80038f8:	08009c40 	.word	0x08009c40
 80038fc:	20000030 	.word	0x20000030
 8003900:	20000034 	.word	0x20000034

08003904 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003904:	b480      	push	{r7}
 8003906:	b089      	sub	sp, #36	; 0x24
 8003908:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800390a:	2300      	movs	r3, #0
 800390c:	61fb      	str	r3, [r7, #28]
 800390e:	2300      	movs	r3, #0
 8003910:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003912:	4b3e      	ldr	r3, [pc, #248]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f003 030c 	and.w	r3, r3, #12
 800391a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800391c:	4b3b      	ldr	r3, [pc, #236]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	f003 0303 	and.w	r3, r3, #3
 8003924:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d005      	beq.n	8003938 <HAL_RCC_GetSysClockFreq+0x34>
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	2b0c      	cmp	r3, #12
 8003930:	d121      	bne.n	8003976 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2b01      	cmp	r3, #1
 8003936:	d11e      	bne.n	8003976 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003938:	4b34      	ldr	r3, [pc, #208]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0308 	and.w	r3, r3, #8
 8003940:	2b00      	cmp	r3, #0
 8003942:	d107      	bne.n	8003954 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003944:	4b31      	ldr	r3, [pc, #196]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003946:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800394a:	0a1b      	lsrs	r3, r3, #8
 800394c:	f003 030f 	and.w	r3, r3, #15
 8003950:	61fb      	str	r3, [r7, #28]
 8003952:	e005      	b.n	8003960 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003954:	4b2d      	ldr	r3, [pc, #180]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	091b      	lsrs	r3, r3, #4
 800395a:	f003 030f 	and.w	r3, r3, #15
 800395e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003960:	4a2b      	ldr	r2, [pc, #172]	; (8003a10 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003968:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d10d      	bne.n	800398c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003974:	e00a      	b.n	800398c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	2b04      	cmp	r3, #4
 800397a:	d102      	bne.n	8003982 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800397c:	4b25      	ldr	r3, [pc, #148]	; (8003a14 <HAL_RCC_GetSysClockFreq+0x110>)
 800397e:	61bb      	str	r3, [r7, #24]
 8003980:	e004      	b.n	800398c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	2b08      	cmp	r3, #8
 8003986:	d101      	bne.n	800398c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003988:	4b23      	ldr	r3, [pc, #140]	; (8003a18 <HAL_RCC_GetSysClockFreq+0x114>)
 800398a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	2b0c      	cmp	r3, #12
 8003990:	d134      	bne.n	80039fc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003992:	4b1e      	ldr	r3, [pc, #120]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	f003 0303 	and.w	r3, r3, #3
 800399a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	2b02      	cmp	r3, #2
 80039a0:	d003      	beq.n	80039aa <HAL_RCC_GetSysClockFreq+0xa6>
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	2b03      	cmp	r3, #3
 80039a6:	d003      	beq.n	80039b0 <HAL_RCC_GetSysClockFreq+0xac>
 80039a8:	e005      	b.n	80039b6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80039aa:	4b1a      	ldr	r3, [pc, #104]	; (8003a14 <HAL_RCC_GetSysClockFreq+0x110>)
 80039ac:	617b      	str	r3, [r7, #20]
      break;
 80039ae:	e005      	b.n	80039bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80039b0:	4b19      	ldr	r3, [pc, #100]	; (8003a18 <HAL_RCC_GetSysClockFreq+0x114>)
 80039b2:	617b      	str	r3, [r7, #20]
      break;
 80039b4:	e002      	b.n	80039bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	617b      	str	r3, [r7, #20]
      break;
 80039ba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80039bc:	4b13      	ldr	r3, [pc, #76]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	091b      	lsrs	r3, r3, #4
 80039c2:	f003 0307 	and.w	r3, r3, #7
 80039c6:	3301      	adds	r3, #1
 80039c8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80039ca:	4b10      	ldr	r3, [pc, #64]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	0a1b      	lsrs	r3, r3, #8
 80039d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039d4:	697a      	ldr	r2, [r7, #20]
 80039d6:	fb03 f202 	mul.w	r2, r3, r2
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80039e0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80039e2:	4b0a      	ldr	r3, [pc, #40]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	0e5b      	lsrs	r3, r3, #25
 80039e8:	f003 0303 	and.w	r3, r3, #3
 80039ec:	3301      	adds	r3, #1
 80039ee:	005b      	lsls	r3, r3, #1
 80039f0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80039fa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80039fc:	69bb      	ldr	r3, [r7, #24]
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3724      	adds	r7, #36	; 0x24
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	40021000 	.word	0x40021000
 8003a10:	08009c58 	.word	0x08009c58
 8003a14:	00f42400 	.word	0x00f42400
 8003a18:	007a1200 	.word	0x007a1200

08003a1c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a20:	4b03      	ldr	r3, [pc, #12]	; (8003a30 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a22:	681b      	ldr	r3, [r3, #0]
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr
 8003a2e:	bf00      	nop
 8003a30:	20000030 	.word	0x20000030

08003a34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003a38:	f7ff fff0 	bl	8003a1c <HAL_RCC_GetHCLKFreq>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	4b06      	ldr	r3, [pc, #24]	; (8003a58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	0a1b      	lsrs	r3, r3, #8
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	4904      	ldr	r1, [pc, #16]	; (8003a5c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003a4a:	5ccb      	ldrb	r3, [r1, r3]
 8003a4c:	f003 031f 	and.w	r3, r3, #31
 8003a50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	40021000 	.word	0x40021000
 8003a5c:	08009c50 	.word	0x08009c50

08003a60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003a64:	f7ff ffda 	bl	8003a1c <HAL_RCC_GetHCLKFreq>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	4b06      	ldr	r3, [pc, #24]	; (8003a84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	0adb      	lsrs	r3, r3, #11
 8003a70:	f003 0307 	and.w	r3, r3, #7
 8003a74:	4904      	ldr	r1, [pc, #16]	; (8003a88 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003a76:	5ccb      	ldrb	r3, [r1, r3]
 8003a78:	f003 031f 	and.w	r3, r3, #31
 8003a7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	40021000 	.word	0x40021000
 8003a88:	08009c50 	.word	0x08009c50

08003a8c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b086      	sub	sp, #24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003a94:	2300      	movs	r3, #0
 8003a96:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003a98:	4b2a      	ldr	r3, [pc, #168]	; (8003b44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d003      	beq.n	8003aac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003aa4:	f7ff fa00 	bl	8002ea8 <HAL_PWREx_GetVoltageRange>
 8003aa8:	6178      	str	r0, [r7, #20]
 8003aaa:	e014      	b.n	8003ad6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003aac:	4b25      	ldr	r3, [pc, #148]	; (8003b44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003aae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ab0:	4a24      	ldr	r2, [pc, #144]	; (8003b44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ab2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ab6:	6593      	str	r3, [r2, #88]	; 0x58
 8003ab8:	4b22      	ldr	r3, [pc, #136]	; (8003b44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003aba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003abc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ac0:	60fb      	str	r3, [r7, #12]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003ac4:	f7ff f9f0 	bl	8002ea8 <HAL_PWREx_GetVoltageRange>
 8003ac8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003aca:	4b1e      	ldr	r3, [pc, #120]	; (8003b44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ace:	4a1d      	ldr	r2, [pc, #116]	; (8003b44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ad0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ad4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003adc:	d10b      	bne.n	8003af6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2b80      	cmp	r3, #128	; 0x80
 8003ae2:	d919      	bls.n	8003b18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2ba0      	cmp	r3, #160	; 0xa0
 8003ae8:	d902      	bls.n	8003af0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003aea:	2302      	movs	r3, #2
 8003aec:	613b      	str	r3, [r7, #16]
 8003aee:	e013      	b.n	8003b18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003af0:	2301      	movs	r3, #1
 8003af2:	613b      	str	r3, [r7, #16]
 8003af4:	e010      	b.n	8003b18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2b80      	cmp	r3, #128	; 0x80
 8003afa:	d902      	bls.n	8003b02 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003afc:	2303      	movs	r3, #3
 8003afe:	613b      	str	r3, [r7, #16]
 8003b00:	e00a      	b.n	8003b18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2b80      	cmp	r3, #128	; 0x80
 8003b06:	d102      	bne.n	8003b0e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003b08:	2302      	movs	r3, #2
 8003b0a:	613b      	str	r3, [r7, #16]
 8003b0c:	e004      	b.n	8003b18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2b70      	cmp	r3, #112	; 0x70
 8003b12:	d101      	bne.n	8003b18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003b14:	2301      	movs	r3, #1
 8003b16:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003b18:	4b0b      	ldr	r3, [pc, #44]	; (8003b48 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f023 0207 	bic.w	r2, r3, #7
 8003b20:	4909      	ldr	r1, [pc, #36]	; (8003b48 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003b28:	4b07      	ldr	r3, [pc, #28]	; (8003b48 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0307 	and.w	r3, r3, #7
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d001      	beq.n	8003b3a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e000      	b.n	8003b3c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003b3a:	2300      	movs	r3, #0
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3718      	adds	r7, #24
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	40021000 	.word	0x40021000
 8003b48:	40022000 	.word	0x40022000

08003b4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b086      	sub	sp, #24
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b54:	2300      	movs	r3, #0
 8003b56:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b58:	2300      	movs	r3, #0
 8003b5a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d041      	beq.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b6c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003b70:	d02a      	beq.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003b72:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003b76:	d824      	bhi.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b78:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b7c:	d008      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003b7e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b82:	d81e      	bhi.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00a      	beq.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003b88:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b8c:	d010      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003b8e:	e018      	b.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003b90:	4b86      	ldr	r3, [pc, #536]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	4a85      	ldr	r2, [pc, #532]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b9a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b9c:	e015      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	3304      	adds	r3, #4
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f000 fabb 	bl	8004120 <RCCEx_PLLSAI1_Config>
 8003baa:	4603      	mov	r3, r0
 8003bac:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003bae:	e00c      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	3320      	adds	r3, #32
 8003bb4:	2100      	movs	r1, #0
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f000 fba6 	bl	8004308 <RCCEx_PLLSAI2_Config>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003bc0:	e003      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	74fb      	strb	r3, [r7, #19]
      break;
 8003bc6:	e000      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003bc8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003bca:	7cfb      	ldrb	r3, [r7, #19]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d10b      	bne.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003bd0:	4b76      	ldr	r3, [pc, #472]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bd6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bde:	4973      	ldr	r1, [pc, #460]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003be6:	e001      	b.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003be8:	7cfb      	ldrb	r3, [r7, #19]
 8003bea:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d041      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003bfc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003c00:	d02a      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003c02:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003c06:	d824      	bhi.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003c08:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003c0c:	d008      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003c0e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003c12:	d81e      	bhi.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00a      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003c18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c1c:	d010      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c1e:	e018      	b.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c20:	4b62      	ldr	r3, [pc, #392]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	4a61      	ldr	r2, [pc, #388]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c2a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c2c:	e015      	b.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	3304      	adds	r3, #4
 8003c32:	2100      	movs	r1, #0
 8003c34:	4618      	mov	r0, r3
 8003c36:	f000 fa73 	bl	8004120 <RCCEx_PLLSAI1_Config>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c3e:	e00c      	b.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	3320      	adds	r3, #32
 8003c44:	2100      	movs	r1, #0
 8003c46:	4618      	mov	r0, r3
 8003c48:	f000 fb5e 	bl	8004308 <RCCEx_PLLSAI2_Config>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c50:	e003      	b.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	74fb      	strb	r3, [r7, #19]
      break;
 8003c56:	e000      	b.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003c58:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c5a:	7cfb      	ldrb	r3, [r7, #19]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d10b      	bne.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003c60:	4b52      	ldr	r3, [pc, #328]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c66:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c6e:	494f      	ldr	r1, [pc, #316]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003c76:	e001      	b.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c78:	7cfb      	ldrb	r3, [r7, #19]
 8003c7a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f000 80a0 	beq.w	8003dca <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c8e:	4b47      	ldr	r3, [pc, #284]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d101      	bne.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e000      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d00d      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ca4:	4b41      	ldr	r3, [pc, #260]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ca6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ca8:	4a40      	ldr	r2, [pc, #256]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003caa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cae:	6593      	str	r3, [r2, #88]	; 0x58
 8003cb0:	4b3e      	ldr	r3, [pc, #248]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cb8:	60bb      	str	r3, [r7, #8]
 8003cba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003cc0:	4b3b      	ldr	r3, [pc, #236]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a3a      	ldr	r2, [pc, #232]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003ccc:	f7fe fc4c 	bl	8002568 <HAL_GetTick>
 8003cd0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003cd2:	e009      	b.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cd4:	f7fe fc48 	bl	8002568 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d902      	bls.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	74fb      	strb	r3, [r7, #19]
        break;
 8003ce6:	e005      	b.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ce8:	4b31      	ldr	r3, [pc, #196]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0ef      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003cf4:	7cfb      	ldrb	r3, [r7, #19]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d15c      	bne.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003cfa:	4b2c      	ldr	r3, [pc, #176]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d04:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d01f      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d12:	697a      	ldr	r2, [r7, #20]
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d019      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d18:	4b24      	ldr	r3, [pc, #144]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d22:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d24:	4b21      	ldr	r3, [pc, #132]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d2a:	4a20      	ldr	r2, [pc, #128]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d34:	4b1d      	ldr	r3, [pc, #116]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d3a:	4a1c      	ldr	r2, [pc, #112]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d44:	4a19      	ldr	r2, [pc, #100]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	f003 0301 	and.w	r3, r3, #1
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d016      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d56:	f7fe fc07 	bl	8002568 <HAL_GetTick>
 8003d5a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d5c:	e00b      	b.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d5e:	f7fe fc03 	bl	8002568 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d902      	bls.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	74fb      	strb	r3, [r7, #19]
            break;
 8003d74:	e006      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d76:	4b0d      	ldr	r3, [pc, #52]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d7c:	f003 0302 	and.w	r3, r3, #2
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d0ec      	beq.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003d84:	7cfb      	ldrb	r3, [r7, #19]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d10c      	bne.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d8a:	4b08      	ldr	r3, [pc, #32]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d90:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d9a:	4904      	ldr	r1, [pc, #16]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003da2:	e009      	b.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003da4:	7cfb      	ldrb	r3, [r7, #19]
 8003da6:	74bb      	strb	r3, [r7, #18]
 8003da8:	e006      	b.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003daa:	bf00      	nop
 8003dac:	40021000 	.word	0x40021000
 8003db0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003db4:	7cfb      	ldrb	r3, [r7, #19]
 8003db6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003db8:	7c7b      	ldrb	r3, [r7, #17]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d105      	bne.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dbe:	4b9e      	ldr	r3, [pc, #632]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dc2:	4a9d      	ldr	r2, [pc, #628]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dc8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0301 	and.w	r3, r3, #1
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d00a      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003dd6:	4b98      	ldr	r3, [pc, #608]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ddc:	f023 0203 	bic.w	r2, r3, #3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003de4:	4994      	ldr	r1, [pc, #592]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0302 	and.w	r3, r3, #2
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00a      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003df8:	4b8f      	ldr	r3, [pc, #572]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dfe:	f023 020c 	bic.w	r2, r3, #12
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e06:	498c      	ldr	r1, [pc, #560]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 0304 	and.w	r3, r3, #4
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00a      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e1a:	4b87      	ldr	r3, [pc, #540]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e20:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e28:	4983      	ldr	r1, [pc, #524]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0308 	and.w	r3, r3, #8
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d00a      	beq.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e3c:	4b7e      	ldr	r3, [pc, #504]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e42:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e4a:	497b      	ldr	r1, [pc, #492]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0310 	and.w	r3, r3, #16
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00a      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e5e:	4b76      	ldr	r3, [pc, #472]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e6c:	4972      	ldr	r1, [pc, #456]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0320 	and.w	r3, r3, #32
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d00a      	beq.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e80:	4b6d      	ldr	r3, [pc, #436]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e86:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e8e:	496a      	ldr	r1, [pc, #424]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00a      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ea2:	4b65      	ldr	r3, [pc, #404]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ea8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eb0:	4961      	ldr	r1, [pc, #388]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d00a      	beq.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003ec4:	4b5c      	ldr	r3, [pc, #368]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ed2:	4959      	ldr	r1, [pc, #356]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d00a      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ee6:	4b54      	ldr	r3, [pc, #336]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eec:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ef4:	4950      	ldr	r1, [pc, #320]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d00a      	beq.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003f08:	4b4b      	ldr	r3, [pc, #300]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f0e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f16:	4948      	ldr	r1, [pc, #288]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d00a      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003f2a:	4b43      	ldr	r3, [pc, #268]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f30:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f38:	493f      	ldr	r1, [pc, #252]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d028      	beq.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f4c:	4b3a      	ldr	r3, [pc, #232]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f52:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f5a:	4937      	ldr	r1, [pc, #220]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f66:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f6a:	d106      	bne.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f6c:	4b32      	ldr	r3, [pc, #200]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	4a31      	ldr	r2, [pc, #196]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f76:	60d3      	str	r3, [r2, #12]
 8003f78:	e011      	b.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f7e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f82:	d10c      	bne.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	3304      	adds	r3, #4
 8003f88:	2101      	movs	r1, #1
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f000 f8c8 	bl	8004120 <RCCEx_PLLSAI1_Config>
 8003f90:	4603      	mov	r3, r0
 8003f92:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003f94:	7cfb      	ldrb	r3, [r7, #19]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d001      	beq.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003f9a:	7cfb      	ldrb	r3, [r7, #19]
 8003f9c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d028      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003faa:	4b23      	ldr	r3, [pc, #140]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fb0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fb8:	491f      	ldr	r1, [pc, #124]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fc4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003fc8:	d106      	bne.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fca:	4b1b      	ldr	r3, [pc, #108]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	4a1a      	ldr	r2, [pc, #104]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fd4:	60d3      	str	r3, [r2, #12]
 8003fd6:	e011      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fdc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003fe0:	d10c      	bne.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	3304      	adds	r3, #4
 8003fe6:	2101      	movs	r1, #1
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f000 f899 	bl	8004120 <RCCEx_PLLSAI1_Config>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ff2:	7cfb      	ldrb	r3, [r7, #19]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d001      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003ff8:	7cfb      	ldrb	r3, [r7, #19]
 8003ffa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d02b      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004008:	4b0b      	ldr	r3, [pc, #44]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800400a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800400e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004016:	4908      	ldr	r1, [pc, #32]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004018:	4313      	orrs	r3, r2
 800401a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004022:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004026:	d109      	bne.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004028:	4b03      	ldr	r3, [pc, #12]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	4a02      	ldr	r2, [pc, #8]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800402e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004032:	60d3      	str	r3, [r2, #12]
 8004034:	e014      	b.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004036:	bf00      	nop
 8004038:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004040:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004044:	d10c      	bne.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	3304      	adds	r3, #4
 800404a:	2101      	movs	r1, #1
 800404c:	4618      	mov	r0, r3
 800404e:	f000 f867 	bl	8004120 <RCCEx_PLLSAI1_Config>
 8004052:	4603      	mov	r3, r0
 8004054:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004056:	7cfb      	ldrb	r3, [r7, #19]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d001      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800405c:	7cfb      	ldrb	r3, [r7, #19]
 800405e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d02f      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800406c:	4b2b      	ldr	r3, [pc, #172]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800406e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004072:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800407a:	4928      	ldr	r1, [pc, #160]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800407c:	4313      	orrs	r3, r2
 800407e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004086:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800408a:	d10d      	bne.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	3304      	adds	r3, #4
 8004090:	2102      	movs	r1, #2
 8004092:	4618      	mov	r0, r3
 8004094:	f000 f844 	bl	8004120 <RCCEx_PLLSAI1_Config>
 8004098:	4603      	mov	r3, r0
 800409a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800409c:	7cfb      	ldrb	r3, [r7, #19]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d014      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80040a2:	7cfb      	ldrb	r3, [r7, #19]
 80040a4:	74bb      	strb	r3, [r7, #18]
 80040a6:	e011      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80040ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80040b0:	d10c      	bne.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	3320      	adds	r3, #32
 80040b6:	2102      	movs	r1, #2
 80040b8:	4618      	mov	r0, r3
 80040ba:	f000 f925 	bl	8004308 <RCCEx_PLLSAI2_Config>
 80040be:	4603      	mov	r3, r0
 80040c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80040c2:	7cfb      	ldrb	r3, [r7, #19]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d001      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80040c8:	7cfb      	ldrb	r3, [r7, #19]
 80040ca:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00a      	beq.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80040d8:	4b10      	ldr	r3, [pc, #64]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040de:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040e6:	490d      	ldr	r1, [pc, #52]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040e8:	4313      	orrs	r3, r2
 80040ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00b      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80040fa:	4b08      	ldr	r3, [pc, #32]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004100:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800410a:	4904      	ldr	r1, [pc, #16]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800410c:	4313      	orrs	r3, r2
 800410e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004112:	7cbb      	ldrb	r3, [r7, #18]
}
 8004114:	4618      	mov	r0, r3
 8004116:	3718      	adds	r7, #24
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}
 800411c:	40021000 	.word	0x40021000

08004120 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800412a:	2300      	movs	r3, #0
 800412c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800412e:	4b75      	ldr	r3, [pc, #468]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	f003 0303 	and.w	r3, r3, #3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d018      	beq.n	800416c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800413a:	4b72      	ldr	r3, [pc, #456]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	f003 0203 	and.w	r2, r3, #3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	429a      	cmp	r2, r3
 8004148:	d10d      	bne.n	8004166 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
       ||
 800414e:	2b00      	cmp	r3, #0
 8004150:	d009      	beq.n	8004166 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004152:	4b6c      	ldr	r3, [pc, #432]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004154:	68db      	ldr	r3, [r3, #12]
 8004156:	091b      	lsrs	r3, r3, #4
 8004158:	f003 0307 	and.w	r3, r3, #7
 800415c:	1c5a      	adds	r2, r3, #1
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685b      	ldr	r3, [r3, #4]
       ||
 8004162:	429a      	cmp	r2, r3
 8004164:	d047      	beq.n	80041f6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	73fb      	strb	r3, [r7, #15]
 800416a:	e044      	b.n	80041f6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2b03      	cmp	r3, #3
 8004172:	d018      	beq.n	80041a6 <RCCEx_PLLSAI1_Config+0x86>
 8004174:	2b03      	cmp	r3, #3
 8004176:	d825      	bhi.n	80041c4 <RCCEx_PLLSAI1_Config+0xa4>
 8004178:	2b01      	cmp	r3, #1
 800417a:	d002      	beq.n	8004182 <RCCEx_PLLSAI1_Config+0x62>
 800417c:	2b02      	cmp	r3, #2
 800417e:	d009      	beq.n	8004194 <RCCEx_PLLSAI1_Config+0x74>
 8004180:	e020      	b.n	80041c4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004182:	4b60      	ldr	r3, [pc, #384]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b00      	cmp	r3, #0
 800418c:	d11d      	bne.n	80041ca <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004192:	e01a      	b.n	80041ca <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004194:	4b5b      	ldr	r3, [pc, #364]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800419c:	2b00      	cmp	r3, #0
 800419e:	d116      	bne.n	80041ce <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041a4:	e013      	b.n	80041ce <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80041a6:	4b57      	ldr	r3, [pc, #348]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10f      	bne.n	80041d2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80041b2:	4b54      	ldr	r3, [pc, #336]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d109      	bne.n	80041d2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80041c2:	e006      	b.n	80041d2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	73fb      	strb	r3, [r7, #15]
      break;
 80041c8:	e004      	b.n	80041d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80041ca:	bf00      	nop
 80041cc:	e002      	b.n	80041d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80041ce:	bf00      	nop
 80041d0:	e000      	b.n	80041d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80041d2:	bf00      	nop
    }

    if(status == HAL_OK)
 80041d4:	7bfb      	ldrb	r3, [r7, #15]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d10d      	bne.n	80041f6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80041da:	4b4a      	ldr	r3, [pc, #296]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041dc:	68db      	ldr	r3, [r3, #12]
 80041de:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6819      	ldr	r1, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	3b01      	subs	r3, #1
 80041ec:	011b      	lsls	r3, r3, #4
 80041ee:	430b      	orrs	r3, r1
 80041f0:	4944      	ldr	r1, [pc, #272]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80041f6:	7bfb      	ldrb	r3, [r7, #15]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d17d      	bne.n	80042f8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80041fc:	4b41      	ldr	r3, [pc, #260]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a40      	ldr	r2, [pc, #256]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004202:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004206:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004208:	f7fe f9ae 	bl	8002568 <HAL_GetTick>
 800420c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800420e:	e009      	b.n	8004224 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004210:	f7fe f9aa 	bl	8002568 <HAL_GetTick>
 8004214:	4602      	mov	r2, r0
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	2b02      	cmp	r3, #2
 800421c:	d902      	bls.n	8004224 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	73fb      	strb	r3, [r7, #15]
        break;
 8004222:	e005      	b.n	8004230 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004224:	4b37      	ldr	r3, [pc, #220]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d1ef      	bne.n	8004210 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004230:	7bfb      	ldrb	r3, [r7, #15]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d160      	bne.n	80042f8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d111      	bne.n	8004260 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800423c:	4b31      	ldr	r3, [pc, #196]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 800423e:	691b      	ldr	r3, [r3, #16]
 8004240:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004244:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	6892      	ldr	r2, [r2, #8]
 800424c:	0211      	lsls	r1, r2, #8
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	68d2      	ldr	r2, [r2, #12]
 8004252:	0912      	lsrs	r2, r2, #4
 8004254:	0452      	lsls	r2, r2, #17
 8004256:	430a      	orrs	r2, r1
 8004258:	492a      	ldr	r1, [pc, #168]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 800425a:	4313      	orrs	r3, r2
 800425c:	610b      	str	r3, [r1, #16]
 800425e:	e027      	b.n	80042b0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	2b01      	cmp	r3, #1
 8004264:	d112      	bne.n	800428c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004266:	4b27      	ldr	r3, [pc, #156]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004268:	691b      	ldr	r3, [r3, #16]
 800426a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800426e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	6892      	ldr	r2, [r2, #8]
 8004276:	0211      	lsls	r1, r2, #8
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	6912      	ldr	r2, [r2, #16]
 800427c:	0852      	lsrs	r2, r2, #1
 800427e:	3a01      	subs	r2, #1
 8004280:	0552      	lsls	r2, r2, #21
 8004282:	430a      	orrs	r2, r1
 8004284:	491f      	ldr	r1, [pc, #124]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004286:	4313      	orrs	r3, r2
 8004288:	610b      	str	r3, [r1, #16]
 800428a:	e011      	b.n	80042b0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800428c:	4b1d      	ldr	r3, [pc, #116]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 800428e:	691b      	ldr	r3, [r3, #16]
 8004290:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004294:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	6892      	ldr	r2, [r2, #8]
 800429c:	0211      	lsls	r1, r2, #8
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	6952      	ldr	r2, [r2, #20]
 80042a2:	0852      	lsrs	r2, r2, #1
 80042a4:	3a01      	subs	r2, #1
 80042a6:	0652      	lsls	r2, r2, #25
 80042a8:	430a      	orrs	r2, r1
 80042aa:	4916      	ldr	r1, [pc, #88]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042ac:	4313      	orrs	r3, r2
 80042ae:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80042b0:	4b14      	ldr	r3, [pc, #80]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a13      	ldr	r2, [pc, #76]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80042ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042bc:	f7fe f954 	bl	8002568 <HAL_GetTick>
 80042c0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80042c2:	e009      	b.n	80042d8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80042c4:	f7fe f950 	bl	8002568 <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d902      	bls.n	80042d8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	73fb      	strb	r3, [r7, #15]
          break;
 80042d6:	e005      	b.n	80042e4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80042d8:	4b0a      	ldr	r3, [pc, #40]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d0ef      	beq.n	80042c4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80042e4:	7bfb      	ldrb	r3, [r7, #15]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d106      	bne.n	80042f8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80042ea:	4b06      	ldr	r3, [pc, #24]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042ec:	691a      	ldr	r2, [r3, #16]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	699b      	ldr	r3, [r3, #24]
 80042f2:	4904      	ldr	r1, [pc, #16]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042f4:	4313      	orrs	r3, r2
 80042f6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80042f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3710      	adds	r7, #16
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop
 8004304:	40021000 	.word	0x40021000

08004308 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004312:	2300      	movs	r3, #0
 8004314:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004316:	4b6a      	ldr	r3, [pc, #424]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004318:	68db      	ldr	r3, [r3, #12]
 800431a:	f003 0303 	and.w	r3, r3, #3
 800431e:	2b00      	cmp	r3, #0
 8004320:	d018      	beq.n	8004354 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004322:	4b67      	ldr	r3, [pc, #412]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	f003 0203 	and.w	r2, r3, #3
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	429a      	cmp	r2, r3
 8004330:	d10d      	bne.n	800434e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
       ||
 8004336:	2b00      	cmp	r3, #0
 8004338:	d009      	beq.n	800434e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800433a:	4b61      	ldr	r3, [pc, #388]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	091b      	lsrs	r3, r3, #4
 8004340:	f003 0307 	and.w	r3, r3, #7
 8004344:	1c5a      	adds	r2, r3, #1
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
       ||
 800434a:	429a      	cmp	r2, r3
 800434c:	d047      	beq.n	80043de <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	73fb      	strb	r3, [r7, #15]
 8004352:	e044      	b.n	80043de <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2b03      	cmp	r3, #3
 800435a:	d018      	beq.n	800438e <RCCEx_PLLSAI2_Config+0x86>
 800435c:	2b03      	cmp	r3, #3
 800435e:	d825      	bhi.n	80043ac <RCCEx_PLLSAI2_Config+0xa4>
 8004360:	2b01      	cmp	r3, #1
 8004362:	d002      	beq.n	800436a <RCCEx_PLLSAI2_Config+0x62>
 8004364:	2b02      	cmp	r3, #2
 8004366:	d009      	beq.n	800437c <RCCEx_PLLSAI2_Config+0x74>
 8004368:	e020      	b.n	80043ac <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800436a:	4b55      	ldr	r3, [pc, #340]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0302 	and.w	r3, r3, #2
 8004372:	2b00      	cmp	r3, #0
 8004374:	d11d      	bne.n	80043b2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800437a:	e01a      	b.n	80043b2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800437c:	4b50      	ldr	r3, [pc, #320]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004384:	2b00      	cmp	r3, #0
 8004386:	d116      	bne.n	80043b6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800438c:	e013      	b.n	80043b6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800438e:	4b4c      	ldr	r3, [pc, #304]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d10f      	bne.n	80043ba <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800439a:	4b49      	ldr	r3, [pc, #292]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d109      	bne.n	80043ba <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80043aa:	e006      	b.n	80043ba <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	73fb      	strb	r3, [r7, #15]
      break;
 80043b0:	e004      	b.n	80043bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80043b2:	bf00      	nop
 80043b4:	e002      	b.n	80043bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80043b6:	bf00      	nop
 80043b8:	e000      	b.n	80043bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80043ba:	bf00      	nop
    }

    if(status == HAL_OK)
 80043bc:	7bfb      	ldrb	r3, [r7, #15]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d10d      	bne.n	80043de <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80043c2:	4b3f      	ldr	r3, [pc, #252]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6819      	ldr	r1, [r3, #0]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	3b01      	subs	r3, #1
 80043d4:	011b      	lsls	r3, r3, #4
 80043d6:	430b      	orrs	r3, r1
 80043d8:	4939      	ldr	r1, [pc, #228]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043da:	4313      	orrs	r3, r2
 80043dc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80043de:	7bfb      	ldrb	r3, [r7, #15]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d167      	bne.n	80044b4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80043e4:	4b36      	ldr	r3, [pc, #216]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a35      	ldr	r2, [pc, #212]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043f0:	f7fe f8ba 	bl	8002568 <HAL_GetTick>
 80043f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043f6:	e009      	b.n	800440c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80043f8:	f7fe f8b6 	bl	8002568 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b02      	cmp	r3, #2
 8004404:	d902      	bls.n	800440c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	73fb      	strb	r3, [r7, #15]
        break;
 800440a:	e005      	b.n	8004418 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800440c:	4b2c      	ldr	r3, [pc, #176]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d1ef      	bne.n	80043f8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004418:	7bfb      	ldrb	r3, [r7, #15]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d14a      	bne.n	80044b4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d111      	bne.n	8004448 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004424:	4b26      	ldr	r3, [pc, #152]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004426:	695b      	ldr	r3, [r3, #20]
 8004428:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800442c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004430:	687a      	ldr	r2, [r7, #4]
 8004432:	6892      	ldr	r2, [r2, #8]
 8004434:	0211      	lsls	r1, r2, #8
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	68d2      	ldr	r2, [r2, #12]
 800443a:	0912      	lsrs	r2, r2, #4
 800443c:	0452      	lsls	r2, r2, #17
 800443e:	430a      	orrs	r2, r1
 8004440:	491f      	ldr	r1, [pc, #124]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004442:	4313      	orrs	r3, r2
 8004444:	614b      	str	r3, [r1, #20]
 8004446:	e011      	b.n	800446c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004448:	4b1d      	ldr	r3, [pc, #116]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800444a:	695b      	ldr	r3, [r3, #20]
 800444c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004450:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	6892      	ldr	r2, [r2, #8]
 8004458:	0211      	lsls	r1, r2, #8
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	6912      	ldr	r2, [r2, #16]
 800445e:	0852      	lsrs	r2, r2, #1
 8004460:	3a01      	subs	r2, #1
 8004462:	0652      	lsls	r2, r2, #25
 8004464:	430a      	orrs	r2, r1
 8004466:	4916      	ldr	r1, [pc, #88]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004468:	4313      	orrs	r3, r2
 800446a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800446c:	4b14      	ldr	r3, [pc, #80]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a13      	ldr	r2, [pc, #76]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004472:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004476:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004478:	f7fe f876 	bl	8002568 <HAL_GetTick>
 800447c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800447e:	e009      	b.n	8004494 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004480:	f7fe f872 	bl	8002568 <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	2b02      	cmp	r3, #2
 800448c:	d902      	bls.n	8004494 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	73fb      	strb	r3, [r7, #15]
          break;
 8004492:	e005      	b.n	80044a0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004494:	4b0a      	ldr	r3, [pc, #40]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800449c:	2b00      	cmp	r3, #0
 800449e:	d0ef      	beq.n	8004480 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80044a0:	7bfb      	ldrb	r3, [r7, #15]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d106      	bne.n	80044b4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80044a6:	4b06      	ldr	r3, [pc, #24]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044a8:	695a      	ldr	r2, [r3, #20]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	4904      	ldr	r1, [pc, #16]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80044b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	40021000 	.word	0x40021000

080044c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d101      	bne.n	80044d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e095      	b.n	8004602 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d108      	bne.n	80044f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044e6:	d009      	beq.n	80044fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	61da      	str	r2, [r3, #28]
 80044ee:	e005      	b.n	80044fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d106      	bne.n	800451c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 f877 	bl	800460a <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2202      	movs	r2, #2
 8004520:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004532:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800453c:	d902      	bls.n	8004544 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800453e:	2300      	movs	r3, #0
 8004540:	60fb      	str	r3, [r7, #12]
 8004542:	e002      	b.n	800454a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004544:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004548:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	68db      	ldr	r3, [r3, #12]
 800454e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004552:	d007      	beq.n	8004564 <HAL_SPI_Init+0xa0>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800455c:	d002      	beq.n	8004564 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004574:	431a      	orrs	r2, r3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	f003 0302 	and.w	r3, r3, #2
 800457e:	431a      	orrs	r2, r3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	695b      	ldr	r3, [r3, #20]
 8004584:	f003 0301 	and.w	r3, r3, #1
 8004588:	431a      	orrs	r2, r3
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004592:	431a      	orrs	r2, r3
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	69db      	ldr	r3, [r3, #28]
 8004598:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800459c:	431a      	orrs	r2, r3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045a6:	ea42 0103 	orr.w	r1, r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ae:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	430a      	orrs	r2, r1
 80045b8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	699b      	ldr	r3, [r3, #24]
 80045be:	0c1b      	lsrs	r3, r3, #16
 80045c0:	f003 0204 	and.w	r2, r3, #4
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c8:	f003 0310 	and.w	r3, r3, #16
 80045cc:	431a      	orrs	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045d2:	f003 0308 	and.w	r3, r3, #8
 80045d6:	431a      	orrs	r2, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80045e0:	ea42 0103 	orr.w	r1, r2, r3
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	430a      	orrs	r2, r1
 80045f0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004600:	2300      	movs	r3, #0
}
 8004602:	4618      	mov	r0, r3
 8004604:	3710      	adds	r7, #16
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}

0800460a <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800460a:	b480      	push	{r7}
 800460c:	b083      	sub	sp, #12
 800460e:	af00      	add	r7, sp, #0
 8004610:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8004612:	bf00      	nop
 8004614:	370c      	adds	r7, #12
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr

0800461e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800461e:	b580      	push	{r7, lr}
 8004620:	b08a      	sub	sp, #40	; 0x28
 8004622:	af00      	add	r7, sp, #0
 8004624:	60f8      	str	r0, [r7, #12]
 8004626:	60b9      	str	r1, [r7, #8]
 8004628:	607a      	str	r2, [r7, #4]
 800462a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800462c:	2301      	movs	r3, #1
 800462e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004630:	2300      	movs	r3, #0
 8004632:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800463c:	2b01      	cmp	r3, #1
 800463e:	d101      	bne.n	8004644 <HAL_SPI_TransmitReceive+0x26>
 8004640:	2302      	movs	r3, #2
 8004642:	e1fb      	b.n	8004a3c <HAL_SPI_TransmitReceive+0x41e>
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800464c:	f7fd ff8c 	bl	8002568 <HAL_GetTick>
 8004650:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004658:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004660:	887b      	ldrh	r3, [r7, #2]
 8004662:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004664:	887b      	ldrh	r3, [r7, #2]
 8004666:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004668:	7efb      	ldrb	r3, [r7, #27]
 800466a:	2b01      	cmp	r3, #1
 800466c:	d00e      	beq.n	800468c <HAL_SPI_TransmitReceive+0x6e>
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004674:	d106      	bne.n	8004684 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d102      	bne.n	8004684 <HAL_SPI_TransmitReceive+0x66>
 800467e:	7efb      	ldrb	r3, [r7, #27]
 8004680:	2b04      	cmp	r3, #4
 8004682:	d003      	beq.n	800468c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004684:	2302      	movs	r3, #2
 8004686:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800468a:	e1cd      	b.n	8004a28 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d005      	beq.n	800469e <HAL_SPI_TransmitReceive+0x80>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d002      	beq.n	800469e <HAL_SPI_TransmitReceive+0x80>
 8004698:	887b      	ldrh	r3, [r7, #2]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d103      	bne.n	80046a6 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80046a4:	e1c0      	b.n	8004a28 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	2b04      	cmp	r3, #4
 80046b0:	d003      	beq.n	80046ba <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2205      	movs	r2, #5
 80046b6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2200      	movs	r2, #0
 80046be:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	887a      	ldrh	r2, [r7, #2]
 80046ca:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	887a      	ldrh	r2, [r7, #2]
 80046d2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	68ba      	ldr	r2, [r7, #8]
 80046da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	887a      	ldrh	r2, [r7, #2]
 80046e0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	887a      	ldrh	r2, [r7, #2]
 80046e6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80046fc:	d802      	bhi.n	8004704 <HAL_SPI_TransmitReceive+0xe6>
 80046fe:	8a3b      	ldrh	r3, [r7, #16]
 8004700:	2b01      	cmp	r3, #1
 8004702:	d908      	bls.n	8004716 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	685a      	ldr	r2, [r3, #4]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004712:	605a      	str	r2, [r3, #4]
 8004714:	e007      	b.n	8004726 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	685a      	ldr	r2, [r3, #4]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004724:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004730:	2b40      	cmp	r3, #64	; 0x40
 8004732:	d007      	beq.n	8004744 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004742:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800474c:	d97c      	bls.n	8004848 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d002      	beq.n	800475c <HAL_SPI_TransmitReceive+0x13e>
 8004756:	8a7b      	ldrh	r3, [r7, #18]
 8004758:	2b01      	cmp	r3, #1
 800475a:	d169      	bne.n	8004830 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004760:	881a      	ldrh	r2, [r3, #0]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476c:	1c9a      	adds	r2, r3, #2
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004776:	b29b      	uxth	r3, r3
 8004778:	3b01      	subs	r3, #1
 800477a:	b29a      	uxth	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004780:	e056      	b.n	8004830 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	f003 0302 	and.w	r3, r3, #2
 800478c:	2b02      	cmp	r3, #2
 800478e:	d11b      	bne.n	80047c8 <HAL_SPI_TransmitReceive+0x1aa>
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004794:	b29b      	uxth	r3, r3
 8004796:	2b00      	cmp	r3, #0
 8004798:	d016      	beq.n	80047c8 <HAL_SPI_TransmitReceive+0x1aa>
 800479a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479c:	2b01      	cmp	r3, #1
 800479e:	d113      	bne.n	80047c8 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047a4:	881a      	ldrh	r2, [r3, #0]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b0:	1c9a      	adds	r2, r3, #2
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	3b01      	subs	r3, #1
 80047be:	b29a      	uxth	r2, r3
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80047c4:	2300      	movs	r3, #0
 80047c6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d11c      	bne.n	8004810 <HAL_SPI_TransmitReceive+0x1f2>
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80047dc:	b29b      	uxth	r3, r3
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d016      	beq.n	8004810 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	68da      	ldr	r2, [r3, #12]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ec:	b292      	uxth	r2, r2
 80047ee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f4:	1c9a      	adds	r2, r3, #2
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004800:	b29b      	uxth	r3, r3
 8004802:	3b01      	subs	r3, #1
 8004804:	b29a      	uxth	r2, r3
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800480c:	2301      	movs	r3, #1
 800480e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004810:	f7fd feaa 	bl	8002568 <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	69fb      	ldr	r3, [r7, #28]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800481c:	429a      	cmp	r2, r3
 800481e:	d807      	bhi.n	8004830 <HAL_SPI_TransmitReceive+0x212>
 8004820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004826:	d003      	beq.n	8004830 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8004828:	2303      	movs	r3, #3
 800482a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800482e:	e0fb      	b.n	8004a28 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004834:	b29b      	uxth	r3, r3
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1a3      	bne.n	8004782 <HAL_SPI_TransmitReceive+0x164>
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004840:	b29b      	uxth	r3, r3
 8004842:	2b00      	cmp	r3, #0
 8004844:	d19d      	bne.n	8004782 <HAL_SPI_TransmitReceive+0x164>
 8004846:	e0df      	b.n	8004a08 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d003      	beq.n	8004858 <HAL_SPI_TransmitReceive+0x23a>
 8004850:	8a7b      	ldrh	r3, [r7, #18]
 8004852:	2b01      	cmp	r3, #1
 8004854:	f040 80cb 	bne.w	80049ee <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800485c:	b29b      	uxth	r3, r3
 800485e:	2b01      	cmp	r3, #1
 8004860:	d912      	bls.n	8004888 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004866:	881a      	ldrh	r2, [r3, #0]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004872:	1c9a      	adds	r2, r3, #2
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800487c:	b29b      	uxth	r3, r3
 800487e:	3b02      	subs	r3, #2
 8004880:	b29a      	uxth	r2, r3
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004886:	e0b2      	b.n	80049ee <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	330c      	adds	r3, #12
 8004892:	7812      	ldrb	r2, [r2, #0]
 8004894:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800489a:	1c5a      	adds	r2, r3, #1
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	3b01      	subs	r3, #1
 80048a8:	b29a      	uxth	r2, r3
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048ae:	e09e      	b.n	80049ee <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f003 0302 	and.w	r3, r3, #2
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d134      	bne.n	8004928 <HAL_SPI_TransmitReceive+0x30a>
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d02f      	beq.n	8004928 <HAL_SPI_TransmitReceive+0x30a>
 80048c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d12c      	bne.n	8004928 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d912      	bls.n	80048fe <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048dc:	881a      	ldrh	r2, [r3, #0]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e8:	1c9a      	adds	r2, r3, #2
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	3b02      	subs	r3, #2
 80048f6:	b29a      	uxth	r2, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80048fc:	e012      	b.n	8004924 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	330c      	adds	r3, #12
 8004908:	7812      	ldrb	r2, [r2, #0]
 800490a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004910:	1c5a      	adds	r2, r3, #1
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800491a:	b29b      	uxth	r3, r3
 800491c:	3b01      	subs	r3, #1
 800491e:	b29a      	uxth	r2, r3
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004924:	2300      	movs	r3, #0
 8004926:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b01      	cmp	r3, #1
 8004934:	d148      	bne.n	80049c8 <HAL_SPI_TransmitReceive+0x3aa>
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800493c:	b29b      	uxth	r3, r3
 800493e:	2b00      	cmp	r3, #0
 8004940:	d042      	beq.n	80049c8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004948:	b29b      	uxth	r3, r3
 800494a:	2b01      	cmp	r3, #1
 800494c:	d923      	bls.n	8004996 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	68da      	ldr	r2, [r3, #12]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004958:	b292      	uxth	r2, r2
 800495a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004960:	1c9a      	adds	r2, r3, #2
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800496c:	b29b      	uxth	r3, r3
 800496e:	3b02      	subs	r3, #2
 8004970:	b29a      	uxth	r2, r3
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800497e:	b29b      	uxth	r3, r3
 8004980:	2b01      	cmp	r3, #1
 8004982:	d81f      	bhi.n	80049c4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	685a      	ldr	r2, [r3, #4]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004992:	605a      	str	r2, [r3, #4]
 8004994:	e016      	b.n	80049c4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f103 020c 	add.w	r2, r3, #12
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a2:	7812      	ldrb	r2, [r2, #0]
 80049a4:	b2d2      	uxtb	r2, r2
 80049a6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ac:	1c5a      	adds	r2, r3, #1
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	3b01      	subs	r3, #1
 80049bc:	b29a      	uxth	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049c4:	2301      	movs	r3, #1
 80049c6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80049c8:	f7fd fdce 	bl	8002568 <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d803      	bhi.n	80049e0 <HAL_SPI_TransmitReceive+0x3c2>
 80049d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049de:	d102      	bne.n	80049e6 <HAL_SPI_TransmitReceive+0x3c8>
 80049e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d103      	bne.n	80049ee <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80049e6:	2303      	movs	r3, #3
 80049e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80049ec:	e01c      	b.n	8004a28 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	f47f af5b 	bne.w	80048b0 <HAL_SPI_TransmitReceive+0x292>
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	f47f af54 	bne.w	80048b0 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a08:	69fa      	ldr	r2, [r7, #28]
 8004a0a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a0c:	68f8      	ldr	r0, [r7, #12]
 8004a0e:	f000 f945 	bl	8004c9c <SPI_EndRxTxTransaction>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d006      	beq.n	8004a26 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2220      	movs	r2, #32
 8004a22:	661a      	str	r2, [r3, #96]	; 0x60
 8004a24:	e000      	b.n	8004a28 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8004a26:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004a38:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3728      	adds	r7, #40	; 0x28
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004a52:	b2db      	uxtb	r3, r3
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	370c      	adds	r7, #12
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr

08004a60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b088      	sub	sp, #32
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	60b9      	str	r1, [r7, #8]
 8004a6a:	603b      	str	r3, [r7, #0]
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a70:	f7fd fd7a 	bl	8002568 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a78:	1a9b      	subs	r3, r3, r2
 8004a7a:	683a      	ldr	r2, [r7, #0]
 8004a7c:	4413      	add	r3, r2
 8004a7e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a80:	f7fd fd72 	bl	8002568 <HAL_GetTick>
 8004a84:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a86:	4b39      	ldr	r3, [pc, #228]	; (8004b6c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	015b      	lsls	r3, r3, #5
 8004a8c:	0d1b      	lsrs	r3, r3, #20
 8004a8e:	69fa      	ldr	r2, [r7, #28]
 8004a90:	fb02 f303 	mul.w	r3, r2, r3
 8004a94:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a96:	e054      	b.n	8004b42 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a9e:	d050      	beq.n	8004b42 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004aa0:	f7fd fd62 	bl	8002568 <HAL_GetTick>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	69fa      	ldr	r2, [r7, #28]
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d902      	bls.n	8004ab6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d13d      	bne.n	8004b32 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	685a      	ldr	r2, [r3, #4]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004ac4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ace:	d111      	bne.n	8004af4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ad8:	d004      	beq.n	8004ae4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ae2:	d107      	bne.n	8004af4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004af2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004afc:	d10f      	bne.n	8004b1e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b0c:	601a      	str	r2, [r3, #0]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b1c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2201      	movs	r2, #1
 8004b22:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e017      	b.n	8004b62 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d101      	bne.n	8004b3c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	689a      	ldr	r2, [r3, #8]
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	68ba      	ldr	r2, [r7, #8]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	bf0c      	ite	eq
 8004b52:	2301      	moveq	r3, #1
 8004b54:	2300      	movne	r3, #0
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	461a      	mov	r2, r3
 8004b5a:	79fb      	ldrb	r3, [r7, #7]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d19b      	bne.n	8004a98 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3720      	adds	r7, #32
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	20000030 	.word	0x20000030

08004b70 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b08a      	sub	sp, #40	; 0x28
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
 8004b7c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004b82:	f7fd fcf1 	bl	8002568 <HAL_GetTick>
 8004b86:	4602      	mov	r2, r0
 8004b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b8a:	1a9b      	subs	r3, r3, r2
 8004b8c:	683a      	ldr	r2, [r7, #0]
 8004b8e:	4413      	add	r3, r2
 8004b90:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004b92:	f7fd fce9 	bl	8002568 <HAL_GetTick>
 8004b96:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	330c      	adds	r3, #12
 8004b9e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004ba0:	4b3d      	ldr	r3, [pc, #244]	; (8004c98 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	4413      	add	r3, r2
 8004baa:	00da      	lsls	r2, r3, #3
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	0d1b      	lsrs	r3, r3, #20
 8004bb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bb2:	fb02 f303 	mul.w	r3, r2, r3
 8004bb6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004bb8:	e060      	b.n	8004c7c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004bc0:	d107      	bne.n	8004bd2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d104      	bne.n	8004bd2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004bc8:	69fb      	ldr	r3, [r7, #28]
 8004bca:	781b      	ldrb	r3, [r3, #0]
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004bd0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd8:	d050      	beq.n	8004c7c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004bda:	f7fd fcc5 	bl	8002568 <HAL_GetTick>
 8004bde:	4602      	mov	r2, r0
 8004be0:	6a3b      	ldr	r3, [r7, #32]
 8004be2:	1ad3      	subs	r3, r2, r3
 8004be4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d902      	bls.n	8004bf0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d13d      	bne.n	8004c6c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	685a      	ldr	r2, [r3, #4]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004bfe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c08:	d111      	bne.n	8004c2e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c12:	d004      	beq.n	8004c1e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c1c:	d107      	bne.n	8004c2e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c2c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c36:	d10f      	bne.n	8004c58 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c46:	601a      	str	r2, [r3, #0]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c56:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2200      	movs	r2, #0
 8004c64:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004c68:	2303      	movs	r3, #3
 8004c6a:	e010      	b.n	8004c8e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d101      	bne.n	8004c76 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004c72:	2300      	movs	r3, #0
 8004c74:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8004c76:	69bb      	ldr	r3, [r7, #24]
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	689a      	ldr	r2, [r3, #8]
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	4013      	ands	r3, r2
 8004c86:	687a      	ldr	r2, [r7, #4]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d196      	bne.n	8004bba <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004c8c:	2300      	movs	r3, #0
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3728      	adds	r7, #40	; 0x28
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	20000030 	.word	0x20000030

08004c9c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b086      	sub	sp, #24
 8004ca0:	af02      	add	r7, sp, #8
 8004ca2:	60f8      	str	r0, [r7, #12]
 8004ca4:	60b9      	str	r1, [r7, #8]
 8004ca6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	9300      	str	r3, [sp, #0]
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004cb4:	68f8      	ldr	r0, [r7, #12]
 8004cb6:	f7ff ff5b 	bl	8004b70 <SPI_WaitFifoStateUntilTimeout>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d007      	beq.n	8004cd0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cc4:	f043 0220 	orr.w	r2, r3, #32
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004ccc:	2303      	movs	r3, #3
 8004cce:	e027      	b.n	8004d20 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	9300      	str	r3, [sp, #0]
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	2180      	movs	r1, #128	; 0x80
 8004cda:	68f8      	ldr	r0, [r7, #12]
 8004cdc:	f7ff fec0 	bl	8004a60 <SPI_WaitFlagStateUntilTimeout>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d007      	beq.n	8004cf6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cea:	f043 0220 	orr.w	r2, r3, #32
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004cf2:	2303      	movs	r3, #3
 8004cf4:	e014      	b.n	8004d20 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	9300      	str	r3, [sp, #0]
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004d02:	68f8      	ldr	r0, [r7, #12]
 8004d04:	f7ff ff34 	bl	8004b70 <SPI_WaitFifoStateUntilTimeout>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d007      	beq.n	8004d1e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d12:	f043 0220 	orr.w	r2, r3, #32
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	e000      	b.n	8004d20 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004d1e:	2300      	movs	r3, #0
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3710      	adds	r7, #16
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}

08004d28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b082      	sub	sp, #8
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d101      	bne.n	8004d3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e040      	b.n	8004dbc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d106      	bne.n	8004d50 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f000 f83a 	bl	8004dc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2224      	movs	r2, #36	; 0x24
 8004d54:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f022 0201 	bic.w	r2, r2, #1
 8004d64:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f000 f8ca 	bl	8004f00 <UART_SetConfig>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d101      	bne.n	8004d76 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e022      	b.n	8004dbc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d002      	beq.n	8004d84 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f000 fb76 	bl	8005470 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	685a      	ldr	r2, [r3, #4]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	689a      	ldr	r2, [r3, #8]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004da2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f042 0201 	orr.w	r2, r2, #1
 8004db2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f000 fbfd 	bl	80055b4 <UART_CheckIdleState>
 8004dba:	4603      	mov	r3, r0
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3708      	adds	r7, #8
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8004dcc:	bf00      	nop
 8004dce:	370c      	adds	r7, #12
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr

08004dd8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b08a      	sub	sp, #40	; 0x28
 8004ddc:	af02      	add	r7, sp, #8
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	60b9      	str	r1, [r7, #8]
 8004de2:	603b      	str	r3, [r7, #0]
 8004de4:	4613      	mov	r3, r2
 8004de6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004dec:	2b20      	cmp	r3, #32
 8004dee:	f040 8082 	bne.w	8004ef6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d002      	beq.n	8004dfe <HAL_UART_Transmit+0x26>
 8004df8:	88fb      	ldrh	r3, [r7, #6]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d101      	bne.n	8004e02 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e07a      	b.n	8004ef8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d101      	bne.n	8004e10 <HAL_UART_Transmit+0x38>
 8004e0c:	2302      	movs	r3, #2
 8004e0e:	e073      	b.n	8004ef8 <HAL_UART_Transmit+0x120>
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2221      	movs	r2, #33	; 0x21
 8004e24:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e26:	f7fd fb9f 	bl	8002568 <HAL_GetTick>
 8004e2a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	88fa      	ldrh	r2, [r7, #6]
 8004e30:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	88fa      	ldrh	r2, [r7, #6]
 8004e38:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e44:	d108      	bne.n	8004e58 <HAL_UART_Transmit+0x80>
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d104      	bne.n	8004e58 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	61bb      	str	r3, [r7, #24]
 8004e56:	e003      	b.n	8004e60 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004e68:	e02d      	b.n	8004ec6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	9300      	str	r3, [sp, #0]
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	2200      	movs	r2, #0
 8004e72:	2180      	movs	r1, #128	; 0x80
 8004e74:	68f8      	ldr	r0, [r7, #12]
 8004e76:	f000 fbe6 	bl	8005646 <UART_WaitOnFlagUntilTimeout>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d001      	beq.n	8004e84 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004e80:	2303      	movs	r3, #3
 8004e82:	e039      	b.n	8004ef8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d10b      	bne.n	8004ea2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e8a:	69bb      	ldr	r3, [r7, #24]
 8004e8c:	881a      	ldrh	r2, [r3, #0]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e96:	b292      	uxth	r2, r2
 8004e98:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004e9a:	69bb      	ldr	r3, [r7, #24]
 8004e9c:	3302      	adds	r3, #2
 8004e9e:	61bb      	str	r3, [r7, #24]
 8004ea0:	e008      	b.n	8004eb4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	781a      	ldrb	r2, [r3, #0]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	b292      	uxth	r2, r2
 8004eac:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	3301      	adds	r3, #1
 8004eb2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	3b01      	subs	r3, #1
 8004ebe:	b29a      	uxth	r2, r3
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1cb      	bne.n	8004e6a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	9300      	str	r3, [sp, #0]
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	2140      	movs	r1, #64	; 0x40
 8004edc:	68f8      	ldr	r0, [r7, #12]
 8004ede:	f000 fbb2 	bl	8005646 <UART_WaitOnFlagUntilTimeout>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d001      	beq.n	8004eec <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004ee8:	2303      	movs	r3, #3
 8004eea:	e005      	b.n	8004ef8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2220      	movs	r2, #32
 8004ef0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	e000      	b.n	8004ef8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004ef6:	2302      	movs	r3, #2
  }
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3720      	adds	r7, #32
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f04:	b08a      	sub	sp, #40	; 0x28
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	689a      	ldr	r2, [r3, #8]
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	691b      	ldr	r3, [r3, #16]
 8004f18:	431a      	orrs	r2, r3
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	695b      	ldr	r3, [r3, #20]
 8004f1e:	431a      	orrs	r2, r3
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	69db      	ldr	r3, [r3, #28]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	4ba4      	ldr	r3, [pc, #656]	; (80051c0 <UART_SetConfig+0x2c0>)
 8004f30:	4013      	ands	r3, r2
 8004f32:	68fa      	ldr	r2, [r7, #12]
 8004f34:	6812      	ldr	r2, [r2, #0]
 8004f36:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004f38:	430b      	orrs	r3, r1
 8004f3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	68da      	ldr	r2, [r3, #12]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	430a      	orrs	r2, r1
 8004f50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	699b      	ldr	r3, [r3, #24]
 8004f56:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a99      	ldr	r2, [pc, #612]	; (80051c4 <UART_SetConfig+0x2c4>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d004      	beq.n	8004f6c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6a1b      	ldr	r3, [r3, #32]
 8004f66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f7c:	430a      	orrs	r2, r1
 8004f7e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a90      	ldr	r2, [pc, #576]	; (80051c8 <UART_SetConfig+0x2c8>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d126      	bne.n	8004fd8 <UART_SetConfig+0xd8>
 8004f8a:	4b90      	ldr	r3, [pc, #576]	; (80051cc <UART_SetConfig+0x2cc>)
 8004f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f90:	f003 0303 	and.w	r3, r3, #3
 8004f94:	2b03      	cmp	r3, #3
 8004f96:	d81b      	bhi.n	8004fd0 <UART_SetConfig+0xd0>
 8004f98:	a201      	add	r2, pc, #4	; (adr r2, 8004fa0 <UART_SetConfig+0xa0>)
 8004f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f9e:	bf00      	nop
 8004fa0:	08004fb1 	.word	0x08004fb1
 8004fa4:	08004fc1 	.word	0x08004fc1
 8004fa8:	08004fb9 	.word	0x08004fb9
 8004fac:	08004fc9 	.word	0x08004fc9
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fb6:	e116      	b.n	80051e6 <UART_SetConfig+0x2e6>
 8004fb8:	2302      	movs	r3, #2
 8004fba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fbe:	e112      	b.n	80051e6 <UART_SetConfig+0x2e6>
 8004fc0:	2304      	movs	r3, #4
 8004fc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fc6:	e10e      	b.n	80051e6 <UART_SetConfig+0x2e6>
 8004fc8:	2308      	movs	r3, #8
 8004fca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fce:	e10a      	b.n	80051e6 <UART_SetConfig+0x2e6>
 8004fd0:	2310      	movs	r3, #16
 8004fd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fd6:	e106      	b.n	80051e6 <UART_SetConfig+0x2e6>
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a7c      	ldr	r2, [pc, #496]	; (80051d0 <UART_SetConfig+0x2d0>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d138      	bne.n	8005054 <UART_SetConfig+0x154>
 8004fe2:	4b7a      	ldr	r3, [pc, #488]	; (80051cc <UART_SetConfig+0x2cc>)
 8004fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fe8:	f003 030c 	and.w	r3, r3, #12
 8004fec:	2b0c      	cmp	r3, #12
 8004fee:	d82d      	bhi.n	800504c <UART_SetConfig+0x14c>
 8004ff0:	a201      	add	r2, pc, #4	; (adr r2, 8004ff8 <UART_SetConfig+0xf8>)
 8004ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ff6:	bf00      	nop
 8004ff8:	0800502d 	.word	0x0800502d
 8004ffc:	0800504d 	.word	0x0800504d
 8005000:	0800504d 	.word	0x0800504d
 8005004:	0800504d 	.word	0x0800504d
 8005008:	0800503d 	.word	0x0800503d
 800500c:	0800504d 	.word	0x0800504d
 8005010:	0800504d 	.word	0x0800504d
 8005014:	0800504d 	.word	0x0800504d
 8005018:	08005035 	.word	0x08005035
 800501c:	0800504d 	.word	0x0800504d
 8005020:	0800504d 	.word	0x0800504d
 8005024:	0800504d 	.word	0x0800504d
 8005028:	08005045 	.word	0x08005045
 800502c:	2300      	movs	r3, #0
 800502e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005032:	e0d8      	b.n	80051e6 <UART_SetConfig+0x2e6>
 8005034:	2302      	movs	r3, #2
 8005036:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800503a:	e0d4      	b.n	80051e6 <UART_SetConfig+0x2e6>
 800503c:	2304      	movs	r3, #4
 800503e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005042:	e0d0      	b.n	80051e6 <UART_SetConfig+0x2e6>
 8005044:	2308      	movs	r3, #8
 8005046:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800504a:	e0cc      	b.n	80051e6 <UART_SetConfig+0x2e6>
 800504c:	2310      	movs	r3, #16
 800504e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005052:	e0c8      	b.n	80051e6 <UART_SetConfig+0x2e6>
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a5e      	ldr	r2, [pc, #376]	; (80051d4 <UART_SetConfig+0x2d4>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d125      	bne.n	80050aa <UART_SetConfig+0x1aa>
 800505e:	4b5b      	ldr	r3, [pc, #364]	; (80051cc <UART_SetConfig+0x2cc>)
 8005060:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005064:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005068:	2b30      	cmp	r3, #48	; 0x30
 800506a:	d016      	beq.n	800509a <UART_SetConfig+0x19a>
 800506c:	2b30      	cmp	r3, #48	; 0x30
 800506e:	d818      	bhi.n	80050a2 <UART_SetConfig+0x1a2>
 8005070:	2b20      	cmp	r3, #32
 8005072:	d00a      	beq.n	800508a <UART_SetConfig+0x18a>
 8005074:	2b20      	cmp	r3, #32
 8005076:	d814      	bhi.n	80050a2 <UART_SetConfig+0x1a2>
 8005078:	2b00      	cmp	r3, #0
 800507a:	d002      	beq.n	8005082 <UART_SetConfig+0x182>
 800507c:	2b10      	cmp	r3, #16
 800507e:	d008      	beq.n	8005092 <UART_SetConfig+0x192>
 8005080:	e00f      	b.n	80050a2 <UART_SetConfig+0x1a2>
 8005082:	2300      	movs	r3, #0
 8005084:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005088:	e0ad      	b.n	80051e6 <UART_SetConfig+0x2e6>
 800508a:	2302      	movs	r3, #2
 800508c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005090:	e0a9      	b.n	80051e6 <UART_SetConfig+0x2e6>
 8005092:	2304      	movs	r3, #4
 8005094:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005098:	e0a5      	b.n	80051e6 <UART_SetConfig+0x2e6>
 800509a:	2308      	movs	r3, #8
 800509c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050a0:	e0a1      	b.n	80051e6 <UART_SetConfig+0x2e6>
 80050a2:	2310      	movs	r3, #16
 80050a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050a8:	e09d      	b.n	80051e6 <UART_SetConfig+0x2e6>
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a4a      	ldr	r2, [pc, #296]	; (80051d8 <UART_SetConfig+0x2d8>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d125      	bne.n	8005100 <UART_SetConfig+0x200>
 80050b4:	4b45      	ldr	r3, [pc, #276]	; (80051cc <UART_SetConfig+0x2cc>)
 80050b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050ba:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80050be:	2bc0      	cmp	r3, #192	; 0xc0
 80050c0:	d016      	beq.n	80050f0 <UART_SetConfig+0x1f0>
 80050c2:	2bc0      	cmp	r3, #192	; 0xc0
 80050c4:	d818      	bhi.n	80050f8 <UART_SetConfig+0x1f8>
 80050c6:	2b80      	cmp	r3, #128	; 0x80
 80050c8:	d00a      	beq.n	80050e0 <UART_SetConfig+0x1e0>
 80050ca:	2b80      	cmp	r3, #128	; 0x80
 80050cc:	d814      	bhi.n	80050f8 <UART_SetConfig+0x1f8>
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d002      	beq.n	80050d8 <UART_SetConfig+0x1d8>
 80050d2:	2b40      	cmp	r3, #64	; 0x40
 80050d4:	d008      	beq.n	80050e8 <UART_SetConfig+0x1e8>
 80050d6:	e00f      	b.n	80050f8 <UART_SetConfig+0x1f8>
 80050d8:	2300      	movs	r3, #0
 80050da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050de:	e082      	b.n	80051e6 <UART_SetConfig+0x2e6>
 80050e0:	2302      	movs	r3, #2
 80050e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050e6:	e07e      	b.n	80051e6 <UART_SetConfig+0x2e6>
 80050e8:	2304      	movs	r3, #4
 80050ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050ee:	e07a      	b.n	80051e6 <UART_SetConfig+0x2e6>
 80050f0:	2308      	movs	r3, #8
 80050f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050f6:	e076      	b.n	80051e6 <UART_SetConfig+0x2e6>
 80050f8:	2310      	movs	r3, #16
 80050fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050fe:	e072      	b.n	80051e6 <UART_SetConfig+0x2e6>
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a35      	ldr	r2, [pc, #212]	; (80051dc <UART_SetConfig+0x2dc>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d12a      	bne.n	8005160 <UART_SetConfig+0x260>
 800510a:	4b30      	ldr	r3, [pc, #192]	; (80051cc <UART_SetConfig+0x2cc>)
 800510c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005110:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005114:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005118:	d01a      	beq.n	8005150 <UART_SetConfig+0x250>
 800511a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800511e:	d81b      	bhi.n	8005158 <UART_SetConfig+0x258>
 8005120:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005124:	d00c      	beq.n	8005140 <UART_SetConfig+0x240>
 8005126:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800512a:	d815      	bhi.n	8005158 <UART_SetConfig+0x258>
 800512c:	2b00      	cmp	r3, #0
 800512e:	d003      	beq.n	8005138 <UART_SetConfig+0x238>
 8005130:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005134:	d008      	beq.n	8005148 <UART_SetConfig+0x248>
 8005136:	e00f      	b.n	8005158 <UART_SetConfig+0x258>
 8005138:	2300      	movs	r3, #0
 800513a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800513e:	e052      	b.n	80051e6 <UART_SetConfig+0x2e6>
 8005140:	2302      	movs	r3, #2
 8005142:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005146:	e04e      	b.n	80051e6 <UART_SetConfig+0x2e6>
 8005148:	2304      	movs	r3, #4
 800514a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800514e:	e04a      	b.n	80051e6 <UART_SetConfig+0x2e6>
 8005150:	2308      	movs	r3, #8
 8005152:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005156:	e046      	b.n	80051e6 <UART_SetConfig+0x2e6>
 8005158:	2310      	movs	r3, #16
 800515a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800515e:	e042      	b.n	80051e6 <UART_SetConfig+0x2e6>
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a17      	ldr	r2, [pc, #92]	; (80051c4 <UART_SetConfig+0x2c4>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d13a      	bne.n	80051e0 <UART_SetConfig+0x2e0>
 800516a:	4b18      	ldr	r3, [pc, #96]	; (80051cc <UART_SetConfig+0x2cc>)
 800516c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005170:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005174:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005178:	d01a      	beq.n	80051b0 <UART_SetConfig+0x2b0>
 800517a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800517e:	d81b      	bhi.n	80051b8 <UART_SetConfig+0x2b8>
 8005180:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005184:	d00c      	beq.n	80051a0 <UART_SetConfig+0x2a0>
 8005186:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800518a:	d815      	bhi.n	80051b8 <UART_SetConfig+0x2b8>
 800518c:	2b00      	cmp	r3, #0
 800518e:	d003      	beq.n	8005198 <UART_SetConfig+0x298>
 8005190:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005194:	d008      	beq.n	80051a8 <UART_SetConfig+0x2a8>
 8005196:	e00f      	b.n	80051b8 <UART_SetConfig+0x2b8>
 8005198:	2300      	movs	r3, #0
 800519a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800519e:	e022      	b.n	80051e6 <UART_SetConfig+0x2e6>
 80051a0:	2302      	movs	r3, #2
 80051a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051a6:	e01e      	b.n	80051e6 <UART_SetConfig+0x2e6>
 80051a8:	2304      	movs	r3, #4
 80051aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051ae:	e01a      	b.n	80051e6 <UART_SetConfig+0x2e6>
 80051b0:	2308      	movs	r3, #8
 80051b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051b6:	e016      	b.n	80051e6 <UART_SetConfig+0x2e6>
 80051b8:	2310      	movs	r3, #16
 80051ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051be:	e012      	b.n	80051e6 <UART_SetConfig+0x2e6>
 80051c0:	efff69f3 	.word	0xefff69f3
 80051c4:	40008000 	.word	0x40008000
 80051c8:	40013800 	.word	0x40013800
 80051cc:	40021000 	.word	0x40021000
 80051d0:	40004400 	.word	0x40004400
 80051d4:	40004800 	.word	0x40004800
 80051d8:	40004c00 	.word	0x40004c00
 80051dc:	40005000 	.word	0x40005000
 80051e0:	2310      	movs	r3, #16
 80051e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a9f      	ldr	r2, [pc, #636]	; (8005468 <UART_SetConfig+0x568>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d17a      	bne.n	80052e6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80051f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80051f4:	2b08      	cmp	r3, #8
 80051f6:	d824      	bhi.n	8005242 <UART_SetConfig+0x342>
 80051f8:	a201      	add	r2, pc, #4	; (adr r2, 8005200 <UART_SetConfig+0x300>)
 80051fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051fe:	bf00      	nop
 8005200:	08005225 	.word	0x08005225
 8005204:	08005243 	.word	0x08005243
 8005208:	0800522d 	.word	0x0800522d
 800520c:	08005243 	.word	0x08005243
 8005210:	08005233 	.word	0x08005233
 8005214:	08005243 	.word	0x08005243
 8005218:	08005243 	.word	0x08005243
 800521c:	08005243 	.word	0x08005243
 8005220:	0800523b 	.word	0x0800523b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005224:	f7fe fc06 	bl	8003a34 <HAL_RCC_GetPCLK1Freq>
 8005228:	61f8      	str	r0, [r7, #28]
        break;
 800522a:	e010      	b.n	800524e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800522c:	4b8f      	ldr	r3, [pc, #572]	; (800546c <UART_SetConfig+0x56c>)
 800522e:	61fb      	str	r3, [r7, #28]
        break;
 8005230:	e00d      	b.n	800524e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005232:	f7fe fb67 	bl	8003904 <HAL_RCC_GetSysClockFreq>
 8005236:	61f8      	str	r0, [r7, #28]
        break;
 8005238:	e009      	b.n	800524e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800523a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800523e:	61fb      	str	r3, [r7, #28]
        break;
 8005240:	e005      	b.n	800524e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005242:	2300      	movs	r3, #0
 8005244:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800524c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800524e:	69fb      	ldr	r3, [r7, #28]
 8005250:	2b00      	cmp	r3, #0
 8005252:	f000 80fb 	beq.w	800544c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	685a      	ldr	r2, [r3, #4]
 800525a:	4613      	mov	r3, r2
 800525c:	005b      	lsls	r3, r3, #1
 800525e:	4413      	add	r3, r2
 8005260:	69fa      	ldr	r2, [r7, #28]
 8005262:	429a      	cmp	r2, r3
 8005264:	d305      	bcc.n	8005272 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800526c:	69fa      	ldr	r2, [r7, #28]
 800526e:	429a      	cmp	r2, r3
 8005270:	d903      	bls.n	800527a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005278:	e0e8      	b.n	800544c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	2200      	movs	r2, #0
 800527e:	461c      	mov	r4, r3
 8005280:	4615      	mov	r5, r2
 8005282:	f04f 0200 	mov.w	r2, #0
 8005286:	f04f 0300 	mov.w	r3, #0
 800528a:	022b      	lsls	r3, r5, #8
 800528c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005290:	0222      	lsls	r2, r4, #8
 8005292:	68f9      	ldr	r1, [r7, #12]
 8005294:	6849      	ldr	r1, [r1, #4]
 8005296:	0849      	lsrs	r1, r1, #1
 8005298:	2000      	movs	r0, #0
 800529a:	4688      	mov	r8, r1
 800529c:	4681      	mov	r9, r0
 800529e:	eb12 0a08 	adds.w	sl, r2, r8
 80052a2:	eb43 0b09 	adc.w	fp, r3, r9
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	603b      	str	r3, [r7, #0]
 80052ae:	607a      	str	r2, [r7, #4]
 80052b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052b4:	4650      	mov	r0, sl
 80052b6:	4659      	mov	r1, fp
 80052b8:	f7fa ffda 	bl	8000270 <__aeabi_uldivmod>
 80052bc:	4602      	mov	r2, r0
 80052be:	460b      	mov	r3, r1
 80052c0:	4613      	mov	r3, r2
 80052c2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80052c4:	69bb      	ldr	r3, [r7, #24]
 80052c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80052ca:	d308      	bcc.n	80052de <UART_SetConfig+0x3de>
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052d2:	d204      	bcs.n	80052de <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	69ba      	ldr	r2, [r7, #24]
 80052da:	60da      	str	r2, [r3, #12]
 80052dc:	e0b6      	b.n	800544c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80052e4:	e0b2      	b.n	800544c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	69db      	ldr	r3, [r3, #28]
 80052ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052ee:	d15e      	bne.n	80053ae <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80052f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80052f4:	2b08      	cmp	r3, #8
 80052f6:	d828      	bhi.n	800534a <UART_SetConfig+0x44a>
 80052f8:	a201      	add	r2, pc, #4	; (adr r2, 8005300 <UART_SetConfig+0x400>)
 80052fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052fe:	bf00      	nop
 8005300:	08005325 	.word	0x08005325
 8005304:	0800532d 	.word	0x0800532d
 8005308:	08005335 	.word	0x08005335
 800530c:	0800534b 	.word	0x0800534b
 8005310:	0800533b 	.word	0x0800533b
 8005314:	0800534b 	.word	0x0800534b
 8005318:	0800534b 	.word	0x0800534b
 800531c:	0800534b 	.word	0x0800534b
 8005320:	08005343 	.word	0x08005343
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005324:	f7fe fb86 	bl	8003a34 <HAL_RCC_GetPCLK1Freq>
 8005328:	61f8      	str	r0, [r7, #28]
        break;
 800532a:	e014      	b.n	8005356 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800532c:	f7fe fb98 	bl	8003a60 <HAL_RCC_GetPCLK2Freq>
 8005330:	61f8      	str	r0, [r7, #28]
        break;
 8005332:	e010      	b.n	8005356 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005334:	4b4d      	ldr	r3, [pc, #308]	; (800546c <UART_SetConfig+0x56c>)
 8005336:	61fb      	str	r3, [r7, #28]
        break;
 8005338:	e00d      	b.n	8005356 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800533a:	f7fe fae3 	bl	8003904 <HAL_RCC_GetSysClockFreq>
 800533e:	61f8      	str	r0, [r7, #28]
        break;
 8005340:	e009      	b.n	8005356 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005342:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005346:	61fb      	str	r3, [r7, #28]
        break;
 8005348:	e005      	b.n	8005356 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800534a:	2300      	movs	r3, #0
 800534c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005354:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d077      	beq.n	800544c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800535c:	69fb      	ldr	r3, [r7, #28]
 800535e:	005a      	lsls	r2, r3, #1
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	085b      	lsrs	r3, r3, #1
 8005366:	441a      	add	r2, r3
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005370:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	2b0f      	cmp	r3, #15
 8005376:	d916      	bls.n	80053a6 <UART_SetConfig+0x4a6>
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800537e:	d212      	bcs.n	80053a6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	b29b      	uxth	r3, r3
 8005384:	f023 030f 	bic.w	r3, r3, #15
 8005388:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800538a:	69bb      	ldr	r3, [r7, #24]
 800538c:	085b      	lsrs	r3, r3, #1
 800538e:	b29b      	uxth	r3, r3
 8005390:	f003 0307 	and.w	r3, r3, #7
 8005394:	b29a      	uxth	r2, r3
 8005396:	8afb      	ldrh	r3, [r7, #22]
 8005398:	4313      	orrs	r3, r2
 800539a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	8afa      	ldrh	r2, [r7, #22]
 80053a2:	60da      	str	r2, [r3, #12]
 80053a4:	e052      	b.n	800544c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80053ac:	e04e      	b.n	800544c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80053ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80053b2:	2b08      	cmp	r3, #8
 80053b4:	d827      	bhi.n	8005406 <UART_SetConfig+0x506>
 80053b6:	a201      	add	r2, pc, #4	; (adr r2, 80053bc <UART_SetConfig+0x4bc>)
 80053b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053bc:	080053e1 	.word	0x080053e1
 80053c0:	080053e9 	.word	0x080053e9
 80053c4:	080053f1 	.word	0x080053f1
 80053c8:	08005407 	.word	0x08005407
 80053cc:	080053f7 	.word	0x080053f7
 80053d0:	08005407 	.word	0x08005407
 80053d4:	08005407 	.word	0x08005407
 80053d8:	08005407 	.word	0x08005407
 80053dc:	080053ff 	.word	0x080053ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053e0:	f7fe fb28 	bl	8003a34 <HAL_RCC_GetPCLK1Freq>
 80053e4:	61f8      	str	r0, [r7, #28]
        break;
 80053e6:	e014      	b.n	8005412 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053e8:	f7fe fb3a 	bl	8003a60 <HAL_RCC_GetPCLK2Freq>
 80053ec:	61f8      	str	r0, [r7, #28]
        break;
 80053ee:	e010      	b.n	8005412 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053f0:	4b1e      	ldr	r3, [pc, #120]	; (800546c <UART_SetConfig+0x56c>)
 80053f2:	61fb      	str	r3, [r7, #28]
        break;
 80053f4:	e00d      	b.n	8005412 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053f6:	f7fe fa85 	bl	8003904 <HAL_RCC_GetSysClockFreq>
 80053fa:	61f8      	str	r0, [r7, #28]
        break;
 80053fc:	e009      	b.n	8005412 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005402:	61fb      	str	r3, [r7, #28]
        break;
 8005404:	e005      	b.n	8005412 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005406:	2300      	movs	r3, #0
 8005408:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005410:	bf00      	nop
    }

    if (pclk != 0U)
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d019      	beq.n	800544c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	085a      	lsrs	r2, r3, #1
 800541e:	69fb      	ldr	r3, [r7, #28]
 8005420:	441a      	add	r2, r3
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	fbb2 f3f3 	udiv	r3, r2, r3
 800542a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800542c:	69bb      	ldr	r3, [r7, #24]
 800542e:	2b0f      	cmp	r3, #15
 8005430:	d909      	bls.n	8005446 <UART_SetConfig+0x546>
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005438:	d205      	bcs.n	8005446 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800543a:	69bb      	ldr	r3, [r7, #24]
 800543c:	b29a      	uxth	r2, r3
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	60da      	str	r2, [r3, #12]
 8005444:	e002      	b.n	800544c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2200      	movs	r2, #0
 8005456:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005458:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800545c:	4618      	mov	r0, r3
 800545e:	3728      	adds	r7, #40	; 0x28
 8005460:	46bd      	mov	sp, r7
 8005462:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005466:	bf00      	nop
 8005468:	40008000 	.word	0x40008000
 800546c:	00f42400 	.word	0x00f42400

08005470 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005470:	b480      	push	{r7}
 8005472:	b083      	sub	sp, #12
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547c:	f003 0301 	and.w	r3, r3, #1
 8005480:	2b00      	cmp	r3, #0
 8005482:	d00a      	beq.n	800549a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	430a      	orrs	r2, r1
 8005498:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549e:	f003 0302 	and.w	r3, r3, #2
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00a      	beq.n	80054bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	430a      	orrs	r2, r1
 80054ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c0:	f003 0304 	and.w	r3, r3, #4
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d00a      	beq.n	80054de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	430a      	orrs	r2, r1
 80054dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e2:	f003 0308 	and.w	r3, r3, #8
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d00a      	beq.n	8005500 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	430a      	orrs	r2, r1
 80054fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005504:	f003 0310 	and.w	r3, r3, #16
 8005508:	2b00      	cmp	r3, #0
 800550a:	d00a      	beq.n	8005522 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	430a      	orrs	r2, r1
 8005520:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005526:	f003 0320 	and.w	r3, r3, #32
 800552a:	2b00      	cmp	r3, #0
 800552c:	d00a      	beq.n	8005544 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	430a      	orrs	r2, r1
 8005542:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005548:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800554c:	2b00      	cmp	r3, #0
 800554e:	d01a      	beq.n	8005586 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	430a      	orrs	r2, r1
 8005564:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800556a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800556e:	d10a      	bne.n	8005586 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	430a      	orrs	r2, r1
 8005584:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800558e:	2b00      	cmp	r3, #0
 8005590:	d00a      	beq.n	80055a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	430a      	orrs	r2, r1
 80055a6:	605a      	str	r2, [r3, #4]
  }
}
 80055a8:	bf00      	nop
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b086      	sub	sp, #24
 80055b8:	af02      	add	r7, sp, #8
 80055ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80055c4:	f7fc ffd0 	bl	8002568 <HAL_GetTick>
 80055c8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0308 	and.w	r3, r3, #8
 80055d4:	2b08      	cmp	r3, #8
 80055d6:	d10e      	bne.n	80055f6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80055dc:	9300      	str	r3, [sp, #0]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2200      	movs	r2, #0
 80055e2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 f82d 	bl	8005646 <UART_WaitOnFlagUntilTimeout>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d001      	beq.n	80055f6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e023      	b.n	800563e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 0304 	and.w	r3, r3, #4
 8005600:	2b04      	cmp	r3, #4
 8005602:	d10e      	bne.n	8005622 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005604:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005608:	9300      	str	r3, [sp, #0]
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2200      	movs	r2, #0
 800560e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 f817 	bl	8005646 <UART_WaitOnFlagUntilTimeout>
 8005618:	4603      	mov	r3, r0
 800561a:	2b00      	cmp	r3, #0
 800561c:	d001      	beq.n	8005622 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	e00d      	b.n	800563e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2220      	movs	r2, #32
 8005626:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2220      	movs	r2, #32
 800562c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800563c:	2300      	movs	r3, #0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3710      	adds	r7, #16
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}

08005646 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005646:	b580      	push	{r7, lr}
 8005648:	b09c      	sub	sp, #112	; 0x70
 800564a:	af00      	add	r7, sp, #0
 800564c:	60f8      	str	r0, [r7, #12]
 800564e:	60b9      	str	r1, [r7, #8]
 8005650:	603b      	str	r3, [r7, #0]
 8005652:	4613      	mov	r3, r2
 8005654:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005656:	e0a5      	b.n	80057a4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005658:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800565a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800565e:	f000 80a1 	beq.w	80057a4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005662:	f7fc ff81 	bl	8002568 <HAL_GetTick>
 8005666:	4602      	mov	r2, r0
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800566e:	429a      	cmp	r2, r3
 8005670:	d302      	bcc.n	8005678 <UART_WaitOnFlagUntilTimeout+0x32>
 8005672:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005674:	2b00      	cmp	r3, #0
 8005676:	d13e      	bne.n	80056f6 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800567e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005680:	e853 3f00 	ldrex	r3, [r3]
 8005684:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005686:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005688:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800568c:	667b      	str	r3, [r7, #100]	; 0x64
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	461a      	mov	r2, r3
 8005694:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005696:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005698:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800569c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800569e:	e841 2300 	strex	r3, r2, [r1]
 80056a2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80056a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1e6      	bne.n	8005678 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	3308      	adds	r3, #8
 80056b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056b4:	e853 3f00 	ldrex	r3, [r3]
 80056b8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80056ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056bc:	f023 0301 	bic.w	r3, r3, #1
 80056c0:	663b      	str	r3, [r7, #96]	; 0x60
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	3308      	adds	r3, #8
 80056c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80056ca:	64ba      	str	r2, [r7, #72]	; 0x48
 80056cc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ce:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80056d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80056d2:	e841 2300 	strex	r3, r2, [r1]
 80056d6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80056d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1e5      	bne.n	80056aa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2220      	movs	r2, #32
 80056e2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2220      	movs	r2, #32
 80056e8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80056f2:	2303      	movs	r3, #3
 80056f4:	e067      	b.n	80057c6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 0304 	and.w	r3, r3, #4
 8005700:	2b00      	cmp	r3, #0
 8005702:	d04f      	beq.n	80057a4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	69db      	ldr	r3, [r3, #28]
 800570a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800570e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005712:	d147      	bne.n	80057a4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800571c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005726:	e853 3f00 	ldrex	r3, [r3]
 800572a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800572c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800572e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005732:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	461a      	mov	r2, r3
 800573a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800573c:	637b      	str	r3, [r7, #52]	; 0x34
 800573e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005740:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005742:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005744:	e841 2300 	strex	r3, r2, [r1]
 8005748:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800574a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800574c:	2b00      	cmp	r3, #0
 800574e:	d1e6      	bne.n	800571e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	3308      	adds	r3, #8
 8005756:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	e853 3f00 	ldrex	r3, [r3]
 800575e:	613b      	str	r3, [r7, #16]
   return(result);
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	f023 0301 	bic.w	r3, r3, #1
 8005766:	66bb      	str	r3, [r7, #104]	; 0x68
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	3308      	adds	r3, #8
 800576e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005770:	623a      	str	r2, [r7, #32]
 8005772:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005774:	69f9      	ldr	r1, [r7, #28]
 8005776:	6a3a      	ldr	r2, [r7, #32]
 8005778:	e841 2300 	strex	r3, r2, [r1]
 800577c:	61bb      	str	r3, [r7, #24]
   return(result);
 800577e:	69bb      	ldr	r3, [r7, #24]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d1e5      	bne.n	8005750 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2220      	movs	r2, #32
 8005788:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2220      	movs	r2, #32
 800578e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2220      	movs	r2, #32
 8005794:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2200      	movs	r2, #0
 800579c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80057a0:	2303      	movs	r3, #3
 80057a2:	e010      	b.n	80057c6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	69da      	ldr	r2, [r3, #28]
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	4013      	ands	r3, r2
 80057ae:	68ba      	ldr	r2, [r7, #8]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	bf0c      	ite	eq
 80057b4:	2301      	moveq	r3, #1
 80057b6:	2300      	movne	r3, #0
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	461a      	mov	r2, r3
 80057bc:	79fb      	ldrb	r3, [r7, #7]
 80057be:	429a      	cmp	r2, r3
 80057c0:	f43f af4a 	beq.w	8005658 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3770      	adds	r7, #112	; 0x70
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}

080057ce <aci_gap_set_non_discoverable>:
  ******************************************************************************
  */
#include "ble_types.h"
#include "bluenrg1_gap_aci.h"
tBleStatus aci_gap_set_non_discoverable(void)
{
 80057ce:	b580      	push	{r7, lr}
 80057d0:	b088      	sub	sp, #32
 80057d2:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80057d4:	2300      	movs	r3, #0
 80057d6:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80057d8:	f107 0308 	add.w	r3, r7, #8
 80057dc:	2218      	movs	r2, #24
 80057de:	2100      	movs	r1, #0
 80057e0:	4618      	mov	r0, r3
 80057e2:	f003 f9c5 	bl	8008b70 <memset>
  rq.ogf = 0x3f;
 80057e6:	233f      	movs	r3, #63	; 0x3f
 80057e8:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 80057ea:	2381      	movs	r3, #129	; 0x81
 80057ec:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80057ee:	1dfb      	adds	r3, r7, #7
 80057f0:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80057f2:	2301      	movs	r3, #1
 80057f4:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 80057f6:	f107 0308 	add.w	r3, r7, #8
 80057fa:	2100      	movs	r1, #0
 80057fc:	4618      	mov	r0, r3
 80057fe:	f002 fd09 	bl	8008214 <hci_send_req>
 8005802:	4603      	mov	r3, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	da01      	bge.n	800580c <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 8005808:	23ff      	movs	r3, #255	; 0xff
 800580a:	e005      	b.n	8005818 <aci_gap_set_non_discoverable+0x4a>
  if (status) {
 800580c:	79fb      	ldrb	r3, [r7, #7]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d001      	beq.n	8005816 <aci_gap_set_non_discoverable+0x48>
    return status;
 8005812:	79fb      	ldrb	r3, [r7, #7]
 8005814:	e000      	b.n	8005818 <aci_gap_set_non_discoverable+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 8005816:	2300      	movs	r3, #0
}
 8005818:	4618      	mov	r0, r3
 800581a:	3720      	adds	r7, #32
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}

08005820 <aci_gap_set_discoverable>:
                                    uint8_t Local_Name[],
                                    uint8_t Service_Uuid_length,
                                    uint8_t Service_Uuid_List[],
                                    uint16_t Slave_Conn_Interval_Min,
                                    uint16_t Slave_Conn_Interval_Max)
{
 8005820:	b5b0      	push	{r4, r5, r7, lr}
 8005822:	b0ce      	sub	sp, #312	; 0x138
 8005824:	af00      	add	r7, sp, #0
 8005826:	4605      	mov	r5, r0
 8005828:	460c      	mov	r4, r1
 800582a:	4610      	mov	r0, r2
 800582c:	4619      	mov	r1, r3
 800582e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005832:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8005836:	462a      	mov	r2, r5
 8005838:	701a      	strb	r2, [r3, #0]
 800583a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800583e:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8005842:	4622      	mov	r2, r4
 8005844:	801a      	strh	r2, [r3, #0]
 8005846:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800584a:	f5a3 739b 	sub.w	r3, r3, #310	; 0x136
 800584e:	4602      	mov	r2, r0
 8005850:	801a      	strh	r2, [r3, #0]
 8005852:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005856:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800585a:	460a      	mov	r2, r1
 800585c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800585e:	f107 030c 	add.w	r3, r7, #12
 8005862:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8005866:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800586a:	3308      	adds	r3, #8
 800586c:	f107 020c 	add.w	r2, r7, #12
 8005870:	4413      	add	r3, r2
 8005872:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8005876:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800587a:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800587e:	4413      	add	r3, r2
 8005880:	3309      	adds	r3, #9
 8005882:	f107 020c 	add.w	r2, r7, #12
 8005886:	4413      	add	r3, r2
 8005888:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800588c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005890:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8005894:	2200      	movs	r2, #0
 8005896:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8005898:	2300      	movs	r3, #0
 800589a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Type = htob(Advertising_Type, 1);
 800589e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80058a2:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80058a6:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 80058aa:	7812      	ldrb	r2, [r2, #0]
 80058ac:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80058ae:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80058b2:	3301      	adds	r3, #1
 80058b4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2);
 80058b8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80058bc:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80058c0:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 80058c4:	8812      	ldrh	r2, [r2, #0]
 80058c6:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 80058ca:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80058ce:	3302      	adds	r3, #2
 80058d0:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2);
 80058d4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80058d8:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80058dc:	f5a2 729b 	sub.w	r2, r2, #310	; 0x136
 80058e0:	8812      	ldrh	r2, [r2, #0]
 80058e2:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 80058e6:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80058ea:	3302      	adds	r3, #2
 80058ec:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 80058f0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80058f4:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80058f8:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 80058fc:	7812      	ldrb	r2, [r2, #0]
 80058fe:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8005900:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005904:	3301      	adds	r3, #1
 8005906:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1);
 800590a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800590e:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8005912:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8005914:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005918:	3301      	adds	r3, #1
 800591a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
 800591e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005922:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8005926:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8005928:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800592c:	3301      	adds	r3, #1
 800592e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 8005932:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005936:	3308      	adds	r3, #8
 8005938:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800593c:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8005940:	4618      	mov	r0, r3
 8005942:	f003 f98f 	bl	8008c64 <memcpy>
    index_input += Local_Name_Length*sizeof(uint8_t);
 8005946:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800594a:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800594e:	4413      	add	r3, r2
 8005950:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
 8005954:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005958:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800595c:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800595e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005962:	3301      	adds	r3, #1
 8005964:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 8005968:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800596c:	3301      	adds	r3, #1
 800596e:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8005972:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 8005976:	4618      	mov	r0, r3
 8005978:	f003 f974 	bl	8008c64 <memcpy>
    index_input += Service_Uuid_length*sizeof(uint8_t);
 800597c:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8005980:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8005984:	4413      	add	r3, r2
 8005986:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2);
 800598a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800598e:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 8005992:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8005994:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005998:	3302      	adds	r3, #2
 800599a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 800599e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80059a2:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 80059a6:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 80059a8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80059ac:	3302      	adds	r3, #2
 80059ae:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80059b2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80059b6:	2218      	movs	r2, #24
 80059b8:	2100      	movs	r1, #0
 80059ba:	4618      	mov	r0, r3
 80059bc:	f003 f8d8 	bl	8008b70 <memset>
  rq.ogf = 0x3f;
 80059c0:	233f      	movs	r3, #63	; 0x3f
 80059c2:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 80059c6:	2383      	movs	r3, #131	; 0x83
 80059c8:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80059cc:	f107 030c 	add.w	r3, r7, #12
 80059d0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80059d4:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80059d8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80059dc:	f107 030b 	add.w	r3, r7, #11
 80059e0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80059e4:	2301      	movs	r3, #1
 80059e6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 80059ea:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80059ee:	2100      	movs	r1, #0
 80059f0:	4618      	mov	r0, r3
 80059f2:	f002 fc0f 	bl	8008214 <hci_send_req>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	da01      	bge.n	8005a00 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 80059fc:	23ff      	movs	r3, #255	; 0xff
 80059fe:	e00d      	b.n	8005a1c <aci_gap_set_discoverable+0x1fc>
  if (status) {
 8005a00:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005a04:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8005a08:	781b      	ldrb	r3, [r3, #0]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d005      	beq.n	8005a1a <aci_gap_set_discoverable+0x1fa>
    return status;
 8005a0e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005a12:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8005a16:	781b      	ldrb	r3, [r3, #0]
 8005a18:	e000      	b.n	8005a1c <aci_gap_set_discoverable+0x1fc>
  }
  return BLE_STATUS_SUCCESS;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f507 779c 	add.w	r7, r7, #312	; 0x138
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bdb0      	pop	{r4, r5, r7, pc}

08005a26 <aci_gap_init>:
                        uint8_t privacy_enabled,
                        uint8_t device_name_char_len,
                        uint16_t *Service_Handle,
                        uint16_t *Dev_Name_Char_Handle,
                        uint16_t *Appearance_Char_Handle)
{
 8005a26:	b590      	push	{r4, r7, lr}
 8005a28:	b0cf      	sub	sp, #316	; 0x13c
 8005a2a:	af00      	add	r7, sp, #0
 8005a2c:	4604      	mov	r4, r0
 8005a2e:	4608      	mov	r0, r1
 8005a30:	4611      	mov	r1, r2
 8005a32:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005a36:	f5a2 729c 	sub.w	r2, r2, #312	; 0x138
 8005a3a:	6013      	str	r3, [r2, #0]
 8005a3c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005a40:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8005a44:	4622      	mov	r2, r4
 8005a46:	701a      	strb	r2, [r3, #0]
 8005a48:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005a4c:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8005a50:	4602      	mov	r2, r0
 8005a52:	701a      	strb	r2, [r3, #0]
 8005a54:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005a58:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8005a5c:	460a      	mov	r2, r1
 8005a5e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8005a60:	f107 0314 	add.w	r3, r7, #20
 8005a64:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_init_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8005a68:	f107 030c 	add.w	r3, r7, #12
 8005a6c:	2207      	movs	r2, #7
 8005a6e:	2100      	movs	r1, #0
 8005a70:	4618      	mov	r0, r3
 8005a72:	f003 f87d 	bl	8008b70 <memset>
  uint8_t index_input = 0;
 8005a76:	2300      	movs	r3, #0
 8005a78:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Role = htob(Role, 1);
 8005a7c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005a80:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005a84:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 8005a88:	7812      	ldrb	r2, [r2, #0]
 8005a8a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005a8c:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005a90:	3301      	adds	r3, #1
 8005a92:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->privacy_enabled = htob(privacy_enabled, 1);
 8005a96:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005a9a:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005a9e:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 8005aa2:	7812      	ldrb	r2, [r2, #0]
 8005aa4:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8005aa6:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005aaa:	3301      	adds	r3, #1
 8005aac:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->device_name_char_len = htob(device_name_char_len, 1);
 8005ab0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005ab4:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005ab8:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 8005abc:	7812      	ldrb	r2, [r2, #0]
 8005abe:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8005ac0:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005ac4:	3301      	adds	r3, #1
 8005ac6:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005aca:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8005ace:	2218      	movs	r2, #24
 8005ad0:	2100      	movs	r1, #0
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f003 f84c 	bl	8008b70 <memset>
  rq.ogf = 0x3f;
 8005ad8:	233f      	movs	r3, #63	; 0x3f
 8005ada:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x08a;
 8005ade:	238a      	movs	r3, #138	; 0x8a
 8005ae0:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 8005ae4:	f107 0314 	add.w	r3, r7, #20
 8005ae8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 8005aec:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005af0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 8005af4:	f107 030c 	add.w	r3, r7, #12
 8005af8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 8005afc:	2307      	movs	r3, #7
 8005afe:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 8005b02:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8005b06:	2100      	movs	r1, #0
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f002 fb83 	bl	8008214 <hci_send_req>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	da01      	bge.n	8005b18 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 8005b14:	23ff      	movs	r3, #255	; 0xff
 8005b16:	e02e      	b.n	8005b76 <aci_gap_init+0x150>
  if (resp.Status) {
 8005b18:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005b1c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005b20:	781b      	ldrb	r3, [r3, #0]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d005      	beq.n	8005b32 <aci_gap_init+0x10c>
    return resp.Status;
 8005b26:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005b2a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005b2e:	781b      	ldrb	r3, [r3, #0]
 8005b30:	e021      	b.n	8005b76 <aci_gap_init+0x150>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 8005b32:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005b36:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005b3a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8005b3e:	b29a      	uxth	r2, r3
 8005b40:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005b44:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 8005b4c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005b50:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005b54:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8005b58:	b29a      	uxth	r2, r3
 8005b5a:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8005b5e:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 8005b60:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005b64:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005b68:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8005b6c:	b29a      	uxth	r2, r3
 8005b6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8005b72:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8005b74:	2300      	movs	r3, #0
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd90      	pop	{r4, r7, pc}

08005b80 <aci_gap_start_general_discovery_proc>:
}
tBleStatus aci_gap_start_general_discovery_proc(uint16_t LE_Scan_Interval,
                                                uint16_t LE_Scan_Window,
                                                uint8_t Own_Address_Type,
                                                uint8_t Filter_Duplicates)
{
 8005b80:	b5b0      	push	{r4, r5, r7, lr}
 8005b82:	b0cc      	sub	sp, #304	; 0x130
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	4605      	mov	r5, r0
 8005b88:	460c      	mov	r4, r1
 8005b8a:	4610      	mov	r0, r2
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b92:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8005b96:	462a      	mov	r2, r5
 8005b98:	801a      	strh	r2, [r3, #0]
 8005b9a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b9e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005ba2:	4622      	mov	r2, r4
 8005ba4:	801a      	strh	r2, [r3, #0]
 8005ba6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005baa:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8005bae:	4602      	mov	r2, r0
 8005bb0:	701a      	strb	r2, [r3, #0]
 8005bb2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005bb6:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 8005bba:	460a      	mov	r2, r1
 8005bbc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_start_general_discovery_proc_cp0 *cp0 = (aci_gap_start_general_discovery_proc_cp0*)(cmd_buffer);
 8005bbe:	f107 030c 	add.w	r3, r7, #12
 8005bc2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8005bc6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005bca:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005bce:	2200      	movs	r2, #0
 8005bd0:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->LE_Scan_Interval = htob(LE_Scan_Interval, 2);
 8005bd8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005bdc:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005be0:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8005be4:	8812      	ldrh	r2, [r2, #0]
 8005be6:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8005be8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005bec:	3302      	adds	r3, #2
 8005bee:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->LE_Scan_Window = htob(LE_Scan_Window, 2);
 8005bf2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005bf6:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005bfa:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8005bfe:	8812      	ldrh	r2, [r2, #0]
 8005c00:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8005c02:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005c06:	3302      	adds	r3, #2
 8005c08:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 8005c0c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c10:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005c14:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 8005c18:	7812      	ldrb	r2, [r2, #0]
 8005c1a:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8005c1c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005c20:	3301      	adds	r3, #1
 8005c22:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Filter_Duplicates = htob(Filter_Duplicates, 1);
 8005c26:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c2a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005c2e:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 8005c32:	7812      	ldrb	r2, [r2, #0]
 8005c34:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8005c36:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005c3a:	3301      	adds	r3, #1
 8005c3c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005c40:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005c44:	2218      	movs	r2, #24
 8005c46:	2100      	movs	r1, #0
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f002 ff91 	bl	8008b70 <memset>
  rq.ogf = 0x3f;
 8005c4e:	233f      	movs	r3, #63	; 0x3f
 8005c50:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x097;
 8005c54:	2397      	movs	r3, #151	; 0x97
 8005c56:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.event = 0x0F;
 8005c5a:	230f      	movs	r3, #15
 8005c5c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  rq.cparam = cmd_buffer;
 8005c60:	f107 030c 	add.w	r3, r7, #12
 8005c64:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005c68:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005c6c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8005c70:	f107 030b 	add.w	r3, r7, #11
 8005c74:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8005c7e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005c82:	2100      	movs	r1, #0
 8005c84:	4618      	mov	r0, r3
 8005c86:	f002 fac5 	bl	8008214 <hci_send_req>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	da01      	bge.n	8005c94 <aci_gap_start_general_discovery_proc+0x114>
    return BLE_STATUS_TIMEOUT;
 8005c90:	23ff      	movs	r3, #255	; 0xff
 8005c92:	e00d      	b.n	8005cb0 <aci_gap_start_general_discovery_proc+0x130>
  if (status) {
 8005c94:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005c98:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005c9c:	781b      	ldrb	r3, [r3, #0]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d005      	beq.n	8005cae <aci_gap_start_general_discovery_proc+0x12e>
    return status;
 8005ca2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ca6:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005caa:	781b      	ldrb	r3, [r3, #0]
 8005cac:	e000      	b.n	8005cb0 <aci_gap_start_general_discovery_proc+0x130>
  }
  return BLE_STATUS_SUCCESS;
 8005cae:	2300      	movs	r3, #0
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bdb0      	pop	{r4, r5, r7, pc}

08005cba <aci_gap_create_connection>:
                                     uint16_t Conn_Interval_Max,
                                     uint16_t Conn_Latency,
                                     uint16_t Supervision_Timeout,
                                     uint16_t Minimum_CE_Length,
                                     uint16_t Maximum_CE_Length)
{
 8005cba:	b590      	push	{r4, r7, lr}
 8005cbc:	b0cf      	sub	sp, #316	; 0x13c
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	4604      	mov	r4, r0
 8005cc2:	4608      	mov	r0, r1
 8005cc4:	4611      	mov	r1, r2
 8005cc6:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005cca:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8005cce:	6013      	str	r3, [r2, #0]
 8005cd0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005cd4:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8005cd8:	4622      	mov	r2, r4
 8005cda:	801a      	strh	r2, [r3, #0]
 8005cdc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005ce0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	801a      	strh	r2, [r3, #0]
 8005ce8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005cec:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8005cf0:	460a      	mov	r2, r1
 8005cf2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_create_connection_cp0 *cp0 = (aci_gap_create_connection_cp0*)(cmd_buffer);
 8005cf4:	f107 0314 	add.w	r3, r7, #20
 8005cf8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  tBleStatus status = 0;
 8005cfc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005d00:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005d04:	2200      	movs	r2, #0
 8005d06:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->LE_Scan_Interval = htob(LE_Scan_Interval, 2);
 8005d0e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005d12:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005d16:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8005d1a:	8812      	ldrh	r2, [r2, #0]
 8005d1c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8005d1e:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005d22:	3302      	adds	r3, #2
 8005d24:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->LE_Scan_Window = htob(LE_Scan_Window, 2);
 8005d28:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005d2c:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005d30:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8005d34:	8812      	ldrh	r2, [r2, #0]
 8005d36:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8005d38:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005d3c:	3302      	adds	r3, #2
 8005d3e:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Peer_Address_Type = htob(Peer_Address_Type, 1);
 8005d42:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005d46:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005d4a:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 8005d4e:	7812      	ldrb	r2, [r2, #0]
 8005d50:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8005d52:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005d56:	3301      	adds	r3, #1
 8005d58:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  BLUENRG_memcpy((void *) &cp0->Peer_Address, (const void *) Peer_Address, 6);
 8005d5c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005d60:	1d58      	adds	r0, r3, #5
 8005d62:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005d66:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8005d6a:	2206      	movs	r2, #6
 8005d6c:	6819      	ldr	r1, [r3, #0]
 8005d6e:	f002 ff79 	bl	8008c64 <memcpy>
  index_input += 6;
 8005d72:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005d76:	3306      	adds	r3, #6
 8005d78:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 8005d7c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005d80:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8005d84:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8005d86:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005d8a:	3301      	adds	r3, #1
 8005d8c:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Conn_Interval_Min = htob(Conn_Interval_Min, 2);
 8005d90:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005d94:	f8b7 214c 	ldrh.w	r2, [r7, #332]	; 0x14c
 8005d98:	819a      	strh	r2, [r3, #12]
  index_input += 2;
 8005d9a:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005d9e:	3302      	adds	r3, #2
 8005da0:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Conn_Interval_Max = htob(Conn_Interval_Max, 2);
 8005da4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005da8:	f8b7 2150 	ldrh.w	r2, [r7, #336]	; 0x150
 8005dac:	81da      	strh	r2, [r3, #14]
  index_input += 2;
 8005dae:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005db2:	3302      	adds	r3, #2
 8005db4:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Conn_Latency = htob(Conn_Latency, 2);
 8005db8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005dbc:	f8b7 2154 	ldrh.w	r2, [r7, #340]	; 0x154
 8005dc0:	821a      	strh	r2, [r3, #16]
  index_input += 2;
 8005dc2:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005dc6:	3302      	adds	r3, #2
 8005dc8:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Supervision_Timeout = htob(Supervision_Timeout, 2);
 8005dcc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005dd0:	f8b7 2158 	ldrh.w	r2, [r7, #344]	; 0x158
 8005dd4:	825a      	strh	r2, [r3, #18]
  index_input += 2;
 8005dd6:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005dda:	3302      	adds	r3, #2
 8005ddc:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Minimum_CE_Length = htob(Minimum_CE_Length, 2);
 8005de0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005de4:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 8005de8:	829a      	strh	r2, [r3, #20]
  index_input += 2;
 8005dea:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005dee:	3302      	adds	r3, #2
 8005df0:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Maximum_CE_Length = htob(Maximum_CE_Length, 2);
 8005df4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005df8:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 8005dfc:	82da      	strh	r2, [r3, #22]
  index_input += 2;
 8005dfe:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005e02:	3302      	adds	r3, #2
 8005e04:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005e08:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8005e0c:	2218      	movs	r2, #24
 8005e0e:	2100      	movs	r1, #0
 8005e10:	4618      	mov	r0, r3
 8005e12:	f002 fead 	bl	8008b70 <memset>
  rq.ogf = 0x3f;
 8005e16:	233f      	movs	r3, #63	; 0x3f
 8005e18:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x09c;
 8005e1c:	239c      	movs	r3, #156	; 0x9c
 8005e1e:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.event = 0x0F;
 8005e22:	230f      	movs	r3, #15
 8005e24:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.cparam = cmd_buffer;
 8005e28:	f107 0314 	add.w	r3, r7, #20
 8005e2c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 8005e30:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005e34:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &status;
 8005e38:	f107 0313 	add.w	r3, r7, #19
 8005e3c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = 1;
 8005e40:	2301      	movs	r3, #1
 8005e42:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 8005e46:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8005e4a:	2100      	movs	r1, #0
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f002 f9e1 	bl	8008214 <hci_send_req>
 8005e52:	4603      	mov	r3, r0
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	da01      	bge.n	8005e5c <aci_gap_create_connection+0x1a2>
    return BLE_STATUS_TIMEOUT;
 8005e58:	23ff      	movs	r3, #255	; 0xff
 8005e5a:	e00d      	b.n	8005e78 <aci_gap_create_connection+0x1be>
  if (status) {
 8005e5c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005e60:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005e64:	781b      	ldrb	r3, [r3, #0]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d005      	beq.n	8005e76 <aci_gap_create_connection+0x1bc>
    return status;
 8005e6a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005e6e:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005e72:	781b      	ldrb	r3, [r3, #0]
 8005e74:	e000      	b.n	8005e78 <aci_gap_create_connection+0x1be>
  }
  return BLE_STATUS_SUCCESS;
 8005e76:	2300      	movs	r3, #0
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd90      	pop	{r4, r7, pc}

08005e82 <aci_gap_terminate_gap_proc>:
tBleStatus aci_gap_terminate_gap_proc(uint8_t Procedure_Code)
{
 8005e82:	b580      	push	{r7, lr}
 8005e84:	b0cc      	sub	sp, #304	; 0x130
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	4602      	mov	r2, r0
 8005e8a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e8e:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8005e92:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_terminate_gap_proc_cp0 *cp0 = (aci_gap_terminate_gap_proc_cp0*)(cmd_buffer);
 8005e94:	f107 030c 	add.w	r3, r7, #12
 8005e98:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8005e9c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ea0:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Procedure_Code = htob(Procedure_Code, 1);
 8005eae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005eb2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005eb6:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8005eba:	7812      	ldrb	r2, [r2, #0]
 8005ebc:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005ebe:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005ec8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005ecc:	2218      	movs	r2, #24
 8005ece:	2100      	movs	r1, #0
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f002 fe4d 	bl	8008b70 <memset>
  rq.ogf = 0x3f;
 8005ed6:	233f      	movs	r3, #63	; 0x3f
 8005ed8:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x09d;
 8005edc:	239d      	movs	r3, #157	; 0x9d
 8005ede:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8005ee2:	f107 030c 	add.w	r3, r7, #12
 8005ee6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005eea:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005eee:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8005ef2:	f107 030b 	add.w	r3, r7, #11
 8005ef6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8005efa:	2301      	movs	r3, #1
 8005efc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8005f00:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005f04:	2100      	movs	r1, #0
 8005f06:	4618      	mov	r0, r3
 8005f08:	f002 f984 	bl	8008214 <hci_send_req>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	da01      	bge.n	8005f16 <aci_gap_terminate_gap_proc+0x94>
    return BLE_STATUS_TIMEOUT;
 8005f12:	23ff      	movs	r3, #255	; 0xff
 8005f14:	e00d      	b.n	8005f32 <aci_gap_terminate_gap_proc+0xb0>
  if (status) {
 8005f16:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f1a:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005f1e:	781b      	ldrb	r3, [r3, #0]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d005      	beq.n	8005f30 <aci_gap_terminate_gap_proc+0xae>
    return status;
 8005f24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f28:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005f2c:	781b      	ldrb	r3, [r3, #0]
 8005f2e:	e000      	b.n	8005f32 <aci_gap_terminate_gap_proc+0xb0>
  }
  return BLE_STATUS_SUCCESS;
 8005f30:	2300      	movs	r3, #0
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}

08005f3c <aci_gatt_init>:
  ******************************************************************************
  */
#include "ble_types.h"
#include "bluenrg1_gatt_aci.h"
tBleStatus aci_gatt_init(void)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b088      	sub	sp, #32
 8005f40:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8005f42:	2300      	movs	r3, #0
 8005f44:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005f46:	f107 0308 	add.w	r3, r7, #8
 8005f4a:	2218      	movs	r2, #24
 8005f4c:	2100      	movs	r1, #0
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f002 fe0e 	bl	8008b70 <memset>
  rq.ogf = 0x3f;
 8005f54:	233f      	movs	r3, #63	; 0x3f
 8005f56:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8005f58:	f240 1301 	movw	r3, #257	; 0x101
 8005f5c:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8005f5e:	1dfb      	adds	r3, r7, #7
 8005f60:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8005f62:	2301      	movs	r3, #1
 8005f64:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8005f66:	f107 0308 	add.w	r3, r7, #8
 8005f6a:	2100      	movs	r1, #0
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f002 f951 	bl	8008214 <hci_send_req>
 8005f72:	4603      	mov	r3, r0
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	da01      	bge.n	8005f7c <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8005f78:	23ff      	movs	r3, #255	; 0xff
 8005f7a:	e005      	b.n	8005f88 <aci_gatt_init+0x4c>
  if (status) {
 8005f7c:	79fb      	ldrb	r3, [r7, #7]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d001      	beq.n	8005f86 <aci_gatt_init+0x4a>
    return status;
 8005f82:	79fb      	ldrb	r3, [r7, #7]
 8005f84:	e000      	b.n	8005f88 <aci_gatt_init+0x4c>
  }
  return BLE_STATUS_SUCCESS;
 8005f86:	2300      	movs	r3, #0
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	3720      	adds	r7, #32
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service(uint8_t Service_UUID_Type,
                                Service_UUID_t *Service_UUID,
                                uint8_t Service_Type,
                                uint8_t Max_Attribute_Records,
                                uint16_t *Service_Handle)
{
 8005f90:	b590      	push	{r4, r7, lr}
 8005f92:	b0cf      	sub	sp, #316	; 0x13c
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	4604      	mov	r4, r0
 8005f98:	f507 709c 	add.w	r0, r7, #312	; 0x138
 8005f9c:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 8005fa0:	6001      	str	r1, [r0, #0]
 8005fa2:	4610      	mov	r0, r2
 8005fa4:	4619      	mov	r1, r3
 8005fa6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005faa:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8005fae:	4622      	mov	r2, r4
 8005fb0:	701a      	strb	r2, [r3, #0]
 8005fb2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005fb6:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8005fba:	4602      	mov	r2, r0
 8005fbc:	701a      	strb	r2, [r3, #0]
 8005fbe:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005fc2:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8005fc6:	460a      	mov	r2, r1
 8005fc8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 8005fca:	f107 030c 	add.w	r3, r7, #12
 8005fce:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8005fd2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005fd6:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8005fda:	781b      	ldrb	r3, [r3, #0]
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d00a      	beq.n	8005ff6 <aci_gatt_add_service+0x66>
 8005fe0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005fe4:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8005fe8:	781b      	ldrb	r3, [r3, #0]
 8005fea:	2b02      	cmp	r3, #2
 8005fec:	d101      	bne.n	8005ff2 <aci_gatt_add_service+0x62>
 8005fee:	2311      	movs	r3, #17
 8005ff0:	e002      	b.n	8005ff8 <aci_gatt_add_service+0x68>
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e000      	b.n	8005ff8 <aci_gatt_add_service+0x68>
 8005ff6:	2303      	movs	r3, #3
 8005ff8:	f107 020c 	add.w	r2, r7, #12
 8005ffc:	4413      	add	r3, r2
 8005ffe:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006002:	f107 0308 	add.w	r3, r7, #8
 8006006:	2203      	movs	r2, #3
 8006008:	2100      	movs	r1, #0
 800600a:	4618      	mov	r0, r3
 800600c:	f002 fdb0 	bl	8008b70 <memset>
  uint8_t index_input = 0;
 8006010:	2300      	movs	r3, #0
 8006012:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 8006016:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800601a:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800601e:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 8006022:	7812      	ldrb	r2, [r2, #0]
 8006024:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8006026:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800602a:	3301      	adds	r3, #1
 800602c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    uint8_t size;
    switch (Service_UUID_Type) {
 8006030:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006034:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8006038:	781b      	ldrb	r3, [r3, #0]
 800603a:	2b01      	cmp	r3, #1
 800603c:	d002      	beq.n	8006044 <aci_gatt_add_service+0xb4>
 800603e:	2b02      	cmp	r3, #2
 8006040:	d004      	beq.n	800604c <aci_gatt_add_service+0xbc>
 8006042:	e007      	b.n	8006054 <aci_gatt_add_service+0xc4>
      case 1: size = 2; break;
 8006044:	2302      	movs	r3, #2
 8006046:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800604a:	e005      	b.n	8006058 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800604c:	2310      	movs	r3, #16
 800604e:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 8006052:	e001      	b.n	8006058 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 8006054:	2347      	movs	r3, #71	; 0x47
 8006056:	e06c      	b.n	8006132 <aci_gatt_add_service+0x1a2>
    }
    BLUENRG_memcpy((void *) &cp0->Service_UUID, (const void *) Service_UUID, size);
 8006058:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800605c:	1c58      	adds	r0, r3, #1
 800605e:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 8006062:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006066:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800606a:	6819      	ldr	r1, [r3, #0]
 800606c:	f002 fdfa 	bl	8008c64 <memcpy>
    index_input += size;
 8006070:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8006074:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8006078:	4413      	add	r3, r2
 800607a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Service_Type = htob(Service_Type, 1);
 800607e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006082:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006086:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800608a:	7812      	ldrb	r2, [r2, #0]
 800608c:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800608e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006092:	3301      	adds	r3, #1
 8006094:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Max_Attribute_Records = htob(Max_Attribute_Records, 1);
 8006098:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800609c:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80060a0:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 80060a4:	7812      	ldrb	r2, [r2, #0]
 80060a6:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 80060a8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80060ac:	3301      	adds	r3, #1
 80060ae:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80060b2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80060b6:	2218      	movs	r2, #24
 80060b8:	2100      	movs	r1, #0
 80060ba:	4618      	mov	r0, r3
 80060bc:	f002 fd58 	bl	8008b70 <memset>
  rq.ogf = 0x3f;
 80060c0:	233f      	movs	r3, #63	; 0x3f
 80060c2:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 80060c6:	f44f 7381 	mov.w	r3, #258	; 0x102
 80060ca:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80060ce:	f107 030c 	add.w	r3, r7, #12
 80060d2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80060d6:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80060da:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 80060de:	f107 0308 	add.w	r3, r7, #8
 80060e2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 80060e6:	2303      	movs	r3, #3
 80060e8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 80060ec:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80060f0:	2100      	movs	r1, #0
 80060f2:	4618      	mov	r0, r3
 80060f4:	f002 f88e 	bl	8008214 <hci_send_req>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	da01      	bge.n	8006102 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 80060fe:	23ff      	movs	r3, #255	; 0xff
 8006100:	e017      	b.n	8006132 <aci_gatt_add_service+0x1a2>
  if (resp.Status) {
 8006102:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006106:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d005      	beq.n	800611c <aci_gatt_add_service+0x18c>
    return resp.Status;
 8006110:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006114:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006118:	781b      	ldrb	r3, [r3, #0]
 800611a:	e00a      	b.n	8006132 <aci_gatt_add_service+0x1a2>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800611c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006120:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006124:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006128:	b29a      	uxth	r2, r3
 800612a:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800612e:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8006138:	46bd      	mov	sp, r7
 800613a:	bd90      	pop	{r4, r7, pc}

0800613c <aci_gatt_add_char>:
                             uint8_t Security_Permissions,
                             uint8_t GATT_Evt_Mask,
                             uint8_t Enc_Key_Size,
                             uint8_t Is_Variable,
                             uint16_t *Char_Handle)
{
 800613c:	b590      	push	{r4, r7, lr}
 800613e:	b0d1      	sub	sp, #324	; 0x144
 8006140:	af00      	add	r7, sp, #0
 8006142:	4604      	mov	r4, r0
 8006144:	4608      	mov	r0, r1
 8006146:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 800614a:	f5a1 719c 	sub.w	r1, r1, #312	; 0x138
 800614e:	600a      	str	r2, [r1, #0]
 8006150:	4619      	mov	r1, r3
 8006152:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8006156:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800615a:	4622      	mov	r2, r4
 800615c:	801a      	strh	r2, [r3, #0]
 800615e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8006162:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8006166:	4602      	mov	r2, r0
 8006168:	701a      	strb	r2, [r3, #0]
 800616a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800616e:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 8006172:	460a      	mov	r2, r1
 8006174:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8006176:	f107 0314 	add.w	r3, r7, #20
 800617a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800617e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8006182:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8006186:	781b      	ldrb	r3, [r3, #0]
 8006188:	2b01      	cmp	r3, #1
 800618a:	d00a      	beq.n	80061a2 <aci_gatt_add_char+0x66>
 800618c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8006190:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8006194:	781b      	ldrb	r3, [r3, #0]
 8006196:	2b02      	cmp	r3, #2
 8006198:	d101      	bne.n	800619e <aci_gatt_add_char+0x62>
 800619a:	2313      	movs	r3, #19
 800619c:	e002      	b.n	80061a4 <aci_gatt_add_char+0x68>
 800619e:	2303      	movs	r3, #3
 80061a0:	e000      	b.n	80061a4 <aci_gatt_add_char+0x68>
 80061a2:	2305      	movs	r3, #5
 80061a4:	f107 0214 	add.w	r2, r7, #20
 80061a8:	4413      	add	r3, r2
 80061aa:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80061ae:	f107 0310 	add.w	r3, r7, #16
 80061b2:	2203      	movs	r2, #3
 80061b4:	2100      	movs	r1, #0
 80061b6:	4618      	mov	r0, r3
 80061b8:	f002 fcda 	bl	8008b70 <memset>
  uint8_t index_input = 0;
 80061bc:	2300      	movs	r3, #0
 80061be:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Service_Handle = htob(Service_Handle, 2);
 80061c2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80061c6:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80061ca:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 80061ce:	8812      	ldrh	r2, [r2, #0]
 80061d0:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80061d2:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80061d6:	3302      	adds	r3, #2
 80061d8:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 80061dc:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80061e0:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80061e4:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 80061e8:	7812      	ldrb	r2, [r2, #0]
 80061ea:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80061ec:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80061f0:	3301      	adds	r3, #1
 80061f2:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  /* var_len_data input */
  {
    uint8_t size;
    switch (Char_UUID_Type) {
 80061f6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80061fa:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 80061fe:	781b      	ldrb	r3, [r3, #0]
 8006200:	2b01      	cmp	r3, #1
 8006202:	d002      	beq.n	800620a <aci_gatt_add_char+0xce>
 8006204:	2b02      	cmp	r3, #2
 8006206:	d004      	beq.n	8006212 <aci_gatt_add_char+0xd6>
 8006208:	e007      	b.n	800621a <aci_gatt_add_char+0xde>
      case 1: size = 2; break;
 800620a:	2302      	movs	r3, #2
 800620c:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 8006210:	e005      	b.n	800621e <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 8006212:	2310      	movs	r3, #16
 8006214:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 8006218:	e001      	b.n	800621e <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800621a:	2347      	movs	r3, #71	; 0x47
 800621c:	e091      	b.n	8006342 <aci_gatt_add_char+0x206>
    }
    BLUENRG_memcpy((void *) &cp0->Char_UUID, (const void *) Char_UUID, size);
 800621e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8006222:	1cd8      	adds	r0, r3, #3
 8006224:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 8006228:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800622c:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8006230:	6819      	ldr	r1, [r3, #0]
 8006232:	f002 fd17 	bl	8008c64 <memcpy>
    index_input += size;
 8006236:	f897 2133 	ldrb.w	r2, [r7, #307]	; 0x133
 800623a:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800623e:	4413      	add	r3, r2
 8006240:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Char_Value_Length = htob(Char_Value_Length, 2);
 8006244:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006248:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800624c:	f5a2 729d 	sub.w	r2, r2, #314	; 0x13a
 8006250:	8812      	ldrh	r2, [r2, #0]
 8006252:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8006254:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8006258:	3302      	adds	r3, #2
 800625a:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Char_Properties = htob(Char_Properties, 1);
 800625e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006262:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 8006266:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 8006268:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800626c:	3301      	adds	r3, #1
 800626e:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Security_Permissions = htob(Security_Permissions, 1);
 8006272:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006276:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800627a:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800627c:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8006280:	3301      	adds	r3, #1
 8006282:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->GATT_Evt_Mask = htob(GATT_Evt_Mask, 1);
 8006286:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800628a:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 800628e:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8006290:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8006294:	3301      	adds	r3, #1
 8006296:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Enc_Key_Size = htob(Enc_Key_Size, 1);
 800629a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800629e:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 80062a2:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 80062a4:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80062a8:	3301      	adds	r3, #1
 80062aa:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Is_Variable = htob(Is_Variable, 1);
 80062ae:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80062b2:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 80062b6:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 80062b8:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80062bc:	3301      	adds	r3, #1
 80062be:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80062c2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80062c6:	2218      	movs	r2, #24
 80062c8:	2100      	movs	r1, #0
 80062ca:	4618      	mov	r0, r3
 80062cc:	f002 fc50 	bl	8008b70 <memset>
  rq.ogf = 0x3f;
 80062d0:	233f      	movs	r3, #63	; 0x3f
 80062d2:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 80062d6:	f44f 7382 	mov.w	r3, #260	; 0x104
 80062da:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 80062de:	f107 0314 	add.w	r3, r7, #20
 80062e2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 80062e6:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80062ea:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 80062ee:	f107 0310 	add.w	r3, r7, #16
 80062f2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 80062f6:	2303      	movs	r3, #3
 80062f8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 80062fc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006300:	2100      	movs	r1, #0
 8006302:	4618      	mov	r0, r3
 8006304:	f001 ff86 	bl	8008214 <hci_send_req>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	da01      	bge.n	8006312 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800630e:	23ff      	movs	r3, #255	; 0xff
 8006310:	e017      	b.n	8006342 <aci_gatt_add_char+0x206>
  if (resp.Status) {
 8006312:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8006316:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800631a:	781b      	ldrb	r3, [r3, #0]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d005      	beq.n	800632c <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8006320:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8006324:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006328:	781b      	ldrb	r3, [r3, #0]
 800632a:	e00a      	b.n	8006342 <aci_gatt_add_char+0x206>
  }
  *Char_Handle = btoh(resp.Char_Handle, 2);
 800632c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8006330:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006334:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006338:	b29a      	uxth	r2, r3
 800633a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800633e:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8006340:	2300      	movs	r3, #0
}
 8006342:	4618      	mov	r0, r3
 8006344:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 8006348:	46bd      	mov	sp, r7
 800634a:	bd90      	pop	{r4, r7, pc}

0800634c <aci_gatt_disc_char_by_uuid>:
tBleStatus aci_gatt_disc_char_by_uuid(uint16_t Connection_Handle,
                                      uint16_t Start_Handle,
                                      uint16_t End_Handle,
                                      uint8_t UUID_Type,
                                      UUID_t *UUID)
{
 800634c:	b5b0      	push	{r4, r5, r7, lr}
 800634e:	b0ce      	sub	sp, #312	; 0x138
 8006350:	af00      	add	r7, sp, #0
 8006352:	4605      	mov	r5, r0
 8006354:	460c      	mov	r4, r1
 8006356:	4610      	mov	r0, r2
 8006358:	4619      	mov	r1, r3
 800635a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800635e:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8006362:	462a      	mov	r2, r5
 8006364:	801a      	strh	r2, [r3, #0]
 8006366:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800636a:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800636e:	4622      	mov	r2, r4
 8006370:	801a      	strh	r2, [r3, #0]
 8006372:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006376:	f5a3 739b 	sub.w	r3, r3, #310	; 0x136
 800637a:	4602      	mov	r2, r0
 800637c:	801a      	strh	r2, [r3, #0]
 800637e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006382:	f2a3 1337 	subw	r3, r3, #311	; 0x137
 8006386:	460a      	mov	r2, r1
 8006388:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_disc_char_by_uuid_cp0 *cp0 = (aci_gatt_disc_char_by_uuid_cp0*)(cmd_buffer);
 800638a:	f107 0310 	add.w	r3, r7, #16
 800638e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  tBleStatus status = 0;
 8006392:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006396:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800639a:	2200      	movs	r2, #0
 800639c:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800639e:	2300      	movs	r3, #0
 80063a0:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 80063a4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80063a8:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80063ac:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 80063b0:	8812      	ldrh	r2, [r2, #0]
 80063b2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80063b4:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80063b8:	3302      	adds	r3, #2
 80063ba:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
  cp0->Start_Handle = htob(Start_Handle, 2);
 80063be:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80063c2:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80063c6:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 80063ca:	8812      	ldrh	r2, [r2, #0]
 80063cc:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 80063ce:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80063d2:	3302      	adds	r3, #2
 80063d4:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
  cp0->End_Handle = htob(End_Handle, 2);
 80063d8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80063dc:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80063e0:	f5a2 729b 	sub.w	r2, r2, #310	; 0x136
 80063e4:	8812      	ldrh	r2, [r2, #0]
 80063e6:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 80063e8:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80063ec:	3302      	adds	r3, #2
 80063ee:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
  cp0->UUID_Type = htob(UUID_Type, 1);
 80063f2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80063f6:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80063fa:	f2a2 1237 	subw	r2, r2, #311	; 0x137
 80063fe:	7812      	ldrb	r2, [r2, #0]
 8006400:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8006402:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006406:	3301      	adds	r3, #1
 8006408:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
  /* var_len_data input */
  {
    uint8_t size;
    switch (UUID_Type) {
 800640c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006410:	f2a3 1337 	subw	r3, r3, #311	; 0x137
 8006414:	781b      	ldrb	r3, [r3, #0]
 8006416:	2b01      	cmp	r3, #1
 8006418:	d002      	beq.n	8006420 <aci_gatt_disc_char_by_uuid+0xd4>
 800641a:	2b02      	cmp	r3, #2
 800641c:	d004      	beq.n	8006428 <aci_gatt_disc_char_by_uuid+0xdc>
 800641e:	e007      	b.n	8006430 <aci_gatt_disc_char_by_uuid+0xe4>
      case 1: size = 2; break;
 8006420:	2302      	movs	r3, #2
 8006422:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 8006426:	e005      	b.n	8006434 <aci_gatt_disc_char_by_uuid+0xe8>
      case 2: size = 16; break;
 8006428:	2310      	movs	r3, #16
 800642a:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800642e:	e001      	b.n	8006434 <aci_gatt_disc_char_by_uuid+0xe8>
      default: return BLE_STATUS_ERROR;
 8006430:	2347      	movs	r3, #71	; 0x47
 8006432:	e049      	b.n	80064c8 <aci_gatt_disc_char_by_uuid+0x17c>
    }
    BLUENRG_memcpy((void *) &cp0->UUID, (const void *) UUID, size);
 8006434:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006438:	3307      	adds	r3, #7
 800643a:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 800643e:	f8d7 1148 	ldr.w	r1, [r7, #328]	; 0x148
 8006442:	4618      	mov	r0, r3
 8006444:	f002 fc0e 	bl	8008c64 <memcpy>
    index_input += size;
 8006448:	f897 212f 	ldrb.w	r2, [r7, #303]	; 0x12f
 800644c:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8006450:	4413      	add	r3, r2
 8006452:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006456:	f507 738a 	add.w	r3, r7, #276	; 0x114
 800645a:	2218      	movs	r2, #24
 800645c:	2100      	movs	r1, #0
 800645e:	4618      	mov	r0, r3
 8006460:	f002 fb86 	bl	8008b70 <memset>
  rq.ogf = 0x3f;
 8006464:	233f      	movs	r3, #63	; 0x3f
 8006466:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
  rq.ocf = 0x116;
 800646a:	f44f 738b 	mov.w	r3, #278	; 0x116
 800646e:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
  rq.event = 0x0F;
 8006472:	230f      	movs	r3, #15
 8006474:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.cparam = cmd_buffer;
 8006478:	f107 0310 	add.w	r3, r7, #16
 800647c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.clen = index_input;
 8006480:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006484:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rparam = &status;
 8006488:	f107 030f 	add.w	r3, r7, #15
 800648c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rlen = 1;
 8006490:	2301      	movs	r3, #1
 8006492:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  if (hci_send_req(&rq, FALSE) < 0)
 8006496:	f507 738a 	add.w	r3, r7, #276	; 0x114
 800649a:	2100      	movs	r1, #0
 800649c:	4618      	mov	r0, r3
 800649e:	f001 feb9 	bl	8008214 <hci_send_req>
 80064a2:	4603      	mov	r3, r0
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	da01      	bge.n	80064ac <aci_gatt_disc_char_by_uuid+0x160>
    return BLE_STATUS_TIMEOUT;
 80064a8:	23ff      	movs	r3, #255	; 0xff
 80064aa:	e00d      	b.n	80064c8 <aci_gatt_disc_char_by_uuid+0x17c>
  if (status) {
 80064ac:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80064b0:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 80064b4:	781b      	ldrb	r3, [r3, #0]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d005      	beq.n	80064c6 <aci_gatt_disc_char_by_uuid+0x17a>
    return status;
 80064ba:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80064be:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 80064c2:	781b      	ldrb	r3, [r3, #0]
 80064c4:	e000      	b.n	80064c8 <aci_gatt_disc_char_by_uuid+0x17c>
  }
  return BLE_STATUS_SUCCESS;
 80064c6:	2300      	movs	r3, #0
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	f507 779c 	add.w	r7, r7, #312	; 0x138
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bdb0      	pop	{r4, r5, r7, pc}

080064d2 <aci_gatt_write_char_desc>:
}
tBleStatus aci_gatt_write_char_desc(uint16_t Connection_Handle,
                                    uint16_t Attr_Handle,
                                    uint8_t Attribute_Val_Length,
                                    uint8_t Attribute_Val[])
{
 80064d2:	b590      	push	{r4, r7, lr}
 80064d4:	b0cf      	sub	sp, #316	; 0x13c
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	4604      	mov	r4, r0
 80064da:	4608      	mov	r0, r1
 80064dc:	4611      	mov	r1, r2
 80064de:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80064e2:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 80064e6:	6013      	str	r3, [r2, #0]
 80064e8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80064ec:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80064f0:	4622      	mov	r2, r4
 80064f2:	801a      	strh	r2, [r3, #0]
 80064f4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80064f8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80064fc:	4602      	mov	r2, r0
 80064fe:	801a      	strh	r2, [r3, #0]
 8006500:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006504:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8006508:	460a      	mov	r2, r1
 800650a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_write_char_desc_cp0 *cp0 = (aci_gatt_write_char_desc_cp0*)(cmd_buffer);
 800650c:	f107 0314 	add.w	r3, r7, #20
 8006510:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  tBleStatus status = 0;
 8006514:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006518:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800651c:	2200      	movs	r2, #0
 800651e:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8006520:	2300      	movs	r3, #0
 8006522:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 8006526:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800652a:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800652e:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8006532:	8812      	ldrh	r2, [r2, #0]
 8006534:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8006536:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800653a:	3302      	adds	r3, #2
 800653c:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Attr_Handle = htob(Attr_Handle, 2);
 8006540:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006544:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006548:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800654c:	8812      	ldrh	r2, [r2, #0]
 800654e:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8006550:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8006554:	3302      	adds	r3, #2
 8006556:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Attribute_Val_Length = htob(Attribute_Val_Length, 1);
 800655a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800655e:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006562:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 8006566:	7812      	ldrb	r2, [r2, #0]
 8006568:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800656a:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800656e:	3301      	adds	r3, #1
 8006570:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Attribute_Val, (const void *) Attribute_Val, Attribute_Val_Length*sizeof(uint8_t));
 8006574:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006578:	1d58      	adds	r0, r3, #5
 800657a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800657e:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8006582:	781a      	ldrb	r2, [r3, #0]
 8006584:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006588:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800658c:	6819      	ldr	r1, [r3, #0]
 800658e:	f002 fb69 	bl	8008c64 <memcpy>
    index_input += Attribute_Val_Length*sizeof(uint8_t);
 8006592:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006596:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800659a:	f897 2133 	ldrb.w	r2, [r7, #307]	; 0x133
 800659e:	781b      	ldrb	r3, [r3, #0]
 80065a0:	4413      	add	r3, r2
 80065a2:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80065a6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80065aa:	2218      	movs	r2, #24
 80065ac:	2100      	movs	r1, #0
 80065ae:	4618      	mov	r0, r3
 80065b0:	f002 fade 	bl	8008b70 <memset>
  rq.ogf = 0x3f;
 80065b4:	233f      	movs	r3, #63	; 0x3f
 80065b6:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x121;
 80065ba:	f240 1321 	movw	r3, #289	; 0x121
 80065be:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.event = 0x0F;
 80065c2:	230f      	movs	r3, #15
 80065c4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.cparam = cmd_buffer;
 80065c8:	f107 0314 	add.w	r3, r7, #20
 80065cc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 80065d0:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80065d4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &status;
 80065d8:	f107 0313 	add.w	r3, r7, #19
 80065dc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = 1;
 80065e0:	2301      	movs	r3, #1
 80065e2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 80065e6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80065ea:	2100      	movs	r1, #0
 80065ec:	4618      	mov	r0, r3
 80065ee:	f001 fe11 	bl	8008214 <hci_send_req>
 80065f2:	4603      	mov	r3, r0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	da01      	bge.n	80065fc <aci_gatt_write_char_desc+0x12a>
    return BLE_STATUS_TIMEOUT;
 80065f8:	23ff      	movs	r3, #255	; 0xff
 80065fa:	e00d      	b.n	8006618 <aci_gatt_write_char_desc+0x146>
  if (status) {
 80065fc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006600:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8006604:	781b      	ldrb	r3, [r3, #0]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d005      	beq.n	8006616 <aci_gatt_write_char_desc+0x144>
    return status;
 800660a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800660e:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8006612:	781b      	ldrb	r3, [r3, #0]
 8006614:	e000      	b.n	8006618 <aci_gatt_write_char_desc+0x146>
  }
  return BLE_STATUS_SUCCESS;
 8006616:	2300      	movs	r3, #0
}
 8006618:	4618      	mov	r0, r3
 800661a:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800661e:	46bd      	mov	sp, r7
 8006620:	bd90      	pop	{r4, r7, pc}

08006622 <aci_hal_write_config_data>:
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_write_config_data(uint8_t Offset,
                                     uint8_t Length,
                                     uint8_t Value[])
{
 8006622:	b580      	push	{r7, lr}
 8006624:	b0cc      	sub	sp, #304	; 0x130
 8006626:	af00      	add	r7, sp, #0
 8006628:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800662c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006630:	601a      	str	r2, [r3, #0]
 8006632:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006636:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800663a:	4602      	mov	r2, r0
 800663c:	701a      	strb	r2, [r3, #0]
 800663e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006642:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8006646:	460a      	mov	r2, r1
 8006648:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800664a:	f107 030c 	add.w	r3, r7, #12
 800664e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8006652:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006656:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800665a:	2200      	movs	r2, #0
 800665c:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800665e:	2300      	movs	r3, #0
 8006660:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Offset = htob(Offset, 1);
 8006664:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006668:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800666c:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8006670:	7812      	ldrb	r2, [r2, #0]
 8006672:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8006674:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006678:	3301      	adds	r3, #1
 800667a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Length = htob(Length, 1);
 800667e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006682:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006686:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800668a:	7812      	ldrb	r2, [r2, #0]
 800668c:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800668e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006692:	3301      	adds	r3, #1
 8006694:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 8006698:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800669c:	1c98      	adds	r0, r3, #2
 800669e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066a2:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80066a6:	781a      	ldrb	r2, [r3, #0]
 80066a8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066ac:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80066b0:	6819      	ldr	r1, [r3, #0]
 80066b2:	f002 fad7 	bl	8008c64 <memcpy>
    index_input += Length*sizeof(uint8_t);
 80066b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066ba:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80066be:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 80066c2:	781b      	ldrb	r3, [r3, #0]
 80066c4:	4413      	add	r3, r2
 80066c6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80066ca:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80066ce:	2218      	movs	r2, #24
 80066d0:	2100      	movs	r1, #0
 80066d2:	4618      	mov	r0, r3
 80066d4:	f002 fa4c 	bl	8008b70 <memset>
  rq.ogf = 0x3f;
 80066d8:	233f      	movs	r3, #63	; 0x3f
 80066da:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 80066de:	230c      	movs	r3, #12
 80066e0:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80066e4:	f107 030c 	add.w	r3, r7, #12
 80066e8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80066ec:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80066f0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80066f4:	f107 030b 	add.w	r3, r7, #11
 80066f8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80066fc:	2301      	movs	r3, #1
 80066fe:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8006702:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006706:	2100      	movs	r1, #0
 8006708:	4618      	mov	r0, r3
 800670a:	f001 fd83 	bl	8008214 <hci_send_req>
 800670e:	4603      	mov	r3, r0
 8006710:	2b00      	cmp	r3, #0
 8006712:	da01      	bge.n	8006718 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 8006714:	23ff      	movs	r3, #255	; 0xff
 8006716:	e00d      	b.n	8006734 <aci_hal_write_config_data+0x112>
  if (status) {
 8006718:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800671c:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d005      	beq.n	8006732 <aci_hal_write_config_data+0x110>
    return status;
 8006726:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800672a:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800672e:	781b      	ldrb	r3, [r3, #0]
 8006730:	e000      	b.n	8006734 <aci_hal_write_config_data+0x112>
  }
  return BLE_STATUS_SUCCESS;
 8006732:	2300      	movs	r3, #0
}
 8006734:	4618      	mov	r0, r3
 8006736:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}

0800673e <aci_hal_set_tx_power_level>:
  BLUENRG_memcpy((void *) Data, (const void *) resp.Data, *Data_Length*sizeof(uint8_t));
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_set_tx_power_level(uint8_t En_High_Power,
                                      uint8_t PA_Level)
{
 800673e:	b580      	push	{r7, lr}
 8006740:	b0cc      	sub	sp, #304	; 0x130
 8006742:	af00      	add	r7, sp, #0
 8006744:	4602      	mov	r2, r0
 8006746:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800674a:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800674e:	701a      	strb	r2, [r3, #0]
 8006750:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006754:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8006758:	460a      	mov	r2, r1
 800675a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800675c:	f107 030c 	add.w	r3, r7, #12
 8006760:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8006764:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006768:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800676c:	2200      	movs	r2, #0
 800676e:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8006770:	2300      	movs	r3, #0
 8006772:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->En_High_Power = htob(En_High_Power, 1);
 8006776:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800677a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800677e:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8006782:	7812      	ldrb	r2, [r2, #0]
 8006784:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8006786:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800678a:	3301      	adds	r3, #1
 800678c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->PA_Level = htob(PA_Level, 1);
 8006790:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006794:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006798:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800679c:	7812      	ldrb	r2, [r2, #0]
 800679e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80067a0:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80067a4:	3301      	adds	r3, #1
 80067a6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80067aa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80067ae:	2218      	movs	r2, #24
 80067b0:	2100      	movs	r1, #0
 80067b2:	4618      	mov	r0, r3
 80067b4:	f002 f9dc 	bl	8008b70 <memset>
  rq.ogf = 0x3f;
 80067b8:	233f      	movs	r3, #63	; 0x3f
 80067ba:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00f;
 80067be:	230f      	movs	r3, #15
 80067c0:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80067c4:	f107 030c 	add.w	r3, r7, #12
 80067c8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80067cc:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80067d0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80067d4:	f107 030b 	add.w	r3, r7, #11
 80067d8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80067dc:	2301      	movs	r3, #1
 80067de:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 80067e2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80067e6:	2100      	movs	r1, #0
 80067e8:	4618      	mov	r0, r3
 80067ea:	f001 fd13 	bl	8008214 <hci_send_req>
 80067ee:	4603      	mov	r3, r0
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	da01      	bge.n	80067f8 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 80067f4:	23ff      	movs	r3, #255	; 0xff
 80067f6:	e00d      	b.n	8006814 <aci_hal_set_tx_power_level+0xd6>
  if (status) {
 80067f8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067fc:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8006800:	781b      	ldrb	r3, [r3, #0]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d005      	beq.n	8006812 <aci_hal_set_tx_power_level+0xd4>
    return status;
 8006806:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800680a:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	e000      	b.n	8006814 <aci_hal_set_tx_power_level+0xd6>
  }
  return BLE_STATUS_SUCCESS;
 8006812:	2300      	movs	r3, #0
}
 8006814:	4618      	mov	r0, r3
 8006816:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}

0800681e <hci_disconnection_complete_event_process>:
 * @param Reason Reason for disconnection. See Error Codes.
 * @retval None
 */

tBleStatus hci_disconnection_complete_event_process(uint8_t *buffer_in)
{
 800681e:	b580      	push	{r7, lr}
 8006820:	b084      	sub	sp, #16
 8006822:	af00      	add	r7, sp, #0
 8006824:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006826:	2300      	movs	r3, #0
 8006828:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_disconnection_complete_event_rp0 *rp0 = (hci_disconnection_complete_event_rp0 *)buffer_in;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	60bb      	str	r3, [r7, #8]
  hci_disconnection_complete_event(rp0->Status,
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	7818      	ldrb	r0, [r3, #0]
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006838:	b299      	uxth	r1, r3
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	78db      	ldrb	r3, [r3, #3]
 800683e:	461a      	mov	r2, r3
 8006840:	f7fa fc64 	bl	800110c <hci_disconnection_complete_event>
                                   rp0->Connection_Handle,
                                   rp0->Reason);

  return status;
 8006844:	7bfb      	ldrb	r3, [r7, #15]
}
 8006846:	4618      	mov	r0, r3
 8006848:	3710      	adds	r7, #16
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}

0800684e <hci_encryption_change_event_process>:
 *        - 0x01: Link Level Encryption is ON with AES-CCM
 * @retval None
 */

tBleStatus hci_encryption_change_event_process(uint8_t *buffer_in)
{
 800684e:	b580      	push	{r7, lr}
 8006850:	b084      	sub	sp, #16
 8006852:	af00      	add	r7, sp, #0
 8006854:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006856:	2300      	movs	r3, #0
 8006858:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_change_event_rp0 *rp0 = (hci_encryption_change_event_rp0 *)buffer_in;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	60bb      	str	r3, [r7, #8]
  hci_encryption_change_event(rp0->Status,
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	7818      	ldrb	r0, [r3, #0]
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006868:	b299      	uxth	r1, r3
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	78db      	ldrb	r3, [r3, #3]
 800686e:	461a      	mov	r2, r3
 8006870:	f000 ffca 	bl	8007808 <hci_encryption_change_event>
                              rp0->Connection_Handle,
                              rp0->Encryption_Enabled);

  return status;
 8006874:	7bfb      	ldrb	r3, [r7, #15]
}
 8006876:	4618      	mov	r0, r3
 8006878:	3710      	adds	r7, #16
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}

0800687e <hci_read_remote_version_information_complete_event_process>:
 * @param Subversion Subversion of the LMP in the remote Controller
 * @retval None
 */

tBleStatus hci_read_remote_version_information_complete_event_process(uint8_t *buffer_in)
{
 800687e:	b590      	push	{r4, r7, lr}
 8006880:	b087      	sub	sp, #28
 8006882:	af02      	add	r7, sp, #8
 8006884:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006886:	2300      	movs	r3, #0
 8006888:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_read_remote_version_information_complete_event_rp0 *rp0 = (hci_read_remote_version_information_complete_event_rp0 *)buffer_in;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	60bb      	str	r3, [r7, #8]
  hci_read_remote_version_information_complete_event(rp0->Status,
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	7818      	ldrb	r0, [r3, #0]
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006898:	b299      	uxth	r1, r3
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	78da      	ldrb	r2, [r3, #3]
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	889b      	ldrh	r3, [r3, #4]
 80068a2:	b29c      	uxth	r4, r3
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	88db      	ldrh	r3, [r3, #6]
 80068a8:	b29b      	uxth	r3, r3
 80068aa:	9300      	str	r3, [sp, #0]
 80068ac:	4623      	mov	r3, r4
 80068ae:	f000 ffba 	bl	8007826 <hci_read_remote_version_information_complete_event>
                                                     rp0->Connection_Handle,
                                                     rp0->Version,
                                                     rp0->Manufacturer_Name,
                                                     rp0->Subversion);

  return status;
 80068b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	3714      	adds	r7, #20
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bd90      	pop	{r4, r7, pc}

080068bc <hci_hardware_error_event_process>:
 *        - 0x03: Internal queue overflow error
 * @retval None
 */

tBleStatus hci_hardware_error_event_process(uint8_t *buffer_in)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b084      	sub	sp, #16
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80068c4:	2300      	movs	r3, #0
 80068c6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_hardware_error_event_rp0 *rp0 = (hci_hardware_error_event_rp0 *)buffer_in;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	60bb      	str	r3, [r7, #8]
  hci_hardware_error_event(rp0->Hardware_Code);
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	781b      	ldrb	r3, [r3, #0]
 80068d0:	4618      	mov	r0, r3
 80068d2:	f000 ffbc 	bl	800784e <hci_hardware_error_event>

  return status;
 80068d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3710      	adds	r7, #16
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <hci_number_of_completed_packets_event_process>:
 * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
 * @retval None
 */

tBleStatus hci_number_of_completed_packets_event_process(uint8_t *buffer_in)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b0a6      	sub	sp, #152	; 0x98
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80068e8:	2300      	movs	r3, #0
 80068ea:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  hci_number_of_completed_packets_event_rp0 *rp0 = (hci_number_of_completed_packets_event_rp0 *)buffer_in;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 1;
 80068f4:	2301      	movs	r3, #1
 80068f6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Packets_Pair_Entry_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 80068fa:	2300      	movs	r3, #0
 80068fc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006900:	e02e      	b.n	8006960 <hci_number_of_completed_packets_event_process+0x80>
    Handle_Packets_Pair_Entry[i].Connection_Handle = rp0->Handle_Packets_Pair_Entry[i].Connection_Handle;
 8006902:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006906:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800690a:	009b      	lsls	r3, r3, #2
 800690c:	4413      	add	r3, r2
 800690e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006912:	b29a      	uxth	r2, r3
 8006914:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	3398      	adds	r3, #152	; 0x98
 800691c:	443b      	add	r3, r7
 800691e:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 8006922:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8006926:	3302      	adds	r3, #2
 8006928:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets = rp0->Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets;
 800692c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006930:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006934:	009b      	lsls	r3, r3, #2
 8006936:	4413      	add	r3, r2
 8006938:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800693c:	b29a      	uxth	r2, r3
 800693e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006942:	009b      	lsls	r3, r3, #2
 8006944:	3398      	adds	r3, #152	; 0x98
 8006946:	443b      	add	r3, r7
 8006948:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 800694c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8006950:	3302      	adds	r3, #2
 8006952:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8006956:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800695a:	3301      	adds	r3, #1
 800695c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006960:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006964:	781b      	ldrb	r3, [r3, #0]
 8006966:	461a      	mov	r2, r3
 8006968:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800696c:	4293      	cmp	r3, r2
 800696e:	dbc8      	blt.n	8006902 <hci_number_of_completed_packets_event_process+0x22>
  }
  hci_number_of_completed_packets_event(rp0->Number_of_Handles,
 8006970:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006974:	781b      	ldrb	r3, [r3, #0]
 8006976:	f107 0208 	add.w	r2, r7, #8
 800697a:	4611      	mov	r1, r2
 800697c:	4618      	mov	r0, r3
 800697e:	f000 ff71 	bl	8007864 <hci_number_of_completed_packets_event>
                                        Handle_Packets_Pair_Entry);

  return status;
 8006982:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 8006986:	4618      	mov	r0, r3
 8006988:	3798      	adds	r7, #152	; 0x98
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}

0800698e <hci_data_buffer_overflow_event_process>:
 *        - 0x01: ACL Buffer Overflow
 * @retval None
 */

tBleStatus hci_data_buffer_overflow_event_process(uint8_t *buffer_in)
{
 800698e:	b580      	push	{r7, lr}
 8006990:	b084      	sub	sp, #16
 8006992:	af00      	add	r7, sp, #0
 8006994:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006996:	2300      	movs	r3, #0
 8006998:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_data_buffer_overflow_event_rp0 *rp0 = (hci_data_buffer_overflow_event_rp0 *)buffer_in;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	60bb      	str	r3, [r7, #8]
  hci_data_buffer_overflow_event(rp0->Link_Type);
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	781b      	ldrb	r3, [r3, #0]
 80069a2:	4618      	mov	r0, r3
 80069a4:	f000 ff6a 	bl	800787c <hci_data_buffer_overflow_event>

  return status;
 80069a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3710      	adds	r7, #16
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}

080069b2 <hci_encryption_key_refresh_complete_event_process>:
 *        - 0x0000 ... 0x0EFF
 * @retval None
 */

tBleStatus hci_encryption_key_refresh_complete_event_process(uint8_t *buffer_in)
{
 80069b2:	b580      	push	{r7, lr}
 80069b4:	b084      	sub	sp, #16
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80069ba:	2300      	movs	r3, #0
 80069bc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_key_refresh_complete_event_rp0 *rp0 = (hci_encryption_key_refresh_complete_event_rp0 *)buffer_in;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	60bb      	str	r3, [r7, #8]
  hci_encryption_key_refresh_complete_event(rp0->Status,
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	781a      	ldrb	r2, [r3, #0]
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	4619      	mov	r1, r3
 80069d0:	4610      	mov	r0, r2
 80069d2:	f000 ff5e 	bl	8007892 <hci_encryption_key_refresh_complete_event>
                                            rp0->Connection_Handle);

  return status;
 80069d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3710      	adds	r7, #16
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}

080069e0 <aci_blue_initialized_event_process>:
 *        - 0x09: System reset due to ECC error
 * @retval None
 */

tBleStatus aci_blue_initialized_event_process(uint8_t *buffer_in)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80069e8:	2300      	movs	r3, #0
 80069ea:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_initialized_event_rp0 *rp0 = (aci_blue_initialized_event_rp0 *)buffer_in;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	60bb      	str	r3, [r7, #8]
  aci_blue_initialized_event(rp0->Reason_Code);
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	781b      	ldrb	r3, [r3, #0]
 80069f4:	4618      	mov	r0, r3
 80069f6:	f001 f97b 	bl	8007cf0 <aci_blue_initialized_event>

  return status;
 80069fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3710      	adds	r7, #16
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <aci_blue_events_lost_event_process>:
 *        - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
 * @retval None
 */

tBleStatus aci_blue_events_lost_event_process(uint8_t *buffer_in)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b084      	sub	sp, #16
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_events_lost_event_rp0 *rp0 = (aci_blue_events_lost_event_rp0 *)buffer_in;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	60bb      	str	r3, [r7, #8]
  aci_blue_events_lost_event(rp0->Lost_Events);
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	4618      	mov	r0, r3
 8006a18:	f001 f975 	bl	8007d06 <aci_blue_events_lost_event>

  return status;
 8006a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3710      	adds	r7, #16
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}

08006a26 <aci_blue_crash_info_event_process>:
 * @param Debug_Data Debug data
 * @retval None
 */

tBleStatus aci_blue_crash_info_event_process(uint8_t *buffer_in)
{
 8006a26:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006a2a:	b08d      	sub	sp, #52	; 0x34
 8006a2c:	af08      	add	r7, sp, #32
 8006a2e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006a30:	2300      	movs	r3, #0
 8006a32:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_crash_info_event_rp0 *rp0 = (aci_blue_crash_info_event_rp0 *)buffer_in;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	60bb      	str	r3, [r7, #8]
  aci_blue_crash_info_event(rp0->Crash_Type,
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	f893 c000 	ldrb.w	ip, [r3]
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	f8d3 e001 	ldr.w	lr, [r3, #1]
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	f8d3 8005 	ldr.w	r8, [r3, #5]
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	f8d3 9009 	ldr.w	r9, [r3, #9]
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	f8d3 300d 	ldr.w	r3, [r3, #13]
 8006a56:	603b      	str	r3, [r7, #0]
 8006a58:	68ba      	ldr	r2, [r7, #8]
 8006a5a:	f8d2 2011 	ldr.w	r2, [r2, #17]
 8006a5e:	68b9      	ldr	r1, [r7, #8]
 8006a60:	f8d1 1015 	ldr.w	r1, [r1, #21]
 8006a64:	68b8      	ldr	r0, [r7, #8]
 8006a66:	f8d0 0019 	ldr.w	r0, [r0, #25]
 8006a6a:	68bc      	ldr	r4, [r7, #8]
 8006a6c:	f8d4 401d 	ldr.w	r4, [r4, #29]
 8006a70:	68bd      	ldr	r5, [r7, #8]
 8006a72:	f8d5 5021 	ldr.w	r5, [r5, #33]	; 0x21
 8006a76:	68be      	ldr	r6, [r7, #8]
 8006a78:	f896 6025 	ldrb.w	r6, [r6, #37]	; 0x25
                            rp0->R12,
                            rp0->LR,
                            rp0->PC,
                            rp0->xPSR,
                            rp0->Debug_Data_Length,
                            rp0->Debug_Data);
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	3326      	adds	r3, #38	; 0x26
  aci_blue_crash_info_event(rp0->Crash_Type,
 8006a80:	9307      	str	r3, [sp, #28]
 8006a82:	9606      	str	r6, [sp, #24]
 8006a84:	9505      	str	r5, [sp, #20]
 8006a86:	9404      	str	r4, [sp, #16]
 8006a88:	9003      	str	r0, [sp, #12]
 8006a8a:	9102      	str	r1, [sp, #8]
 8006a8c:	9201      	str	r2, [sp, #4]
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	9300      	str	r3, [sp, #0]
 8006a92:	464b      	mov	r3, r9
 8006a94:	4642      	mov	r2, r8
 8006a96:	4671      	mov	r1, lr
 8006a98:	4660      	mov	r0, ip
 8006a9a:	f001 f93e 	bl	8007d1a <aci_blue_crash_info_event>

  return status;
 8006a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3714      	adds	r7, #20
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08006aaa <aci_hal_end_of_radio_activity_event_process>:
 *        time units.
 * @retval None
 */

tBleStatus aci_hal_end_of_radio_activity_event_process(uint8_t *buffer_in)
{
 8006aaa:	b580      	push	{r7, lr}
 8006aac:	b084      	sub	sp, #16
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_end_of_radio_activity_event_rp0 *rp0 = (aci_hal_end_of_radio_activity_event_rp0 *)buffer_in;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	60bb      	str	r3, [r7, #8]
  aci_hal_end_of_radio_activity_event(rp0->Last_State,
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	7818      	ldrb	r0, [r3, #0]
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	7859      	ldrb	r1, [r3, #1]
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8006ac8:	461a      	mov	r2, r3
 8006aca:	f001 f934 	bl	8007d36 <aci_hal_end_of_radio_activity_event>
                                      rp0->Next_State,
                                      rp0->Next_State_SysTime);

  return status;
 8006ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	3710      	adds	r7, #16
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bd80      	pop	{r7, pc}

08006ad8 <aci_hal_scan_req_report_event_process>:
 *        peer device
 * @retval None
 */

tBleStatus aci_hal_scan_req_report_event_process(uint8_t *buffer_in)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b084      	sub	sp, #16
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_scan_req_report_event_rp0 *rp0 = (aci_hal_scan_req_report_event_rp0 *)buffer_in;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	60bb      	str	r3, [r7, #8]
  aci_hal_scan_req_report_event(rp0->RSSI,
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	f993 0000 	ldrsb.w	r0, [r3]
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	7859      	ldrb	r1, [r3, #1]
                                rp0->Peer_Address_Type,
                                rp0->Peer_Address);
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	3302      	adds	r3, #2
  aci_hal_scan_req_report_event(rp0->RSSI,
 8006af6:	461a      	mov	r2, r3
 8006af8:	f001 f92b 	bl	8007d52 <aci_hal_scan_req_report_event>

  return status;
 8006afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3710      	adds	r7, #16
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}

08006b06 <aci_hal_fw_error_event_process>:
 *        the connection handle where the abnormal condition has occurred.
 * @retval None
 */

tBleStatus aci_hal_fw_error_event_process(uint8_t *buffer_in)
{
 8006b06:	b580      	push	{r7, lr}
 8006b08:	b084      	sub	sp, #16
 8006b0a:	af00      	add	r7, sp, #0
 8006b0c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_fw_error_event_rp0 *rp0 = (aci_hal_fw_error_event_rp0 *)buffer_in;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	60bb      	str	r3, [r7, #8]
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	7818      	ldrb	r0, [r3, #0]
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	7859      	ldrb	r1, [r3, #1]
                         rp0->Data_Length,
                         rp0->Data);
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	3302      	adds	r3, #2
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 8006b22:	461a      	mov	r2, r3
 8006b24:	f001 f923 	bl	8007d6e <aci_hal_fw_error_event>

  return status;
 8006b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3710      	adds	r7, #16
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}

08006b32 <aci_gap_limited_discoverable_event_process>:
 *        discoverable mode ends due to timeout. The timeout is 180 seconds.
 * @retval None
 */

tBleStatus aci_gap_limited_discoverable_event_process(uint8_t *buffer_in)
{
 8006b32:	b580      	push	{r7, lr}
 8006b34:	b084      	sub	sp, #16
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	73fb      	strb	r3, [r7, #15]
  aci_gap_limited_discoverable_event();
 8006b3e:	f000 ff32 	bl	80079a6 <aci_gap_limited_discoverable_event>

  return status;
 8006b42:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3710      	adds	r7, #16
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}

08006b4c <aci_gap_pairing_complete_event_process>:
 *        - 0x0C: SMP_SC_NUMCOMPARISON_FAILED
 * @retval None
 */

tBleStatus aci_gap_pairing_complete_event_process(uint8_t *buffer_in)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006b54:	2300      	movs	r3, #0
 8006b56:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pairing_complete_event_rp0 *rp0 = (aci_gap_pairing_complete_event_rp0 *)buffer_in;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	60bb      	str	r3, [r7, #8]
  aci_gap_pairing_complete_event(rp0->Connection_Handle,
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	881b      	ldrh	r3, [r3, #0]
 8006b60:	b298      	uxth	r0, r3
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	7899      	ldrb	r1, [r3, #2]
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	78db      	ldrb	r3, [r3, #3]
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	f000 ff22 	bl	80079b4 <aci_gap_pairing_complete_event>
                                 rp0->Status,
                                 rp0->Reason);

  return status;
 8006b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3710      	adds	r7, #16
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}

08006b7a <aci_gap_pass_key_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_pass_key_req_event_process(uint8_t *buffer_in)
{
 8006b7a:	b580      	push	{r7, lr}
 8006b7c:	b084      	sub	sp, #16
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006b82:	2300      	movs	r3, #0
 8006b84:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pass_key_req_event_rp0 *rp0 = (aci_gap_pass_key_req_event_rp0 *)buffer_in;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	60bb      	str	r3, [r7, #8]
  aci_gap_pass_key_req_event(rp0->Connection_Handle);
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	881b      	ldrh	r3, [r3, #0]
 8006b8e:	b29b      	uxth	r3, r3
 8006b90:	4618      	mov	r0, r3
 8006b92:	f000 ff1e 	bl	80079d2 <aci_gap_pass_key_req_event>

  return status;
 8006b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3710      	adds	r7, #16
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}

08006ba0 <aci_gap_authorization_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_authorization_req_event_process(uint8_t *buffer_in)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b084      	sub	sp, #16
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006ba8:	2300      	movs	r3, #0
 8006baa:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_authorization_req_event_rp0 *rp0 = (aci_gap_authorization_req_event_rp0 *)buffer_in;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	60bb      	str	r3, [r7, #8]
  aci_gap_authorization_req_event(rp0->Connection_Handle);
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	881b      	ldrh	r3, [r3, #0]
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f000 ff16 	bl	80079e8 <aci_gap_authorization_req_event>

  return status;
 8006bbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3710      	adds	r7, #16
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}

08006bc6 <aci_gap_slave_security_initiated_event_process>:
 *        successfully sent to the master.
 * @retval None
 */

tBleStatus aci_gap_slave_security_initiated_event_process(uint8_t *buffer_in)
{
 8006bc6:	b580      	push	{r7, lr}
 8006bc8:	b084      	sub	sp, #16
 8006bca:	af00      	add	r7, sp, #0
 8006bcc:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	73fb      	strb	r3, [r7, #15]
  aci_gap_slave_security_initiated_event();
 8006bd2:	f000 ff14 	bl	80079fe <aci_gap_slave_security_initiated_event>

  return status;
 8006bd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3710      	adds	r7, #16
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}

08006be0 <aci_gap_bond_lost_event_process>:
 *        force_rebond set to 1.
 * @retval None
 */

tBleStatus aci_gap_bond_lost_event_process(uint8_t *buffer_in)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b084      	sub	sp, #16
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006be8:	2300      	movs	r3, #0
 8006bea:	73fb      	strb	r3, [r7, #15]
  aci_gap_bond_lost_event();
 8006bec:	f000 ff0e 	bl	8007a0c <aci_gap_bond_lost_event>

  return status;
 8006bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3710      	adds	r7, #16
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}

08006bfa <aci_gap_proc_complete_event_process>:
 *        of the peer device if the procedure completed successfully.
 * @retval None
 */

tBleStatus aci_gap_proc_complete_event_process(uint8_t *buffer_in)
{
 8006bfa:	b580      	push	{r7, lr}
 8006bfc:	b084      	sub	sp, #16
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006c02:	2300      	movs	r3, #0
 8006c04:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_proc_complete_event_rp0 *rp0 = (aci_gap_proc_complete_event_rp0 *)buffer_in;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	60bb      	str	r3, [r7, #8]
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	7818      	ldrb	r0, [r3, #0]
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	7859      	ldrb	r1, [r3, #1]
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	789a      	ldrb	r2, [r3, #2]
                              rp0->Status,
                              rp0->Data_Length,
                              rp0->Data);
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	3303      	adds	r3, #3
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 8006c1a:	f7fa f9ed 	bl	8000ff8 <aci_gap_proc_complete_event>

  return status;
 8006c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3710      	adds	r7, #16
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}

08006c28 <aci_gap_addr_not_resolved_event_process>:
 *        could not be resolved with any of the stored IRK's.
 * @retval None
 */

tBleStatus aci_gap_addr_not_resolved_event_process(uint8_t *buffer_in)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b084      	sub	sp, #16
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006c30:	2300      	movs	r3, #0
 8006c32:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_addr_not_resolved_event_rp0 *rp0 = (aci_gap_addr_not_resolved_event_rp0 *)buffer_in;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	60bb      	str	r3, [r7, #8]
  aci_gap_addr_not_resolved_event(rp0->Connection_Handle);
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	881b      	ldrh	r3, [r3, #0]
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f000 feeb 	bl	8007a1a <aci_gap_addr_not_resolved_event>

  return status;
 8006c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3710      	adds	r7, #16
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}

08006c4e <aci_gap_numeric_comparison_value_event_process>:
 * @param Numeric_Value
 * @retval None
 */

tBleStatus aci_gap_numeric_comparison_value_event_process(uint8_t *buffer_in)
{
 8006c4e:	b580      	push	{r7, lr}
 8006c50:	b084      	sub	sp, #16
 8006c52:	af00      	add	r7, sp, #0
 8006c54:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006c56:	2300      	movs	r3, #0
 8006c58:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_numeric_comparison_value_event_rp0 *rp0 = (aci_gap_numeric_comparison_value_event_rp0 *)buffer_in;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	60bb      	str	r3, [r7, #8]
  aci_gap_numeric_comparison_value_event(rp0->Connection_Handle,
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	881b      	ldrh	r3, [r3, #0]
 8006c62:	b29a      	uxth	r2, r3
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8006c6a:	4619      	mov	r1, r3
 8006c6c:	4610      	mov	r0, r2
 8006c6e:	f000 fedf 	bl	8007a30 <aci_gap_numeric_comparison_value_event>
                                         rp0->Numeric_Value);

  return status;
 8006c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3710      	adds	r7, #16
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <aci_gap_keypress_notification_event_process>:
 *        - 0x04: PASSKEY_ENTRY_COMPLETED
 * @retval None
 */

tBleStatus aci_gap_keypress_notification_event_process(uint8_t *buffer_in)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b084      	sub	sp, #16
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006c84:	2300      	movs	r3, #0
 8006c86:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_keypress_notification_event_rp0 *rp0 = (aci_gap_keypress_notification_event_rp0 *)buffer_in;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	60bb      	str	r3, [r7, #8]
  aci_gap_keypress_notification_event(rp0->Connection_Handle,
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	881b      	ldrh	r3, [r3, #0]
 8006c90:	b29a      	uxth	r2, r3
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	789b      	ldrb	r3, [r3, #2]
 8006c96:	4619      	mov	r1, r3
 8006c98:	4610      	mov	r0, r2
 8006c9a:	f000 fed5 	bl	8007a48 <aci_gap_keypress_notification_event>
                                      rp0->Notification_Type);

  return status;
 8006c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3710      	adds	r7, #16
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}

08006ca8 <aci_l2cap_connection_update_resp_event_process>:
 * @param Result
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_resp_event_process(uint8_t *buffer_in)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b084      	sub	sp, #16
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_resp_event_rp0 *rp0 = (aci_l2cap_connection_update_resp_event_rp0 *)buffer_in;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_resp_event(rp0->Connection_Handle,
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	881b      	ldrh	r3, [r3, #0]
 8006cbc:	b29a      	uxth	r2, r3
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	885b      	ldrh	r3, [r3, #2]
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	4619      	mov	r1, r3
 8006cc6:	4610      	mov	r0, r2
 8006cc8:	f000 ffce 	bl	8007c68 <aci_l2cap_connection_update_resp_event>
                                         rp0->Result);

  return status;
 8006ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	3710      	adds	r7, #16
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bd80      	pop	{r7, pc}

08006cd6 <aci_l2cap_proc_timeout_event_process>:
 * @param Data
 * @retval None
 */

tBleStatus aci_l2cap_proc_timeout_event_process(uint8_t *buffer_in)
{
 8006cd6:	b580      	push	{r7, lr}
 8006cd8:	b084      	sub	sp, #16
 8006cda:	af00      	add	r7, sp, #0
 8006cdc:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_proc_timeout_event_rp0 *rp0 = (aci_l2cap_proc_timeout_event_rp0 *)buffer_in;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	60bb      	str	r3, [r7, #8]
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	881b      	ldrh	r3, [r3, #0]
 8006cea:	b298      	uxth	r0, r3
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	7899      	ldrb	r1, [r3, #2]
                               rp0->Data_Length,
                               rp0->Data);
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	3303      	adds	r3, #3
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 8006cf4:	461a      	mov	r2, r3
 8006cf6:	f000 ffc5 	bl	8007c84 <aci_l2cap_proc_timeout_event>

  return status;
 8006cfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3710      	adds	r7, #16
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}

08006d04 <aci_l2cap_connection_update_req_event_process>:
 *        - 10 (100 ms)  ... 3200 (32000 ms) 
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_req_event_process(uint8_t *buffer_in)
{
 8006d04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d06:	b089      	sub	sp, #36	; 0x24
 8006d08:	af04      	add	r7, sp, #16
 8006d0a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_req_event_rp0 *rp0 = (aci_l2cap_connection_update_req_event_rp0 *)buffer_in;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_req_event(rp0->Connection_Handle,
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	881b      	ldrh	r3, [r3, #0]
 8006d18:	b298      	uxth	r0, r3
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	789c      	ldrb	r4, [r3, #2]
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8006d24:	b29d      	uxth	r5, r3
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8006d2c:	b29e      	uxth	r6, r3
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	68ba      	ldr	r2, [r7, #8]
 8006d38:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8006d3c:	b292      	uxth	r2, r2
 8006d3e:	68b9      	ldr	r1, [r7, #8]
 8006d40:	f8b1 100b 	ldrh.w	r1, [r1, #11]
 8006d44:	b289      	uxth	r1, r1
 8006d46:	9102      	str	r1, [sp, #8]
 8006d48:	9201      	str	r2, [sp, #4]
 8006d4a:	9300      	str	r3, [sp, #0]
 8006d4c:	4633      	mov	r3, r6
 8006d4e:	462a      	mov	r2, r5
 8006d50:	4621      	mov	r1, r4
 8006d52:	f000 ffa5 	bl	8007ca0 <aci_l2cap_connection_update_req_event>
                                        rp0->Interval_Min,
                                        rp0->Interval_Max,
                                        rp0->Slave_Latency,
                                        rp0->Timeout_Multiplier);

  return status;
 8006d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	3714      	adds	r7, #20
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006d60 <aci_l2cap_command_reject_event_process>:
 * @param Data Data field associated with Reason
 * @retval None
 */

tBleStatus aci_l2cap_command_reject_event_process(uint8_t *buffer_in)
{
 8006d60:	b590      	push	{r4, r7, lr}
 8006d62:	b087      	sub	sp, #28
 8006d64:	af02      	add	r7, sp, #8
 8006d66:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_command_reject_event_rp0 *rp0 = (aci_l2cap_command_reject_event_rp0 *)buffer_in;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	60bb      	str	r3, [r7, #8]
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	881b      	ldrh	r3, [r3, #0]
 8006d74:	b298      	uxth	r0, r3
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	7899      	ldrb	r1, [r3, #2]
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8006d80:	b29a      	uxth	r2, r3
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	795c      	ldrb	r4, [r3, #5]
                                 rp0->Identifier,
                                 rp0->Reason,
                                 rp0->Data_Length,
                                 rp0->Data);
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	3306      	adds	r3, #6
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 8006d8a:	9300      	str	r3, [sp, #0]
 8006d8c:	4623      	mov	r3, r4
 8006d8e:	f000 ff9b 	bl	8007cc8 <aci_l2cap_command_reject_event>

  return status;
 8006d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3714      	adds	r7, #20
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd90      	pop	{r4, r7, pc}

08006d9c <aci_gatt_attribute_modified_event_process>:
 * @param Attr_Data The modified value
 * @retval None
 */

tBleStatus aci_gatt_attribute_modified_event_process(uint8_t *buffer_in)
{
 8006d9c:	b590      	push	{r4, r7, lr}
 8006d9e:	b087      	sub	sp, #28
 8006da0:	af02      	add	r7, sp, #8
 8006da2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006da4:	2300      	movs	r3, #0
 8006da6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_attribute_modified_event_rp0 *rp0 = (aci_gatt_attribute_modified_event_rp0 *)buffer_in;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	60bb      	str	r3, [r7, #8]
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	881b      	ldrh	r3, [r3, #0]
 8006db0:	b298      	uxth	r0, r3
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	885b      	ldrh	r3, [r3, #2]
 8006db6:	b299      	uxth	r1, r3
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	889b      	ldrh	r3, [r3, #4]
 8006dbc:	b29a      	uxth	r2, r3
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	88db      	ldrh	r3, [r3, #6]
 8006dc2:	b29c      	uxth	r4, r3
                                    rp0->Attr_Handle,
                                    rp0->Offset,
                                    rp0->Attr_Data_Length,
                                    rp0->Attr_Data);
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	3308      	adds	r3, #8
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 8006dc8:	9300      	str	r3, [sp, #0]
 8006dca:	4623      	mov	r3, r4
 8006dcc:	f7fa fa46 	bl	800125c <aci_gatt_attribute_modified_event>

  return status;
 8006dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3714      	adds	r7, #20
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd90      	pop	{r4, r7, pc}

08006dda <aci_gatt_proc_timeout_event_process>:
 *        timed out
 * @retval None
 */

tBleStatus aci_gatt_proc_timeout_event_process(uint8_t *buffer_in)
{
 8006dda:	b580      	push	{r7, lr}
 8006ddc:	b084      	sub	sp, #16
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006de2:	2300      	movs	r3, #0
 8006de4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_timeout_event_rp0 *rp0 = (aci_gatt_proc_timeout_event_rp0 *)buffer_in;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_timeout_event(rp0->Connection_Handle);
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	881b      	ldrh	r3, [r3, #0]
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	4618      	mov	r0, r3
 8006df2:	f000 fe37 	bl	8007a64 <aci_gatt_proc_timeout_event>

  return status;
 8006df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	3710      	adds	r7, #16
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bd80      	pop	{r7, pc}

08006e00 <aci_att_exchange_mtu_resp_event_process>:
 * @param Server_RX_MTU ATT_MTU value agreed between server and client
 * @retval None
 */

tBleStatus aci_att_exchange_mtu_resp_event_process(uint8_t *buffer_in)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b084      	sub	sp, #16
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006e08:	2300      	movs	r3, #0
 8006e0a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exchange_mtu_resp_event_rp0 *rp0 = (aci_att_exchange_mtu_resp_event_rp0 *)buffer_in;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	60bb      	str	r3, [r7, #8]
  aci_att_exchange_mtu_resp_event(rp0->Connection_Handle,
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	881b      	ldrh	r3, [r3, #0]
 8006e14:	b29a      	uxth	r2, r3
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	885b      	ldrh	r3, [r3, #2]
 8006e1a:	b29b      	uxth	r3, r3
 8006e1c:	4619      	mov	r1, r3
 8006e1e:	4610      	mov	r0, r2
 8006e20:	f7fa fae8 	bl	80013f4 <aci_att_exchange_mtu_resp_event>
                                  rp0->Server_RX_MTU);

  return status;
 8006e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	3710      	adds	r7, #16
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bd80      	pop	{r7, pc}

08006e2e <aci_att_find_info_resp_event_process>:
 *        pair is:[2 octets for handle, 16 octets for UUIDs]
 * @retval None
 */

tBleStatus aci_att_find_info_resp_event_process(uint8_t *buffer_in)
{
 8006e2e:	b580      	push	{r7, lr}
 8006e30:	b084      	sub	sp, #16
 8006e32:	af00      	add	r7, sp, #0
 8006e34:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006e36:	2300      	movs	r3, #0
 8006e38:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_find_info_resp_event_rp0 *rp0 = (aci_att_find_info_resp_event_rp0 *)buffer_in;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	60bb      	str	r3, [r7, #8]
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	881b      	ldrh	r3, [r3, #0]
 8006e42:	b298      	uxth	r0, r3
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	7899      	ldrb	r1, [r3, #2]
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	78da      	ldrb	r2, [r3, #3]
                               rp0->Format,
                               rp0->Event_Data_Length,
                               rp0->Handle_UUID_Pair);
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	3304      	adds	r3, #4
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 8006e50:	f000 fe13 	bl	8007a7a <aci_att_find_info_resp_event>

  return status;
 8006e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3710      	adds	r7, #16
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}

08006e5e <aci_att_find_by_type_value_resp_event_process>:
 * @param Attribute_Group_Handle_Pair See @ref Attribute_Group_Handle_Pair_t
 * @retval None
 */

tBleStatus aci_att_find_by_type_value_resp_event_process(uint8_t *buffer_in)
{
 8006e5e:	b580      	push	{r7, lr}
 8006e60:	b0a6      	sub	sp, #152	; 0x98
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006e66:	2300      	movs	r3, #0
 8006e68:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  aci_att_find_by_type_value_resp_event_rp0 *rp0 = (aci_att_find_by_type_value_resp_event_rp0 *)buffer_in;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 3;
 8006e72:	2303      	movs	r3, #3
 8006e74:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[HCI_MAX_PAYLOAD_SIZE/sizeof(Attribute_Group_Handle_Pair_t)];
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 8006e78:	2300      	movs	r3, #0
 8006e7a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006e7e:	e02e      	b.n	8006ede <aci_att_find_by_type_value_resp_event_process+0x80>
    Attribute_Group_Handle_Pair[i].Found_Attribute_Handle = rp0->Attribute_Group_Handle_Pair[i].Found_Attribute_Handle;
 8006e80:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006e84:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e88:	009b      	lsls	r3, r3, #2
 8006e8a:	4413      	add	r3, r2
 8006e8c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8006e90:	b29a      	uxth	r2, r3
 8006e92:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e96:	009b      	lsls	r3, r3, #2
 8006e98:	3398      	adds	r3, #152	; 0x98
 8006e9a:	443b      	add	r3, r7
 8006e9c:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 8006ea0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8006ea4:	3302      	adds	r3, #2
 8006ea6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Attribute_Group_Handle_Pair[i].Group_End_Handle = rp0->Attribute_Group_Handle_Pair[i].Group_End_Handle;
 8006eaa:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006eae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006eb2:	009b      	lsls	r3, r3, #2
 8006eb4:	4413      	add	r3, r2
 8006eb6:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8006eba:	b29a      	uxth	r2, r3
 8006ebc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	3398      	adds	r3, #152	; 0x98
 8006ec4:	443b      	add	r3, r7
 8006ec6:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 8006eca:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8006ece:	3302      	adds	r3, #2
 8006ed0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 8006ed4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006ed8:	3301      	adds	r3, #1
 8006eda:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006ede:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006ee2:	789b      	ldrb	r3, [r3, #2]
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006eea:	4293      	cmp	r3, r2
 8006eec:	dbc8      	blt.n	8006e80 <aci_att_find_by_type_value_resp_event_process+0x22>
  }
  aci_att_find_by_type_value_resp_event(rp0->Connection_Handle,
 8006eee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006ef2:	881b      	ldrh	r3, [r3, #0]
 8006ef4:	b298      	uxth	r0, r3
 8006ef6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006efa:	789b      	ldrb	r3, [r3, #2]
 8006efc:	f107 0208 	add.w	r2, r7, #8
 8006f00:	4619      	mov	r1, r3
 8006f02:	f000 fdca 	bl	8007a9a <aci_att_find_by_type_value_resp_event>
                                        rp0->Num_of_Handle_Pair,
                                        Attribute_Group_Handle_Pair);

  return status;
 8006f06:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3798      	adds	r7, #152	; 0x98
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}

08006f12 <aci_att_read_by_type_resp_event_process>:
 *        Value]
 * @retval None
 */

tBleStatus aci_att_read_by_type_resp_event_process(uint8_t *buffer_in)
{
 8006f12:	b580      	push	{r7, lr}
 8006f14:	b084      	sub	sp, #16
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_type_resp_event_rp0 *rp0 = (aci_att_read_by_type_resp_event_rp0 *)buffer_in;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	881b      	ldrh	r3, [r3, #0]
 8006f26:	b298      	uxth	r0, r3
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	7899      	ldrb	r1, [r3, #2]
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	78da      	ldrb	r2, [r3, #3]
                                  rp0->Handle_Value_Pair_Length,
                                  rp0->Data_Length,
                                  rp0->Handle_Value_Pair_Data);
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	3304      	adds	r3, #4
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 8006f34:	f000 fdbf 	bl	8007ab6 <aci_att_read_by_type_resp_event>

  return status;
 8006f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	3710      	adds	r7, #16
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}

08006f42 <aci_att_read_resp_event_process>:
 * @param Attribute_Value The value of the attribute.
 * @retval None
 */

tBleStatus aci_att_read_resp_event_process(uint8_t *buffer_in)
{
 8006f42:	b580      	push	{r7, lr}
 8006f44:	b084      	sub	sp, #16
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_resp_event_rp0 *rp0 = (aci_att_read_resp_event_rp0 *)buffer_in;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	60bb      	str	r3, [r7, #8]
  aci_att_read_resp_event(rp0->Connection_Handle,
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	881b      	ldrh	r3, [r3, #0]
 8006f56:	b298      	uxth	r0, r3
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	7899      	ldrb	r1, [r3, #2]
                          rp0->Event_Data_Length,
                          rp0->Attribute_Value);
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	3303      	adds	r3, #3
  aci_att_read_resp_event(rp0->Connection_Handle,
 8006f60:	461a      	mov	r2, r3
 8006f62:	f000 fdb8 	bl	8007ad6 <aci_att_read_resp_event>

  return status;
 8006f66:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3710      	adds	r7, #16
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}

08006f70 <aci_att_read_blob_resp_event_process>:
 * @param Attribute_Value Part of the attribute value.
 * @retval None
 */

tBleStatus aci_att_read_blob_resp_event_process(uint8_t *buffer_in)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_blob_resp_event_rp0 *rp0 = (aci_att_read_blob_resp_event_rp0 *)buffer_in;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	60bb      	str	r3, [r7, #8]
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	881b      	ldrh	r3, [r3, #0]
 8006f84:	b298      	uxth	r0, r3
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	7899      	ldrb	r1, [r3, #2]
                               rp0->Event_Data_Length,
                               rp0->Attribute_Value);
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	3303      	adds	r3, #3
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 8006f8e:	461a      	mov	r2, r3
 8006f90:	f000 fdaf 	bl	8007af2 <aci_att_read_blob_resp_event>

  return status;
 8006f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3710      	adds	r7, #16
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}

08006f9e <aci_att_read_multiple_resp_event_process>:
 *        the order that they were requested.
 * @retval None
 */

tBleStatus aci_att_read_multiple_resp_event_process(uint8_t *buffer_in)
{
 8006f9e:	b580      	push	{r7, lr}
 8006fa0:	b084      	sub	sp, #16
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_multiple_resp_event_rp0 *rp0 = (aci_att_read_multiple_resp_event_rp0 *)buffer_in;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	60bb      	str	r3, [r7, #8]
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	881b      	ldrh	r3, [r3, #0]
 8006fb2:	b298      	uxth	r0, r3
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	7899      	ldrb	r1, [r3, #2]
                                   rp0->Event_Data_Length,
                                   rp0->Set_Of_Values);
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	3303      	adds	r3, #3
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	f000 fda6 	bl	8007b0e <aci_att_read_multiple_resp_event>

  return status;
 8006fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	3710      	adds	r7, #16
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}

08006fcc <aci_att_read_by_group_type_resp_event_process>:
 *        Handle, (Attribute_Data_Length - 4 octets) for Attribute Value]
 * @retval None
 */

tBleStatus aci_att_read_by_group_type_resp_event_process(uint8_t *buffer_in)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_group_type_resp_event_rp0 *rp0 = (aci_att_read_by_group_type_resp_event_rp0 *)buffer_in;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	881b      	ldrh	r3, [r3, #0]
 8006fe0:	b298      	uxth	r0, r3
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	7899      	ldrb	r1, [r3, #2]
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	78da      	ldrb	r2, [r3, #3]
                                        rp0->Attribute_Data_Length,
                                        rp0->Data_Length,
                                        rp0->Attribute_Data_List);
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	3304      	adds	r3, #4
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 8006fee:	f000 fd9c 	bl	8007b2a <aci_att_read_by_group_type_resp_event>

  return status;
 8006ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	3710      	adds	r7, #16
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bd80      	pop	{r7, pc}

08006ffc <aci_att_prepare_write_resp_event_process>:
 * @param Part_Attribute_Value The value of the attribute to be written
 * @retval None
 */

tBleStatus aci_att_prepare_write_resp_event_process(uint8_t *buffer_in)
{
 8006ffc:	b590      	push	{r4, r7, lr}
 8006ffe:	b087      	sub	sp, #28
 8007000:	af02      	add	r7, sp, #8
 8007002:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007004:	2300      	movs	r3, #0
 8007006:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_prepare_write_resp_event_rp0 *rp0 = (aci_att_prepare_write_resp_event_rp0 *)buffer_in;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	60bb      	str	r3, [r7, #8]
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	881b      	ldrh	r3, [r3, #0]
 8007010:	b298      	uxth	r0, r3
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	885b      	ldrh	r3, [r3, #2]
 8007016:	b299      	uxth	r1, r3
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	889b      	ldrh	r3, [r3, #4]
 800701c:	b29a      	uxth	r2, r3
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	799c      	ldrb	r4, [r3, #6]
                                   rp0->Attribute_Handle,
                                   rp0->Offset,
                                   rp0->Part_Attribute_Value_Length,
                                   rp0->Part_Attribute_Value);
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	3307      	adds	r3, #7
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 8007026:	9300      	str	r3, [sp, #0]
 8007028:	4623      	mov	r3, r4
 800702a:	f000 fd8e 	bl	8007b4a <aci_att_prepare_write_resp_event>

  return status;
 800702e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007030:	4618      	mov	r0, r3
 8007032:	3714      	adds	r7, #20
 8007034:	46bd      	mov	sp, r7
 8007036:	bd90      	pop	{r4, r7, pc}

08007038 <aci_att_exec_write_resp_event_process>:
 * @param Connection_Handle Connection handle related to the response
 * @retval None
 */

tBleStatus aci_att_exec_write_resp_event_process(uint8_t *buffer_in)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007040:	2300      	movs	r3, #0
 8007042:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exec_write_resp_event_rp0 *rp0 = (aci_att_exec_write_resp_event_rp0 *)buffer_in;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	60bb      	str	r3, [r7, #8]
  aci_att_exec_write_resp_event(rp0->Connection_Handle);
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	881b      	ldrh	r3, [r3, #0]
 800704c:	b29b      	uxth	r3, r3
 800704e:	4618      	mov	r0, r3
 8007050:	f000 fd8f 	bl	8007b72 <aci_att_exec_write_resp_event>

  return status;
 8007054:	7bfb      	ldrb	r3, [r7, #15]
}
 8007056:	4618      	mov	r0, r3
 8007058:	3710      	adds	r7, #16
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}

0800705e <aci_gatt_indication_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_indication_event_process(uint8_t *buffer_in)
{
 800705e:	b580      	push	{r7, lr}
 8007060:	b084      	sub	sp, #16
 8007062:	af00      	add	r7, sp, #0
 8007064:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007066:	2300      	movs	r3, #0
 8007068:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_indication_event_rp0 *rp0 = (aci_gatt_indication_event_rp0 *)buffer_in;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	60bb      	str	r3, [r7, #8]
  aci_gatt_indication_event(rp0->Connection_Handle,
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	881b      	ldrh	r3, [r3, #0]
 8007072:	b298      	uxth	r0, r3
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	885b      	ldrh	r3, [r3, #2]
 8007078:	b299      	uxth	r1, r3
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	791a      	ldrb	r2, [r3, #4]
                            rp0->Attribute_Handle,
                            rp0->Attribute_Value_Length,
                            rp0->Attribute_Value);
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	3305      	adds	r3, #5
  aci_gatt_indication_event(rp0->Connection_Handle,
 8007082:	f000 fd81 	bl	8007b88 <aci_gatt_indication_event>

  return status;
 8007086:	7bfb      	ldrb	r3, [r7, #15]
}
 8007088:	4618      	mov	r0, r3
 800708a:	3710      	adds	r7, #16
 800708c:	46bd      	mov	sp, r7
 800708e:	bd80      	pop	{r7, pc}

08007090 <aci_gatt_notification_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_notification_event_process(uint8_t *buffer_in)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b084      	sub	sp, #16
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007098:	2300      	movs	r3, #0
 800709a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_notification_event_rp0 *rp0 = (aci_gatt_notification_event_rp0 *)buffer_in;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	60bb      	str	r3, [r7, #8]
  aci_gatt_notification_event(rp0->Connection_Handle,
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	881b      	ldrh	r3, [r3, #0]
 80070a4:	b298      	uxth	r0, r3
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	885b      	ldrh	r3, [r3, #2]
 80070aa:	b299      	uxth	r1, r3
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	791a      	ldrb	r2, [r3, #4]
                              rp0->Attribute_Handle,
                              rp0->Attribute_Value_Length,
                              rp0->Attribute_Value);
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	3305      	adds	r3, #5
  aci_gatt_notification_event(rp0->Connection_Handle,
 80070b4:	f7fa f8ec 	bl	8001290 <aci_gatt_notification_event>

  return status;
 80070b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80070ba:	4618      	mov	r0, r3
 80070bc:	3710      	adds	r7, #16
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}

080070c2 <aci_gatt_proc_complete_event_process>:
 *        was successful.
 * @retval None
 */

tBleStatus aci_gatt_proc_complete_event_process(uint8_t *buffer_in)
{
 80070c2:	b580      	push	{r7, lr}
 80070c4:	b084      	sub	sp, #16
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80070ca:	2300      	movs	r3, #0
 80070cc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_complete_event_rp0 *rp0 = (aci_gatt_proc_complete_event_rp0 *)buffer_in;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_complete_event(rp0->Connection_Handle,
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	881b      	ldrh	r3, [r3, #0]
 80070d6:	b29a      	uxth	r2, r3
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	789b      	ldrb	r3, [r3, #2]
 80070dc:	4619      	mov	r1, r3
 80070de:	4610      	mov	r0, r2
 80070e0:	f7fa f93c 	bl	800135c <aci_gatt_proc_complete_event>
                               rp0->Error_Code);

  return status;
 80070e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3710      	adds	r7, #16
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}

080070ee <aci_gatt_error_resp_event_process>:
 *        - 0x11: Insufficient resources
 * @retval None
 */

tBleStatus aci_gatt_error_resp_event_process(uint8_t *buffer_in)
{
 80070ee:	b580      	push	{r7, lr}
 80070f0:	b084      	sub	sp, #16
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80070f6:	2300      	movs	r3, #0
 80070f8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_error_resp_event_rp0 *rp0 = (aci_gatt_error_resp_event_rp0 *)buffer_in;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	60bb      	str	r3, [r7, #8]
  aci_gatt_error_resp_event(rp0->Connection_Handle,
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	881b      	ldrh	r3, [r3, #0]
 8007102:	b298      	uxth	r0, r3
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	7899      	ldrb	r1, [r3, #2]
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800710e:	b29a      	uxth	r2, r3
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	795b      	ldrb	r3, [r3, #5]
 8007114:	f000 fd48 	bl	8007ba8 <aci_gatt_error_resp_event>
                            rp0->Req_Opcode,
                            rp0->Attribute_Handle,
                            rp0->Error_Code);

  return status;
 8007118:	7bfb      	ldrb	r3, [r7, #15]
}
 800711a:	4618      	mov	r0, r3
 800711c:	3710      	adds	r7, #16
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}

08007122 <aci_gatt_disc_read_char_by_uuid_resp_event_process>:
 *        been performed.
 * @retval None
 */

tBleStatus aci_gatt_disc_read_char_by_uuid_resp_event_process(uint8_t *buffer_in)
{
 8007122:	b580      	push	{r7, lr}
 8007124:	b084      	sub	sp, #16
 8007126:	af00      	add	r7, sp, #0
 8007128:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800712a:	2300      	movs	r3, #0
 800712c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *rp0 = (aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *)buffer_in;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	60bb      	str	r3, [r7, #8]
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	881b      	ldrh	r3, [r3, #0]
 8007136:	b298      	uxth	r0, r3
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	885b      	ldrh	r3, [r3, #2]
 800713c:	b299      	uxth	r1, r3
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	791a      	ldrb	r2, [r3, #4]
                                             rp0->Attribute_Handle,
                                             rp0->Attribute_Value_Length,
                                             rp0->Attribute_Value);
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	3305      	adds	r3, #5
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 8007146:	f7fa f8bf 	bl	80012c8 <aci_gatt_disc_read_char_by_uuid_resp_event>

  return status;
 800714a:	7bfb      	ldrb	r3, [r7, #15]
}
 800714c:	4618      	mov	r0, r3
 800714e:	3710      	adds	r7, #16
 8007150:	46bd      	mov	sp, r7
 8007152:	bd80      	pop	{r7, pc}

08007154 <aci_gatt_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_write_permit_req_event_process(uint8_t *buffer_in)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b084      	sub	sp, #16
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800715c:	2300      	movs	r3, #0
 800715e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_write_permit_req_event_rp0 *rp0 = (aci_gatt_write_permit_req_event_rp0 *)buffer_in;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	60bb      	str	r3, [r7, #8]
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	881b      	ldrh	r3, [r3, #0]
 8007168:	b298      	uxth	r0, r3
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	885b      	ldrh	r3, [r3, #2]
 800716e:	b299      	uxth	r1, r3
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	791a      	ldrb	r2, [r3, #4]
                                  rp0->Attribute_Handle,
                                  rp0->Data_Length,
                                  rp0->Data);
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	3305      	adds	r3, #5
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 8007178:	f000 fd2a 	bl	8007bd0 <aci_gatt_write_permit_req_event>

  return status;
 800717c:	7bfb      	ldrb	r3, [r7, #15]
}
 800717e:	4618      	mov	r0, r3
 8007180:	3710      	adds	r7, #16
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}

08007186 <aci_gatt_read_permit_req_event_process>:
 * @param Offset Contains the offset from which the read has been requested
 * @retval None
 */

tBleStatus aci_gatt_read_permit_req_event_process(uint8_t *buffer_in)
{
 8007186:	b580      	push	{r7, lr}
 8007188:	b084      	sub	sp, #16
 800718a:	af00      	add	r7, sp, #0
 800718c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800718e:	2300      	movs	r3, #0
 8007190:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_read_permit_req_event_rp0 *rp0 = (aci_gatt_read_permit_req_event_rp0 *)buffer_in;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	60bb      	str	r3, [r7, #8]
  aci_gatt_read_permit_req_event(rp0->Connection_Handle,
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	881b      	ldrh	r3, [r3, #0]
 800719a:	b298      	uxth	r0, r3
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	885b      	ldrh	r3, [r3, #2]
 80071a0:	b299      	uxth	r1, r3
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	889b      	ldrh	r3, [r3, #4]
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	461a      	mov	r2, r3
 80071aa:	f000 fd21 	bl	8007bf0 <aci_gatt_read_permit_req_event>
                                 rp0->Attribute_Handle,
                                 rp0->Offset);

  return status;
 80071ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80071b0:	4618      	mov	r0, r3
 80071b2:	3710      	adds	r7, #16
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bd80      	pop	{r7, pc}

080071b8 <aci_gatt_read_multi_permit_req_event_process>:
 * @param Handle_Item See @ref Handle_Item_t
 * @retval None
 */

tBleStatus aci_gatt_read_multi_permit_req_event_process(uint8_t *buffer_in)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b0a6      	sub	sp, #152	; 0x98
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80071c0:	2300      	movs	r3, #0
 80071c2:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  aci_gatt_read_multi_permit_req_event_rp0 *rp0 = (aci_gatt_read_multi_permit_req_event_rp0 *)buffer_in;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 3;
 80071cc:	2303      	movs	r3, #3
 80071ce:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Handle_Item_t Handle_Item[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Item_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 80071d2:	2300      	movs	r3, #0
 80071d4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80071d8:	e019      	b.n	800720e <aci_gatt_read_multi_permit_req_event_process+0x56>
    Handle_Item[i].Handle = rp0->Handle_Item[i].Handle;
 80071da:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80071de:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80071e2:	005b      	lsls	r3, r3, #1
 80071e4:	4413      	add	r3, r2
 80071e6:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 80071ea:	b29a      	uxth	r2, r3
 80071ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80071f0:	005b      	lsls	r3, r3, #1
 80071f2:	3398      	adds	r3, #152	; 0x98
 80071f4:	443b      	add	r3, r7
 80071f6:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 80071fa:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80071fe:	3302      	adds	r3, #2
 8007200:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8007204:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007208:	3301      	adds	r3, #1
 800720a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800720e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007212:	789b      	ldrb	r3, [r3, #2]
 8007214:	461a      	mov	r2, r3
 8007216:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800721a:	4293      	cmp	r3, r2
 800721c:	dbdd      	blt.n	80071da <aci_gatt_read_multi_permit_req_event_process+0x22>
  }
  aci_gatt_read_multi_permit_req_event(rp0->Connection_Handle,
 800721e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007222:	881b      	ldrh	r3, [r3, #0]
 8007224:	b298      	uxth	r0, r3
 8007226:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800722a:	789b      	ldrb	r3, [r3, #2]
 800722c:	f107 0208 	add.w	r2, r7, #8
 8007230:	4619      	mov	r1, r3
 8007232:	f000 fcec 	bl	8007c0e <aci_gatt_read_multi_permit_req_event>
                                       rp0->Number_of_Handles,
                                       Handle_Item);

  return status;
 8007236:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 800723a:	4618      	mov	r0, r3
 800723c:	3798      	adds	r7, #152	; 0x98
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}

08007242 <aci_gatt_tx_pool_available_event_process>:
 * @param Available_Buffers Not used.
 * @retval None
 */

tBleStatus aci_gatt_tx_pool_available_event_process(uint8_t *buffer_in)
{
 8007242:	b580      	push	{r7, lr}
 8007244:	b084      	sub	sp, #16
 8007246:	af00      	add	r7, sp, #0
 8007248:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800724a:	2300      	movs	r3, #0
 800724c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_tx_pool_available_event_rp0 *rp0 = (aci_gatt_tx_pool_available_event_rp0 *)buffer_in;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	60bb      	str	r3, [r7, #8]
  aci_gatt_tx_pool_available_event(rp0->Connection_Handle,
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	881b      	ldrh	r3, [r3, #0]
 8007256:	b29a      	uxth	r2, r3
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	885b      	ldrh	r3, [r3, #2]
 800725c:	b29b      	uxth	r3, r3
 800725e:	4619      	mov	r1, r3
 8007260:	4610      	mov	r0, r2
 8007262:	f7fa f8b1 	bl	80013c8 <aci_gatt_tx_pool_available_event>
                                   rp0->Available_Buffers);

  return status;
 8007266:	7bfb      	ldrb	r3, [r7, #15]
}
 8007268:	4618      	mov	r0, r3
 800726a:	3710      	adds	r7, #16
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}

08007270 <aci_gatt_server_confirmation_event_process>:
 * @param Connection_Handle Connection handle related to the event
 * @retval None
 */

tBleStatus aci_gatt_server_confirmation_event_process(uint8_t *buffer_in)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b084      	sub	sp, #16
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007278:	2300      	movs	r3, #0
 800727a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_server_confirmation_event_rp0 *rp0 = (aci_gatt_server_confirmation_event_rp0 *)buffer_in;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	60bb      	str	r3, [r7, #8]
  aci_gatt_server_confirmation_event(rp0->Connection_Handle);
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	881b      	ldrh	r3, [r3, #0]
 8007284:	b29b      	uxth	r3, r3
 8007286:	4618      	mov	r0, r3
 8007288:	f000 fccf 	bl	8007c2a <aci_gatt_server_confirmation_event>

  return status;
 800728c:	7bfb      	ldrb	r3, [r7, #15]
}
 800728e:	4618      	mov	r0, r3
 8007290:	3710      	adds	r7, #16
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}

08007296 <aci_gatt_prepare_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_prepare_write_permit_req_event_process(uint8_t *buffer_in)
{
 8007296:	b590      	push	{r4, r7, lr}
 8007298:	b087      	sub	sp, #28
 800729a:	af02      	add	r7, sp, #8
 800729c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800729e:	2300      	movs	r3, #0
 80072a0:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_prepare_write_permit_req_event_rp0 *rp0 = (aci_gatt_prepare_write_permit_req_event_rp0 *)buffer_in;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	60bb      	str	r3, [r7, #8]
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	881b      	ldrh	r3, [r3, #0]
 80072aa:	b298      	uxth	r0, r3
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	885b      	ldrh	r3, [r3, #2]
 80072b0:	b299      	uxth	r1, r3
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	889b      	ldrh	r3, [r3, #4]
 80072b6:	b29a      	uxth	r2, r3
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	799c      	ldrb	r4, [r3, #6]
                                          rp0->Attribute_Handle,
                                          rp0->Offset,
                                          rp0->Data_Length,
                                          rp0->Data);
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	3307      	adds	r3, #7
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 80072c0:	9300      	str	r3, [sp, #0]
 80072c2:	4623      	mov	r3, r4
 80072c4:	f000 fcbc 	bl	8007c40 <aci_gatt_prepare_write_permit_req_event>

  return status;
 80072c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	3714      	adds	r7, #20
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd90      	pop	{r4, r7, pc}

080072d2 <hci_le_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_connection_complete_event_process(uint8_t *buffer_in)
{
 80072d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072d4:	b08b      	sub	sp, #44	; 0x2c
 80072d6:	af06      	add	r7, sp, #24
 80072d8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80072da:	2300      	movs	r3, #0
 80072dc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_complete_event_rp0 *rp0 = (hci_le_connection_complete_event_rp0 *)buffer_in;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	60bb      	str	r3, [r7, #8]
  hci_le_connection_complete_event(rp0->Status,
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	781d      	ldrb	r5, [r3, #0]
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80072ec:	b29e      	uxth	r6, r3
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	f893 c003 	ldrb.w	ip, [r3, #3]
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	f893 e004 	ldrb.w	lr, [r3, #4]
                                   rp0->Connection_Handle,
                                   rp0->Role,
                                   rp0->Peer_Address_Type,
                                   rp0->Peer_Address,
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	3305      	adds	r3, #5
  hci_le_connection_complete_event(rp0->Status,
 80072fe:	68ba      	ldr	r2, [r7, #8]
 8007300:	f8b2 200b 	ldrh.w	r2, [r2, #11]
 8007304:	b292      	uxth	r2, r2
 8007306:	68b9      	ldr	r1, [r7, #8]
 8007308:	f8b1 100d 	ldrh.w	r1, [r1, #13]
 800730c:	b289      	uxth	r1, r1
 800730e:	68b8      	ldr	r0, [r7, #8]
 8007310:	f8b0 000f 	ldrh.w	r0, [r0, #15]
 8007314:	b280      	uxth	r0, r0
 8007316:	68bc      	ldr	r4, [r7, #8]
 8007318:	7c64      	ldrb	r4, [r4, #17]
 800731a:	9404      	str	r4, [sp, #16]
 800731c:	9003      	str	r0, [sp, #12]
 800731e:	9102      	str	r1, [sp, #8]
 8007320:	9201      	str	r2, [sp, #4]
 8007322:	9300      	str	r3, [sp, #0]
 8007324:	4673      	mov	r3, lr
 8007326:	4662      	mov	r2, ip
 8007328:	4631      	mov	r1, r6
 800732a:	4628      	mov	r0, r5
 800732c:	f7f9 fe94 	bl	8001058 <hci_le_connection_complete_event>
                                   rp0->Conn_Interval,
                                   rp0->Conn_Latency,
                                   rp0->Supervision_Timeout,
                                   rp0->Master_Clock_Accuracy);

  return status;
 8007330:	7bfb      	ldrb	r3, [r7, #15]
}
 8007332:	4618      	mov	r0, r3
 8007334:	3714      	adds	r7, #20
 8007336:	46bd      	mov	sp, r7
 8007338:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800733a <hci_le_advertising_report_event_process>:
 * @param Advertising_Report See @ref Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_advertising_report_event_process(uint8_t *buffer_in)
{
 800733a:	b580      	push	{r7, lr}
 800733c:	b0a4      	sub	sp, #144	; 0x90
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007342:	2300      	movs	r3, #0
 8007344:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  /* Input params */
  hci_le_advertising_report_event_rp0 *rp0 = (hci_le_advertising_report_event_rp0 *)buffer_in;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint8_t size = 1;
 800734e:	2301      	movs	r3, #1
 8007350:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  int i;
  Advertising_Report_t Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007354:	2300      	movs	r3, #0
 8007356:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800735a:	e0b3      	b.n	80074c4 <hci_le_advertising_report_event_process+0x18a>
    Advertising_Report[i].Event_Type = rp0->Advertising_Report[i].Event_Type;
 800735c:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8007360:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007364:	4613      	mov	r3, r2
 8007366:	009b      	lsls	r3, r3, #2
 8007368:	4413      	add	r3, r2
 800736a:	005b      	lsls	r3, r3, #1
 800736c:	4413      	add	r3, r2
 800736e:	440b      	add	r3, r1
 8007370:	3301      	adds	r3, #1
 8007372:	7819      	ldrb	r1, [r3, #0]
 8007374:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007378:	4613      	mov	r3, r2
 800737a:	009b      	lsls	r3, r3, #2
 800737c:	4413      	add	r3, r2
 800737e:	009b      	lsls	r3, r3, #2
 8007380:	3390      	adds	r3, #144	; 0x90
 8007382:	443b      	add	r3, r7
 8007384:	3b88      	subs	r3, #136	; 0x88
 8007386:	460a      	mov	r2, r1
 8007388:	701a      	strb	r2, [r3, #0]
    size += 1;
 800738a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800738e:	3301      	adds	r3, #1
 8007390:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
 8007394:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8007398:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800739c:	4613      	mov	r3, r2
 800739e:	009b      	lsls	r3, r3, #2
 80073a0:	4413      	add	r3, r2
 80073a2:	005b      	lsls	r3, r3, #1
 80073a4:	4413      	add	r3, r2
 80073a6:	440b      	add	r3, r1
 80073a8:	3302      	adds	r3, #2
 80073aa:	7819      	ldrb	r1, [r3, #0]
 80073ac:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80073b0:	4613      	mov	r3, r2
 80073b2:	009b      	lsls	r3, r3, #2
 80073b4:	4413      	add	r3, r2
 80073b6:	009b      	lsls	r3, r3, #2
 80073b8:	3390      	adds	r3, #144	; 0x90
 80073ba:	443b      	add	r3, r7
 80073bc:	3b87      	subs	r3, #135	; 0x87
 80073be:	460a      	mov	r2, r1
 80073c0:	701a      	strb	r2, [r3, #0]
    size += 1;
 80073c2:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80073c6:	3301      	adds	r3, #1
 80073c8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 80073cc:	f107 0108 	add.w	r1, r7, #8
 80073d0:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80073d4:	4613      	mov	r3, r2
 80073d6:	009b      	lsls	r3, r3, #2
 80073d8:	4413      	add	r3, r2
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	440b      	add	r3, r1
 80073de:	1c98      	adds	r0, r3, #2
 80073e0:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80073e4:	4613      	mov	r3, r2
 80073e6:	009b      	lsls	r3, r3, #2
 80073e8:	4413      	add	r3, r2
 80073ea:	005b      	lsls	r3, r3, #1
 80073ec:	4413      	add	r3, r2
 80073ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80073f2:	4413      	add	r3, r2
 80073f4:	3303      	adds	r3, #3
 80073f6:	2206      	movs	r2, #6
 80073f8:	4619      	mov	r1, r3
 80073fa:	f001 fc33 	bl	8008c64 <memcpy>
    size += 6;
 80073fe:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8007402:	3306      	adds	r3, #6
 8007404:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Length_Data = rp0->Advertising_Report[i].Length_Data;
 8007408:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800740c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007410:	4613      	mov	r3, r2
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	4413      	add	r3, r2
 8007416:	005b      	lsls	r3, r3, #1
 8007418:	4413      	add	r3, r2
 800741a:	440b      	add	r3, r1
 800741c:	3309      	adds	r3, #9
 800741e:	7819      	ldrb	r1, [r3, #0]
 8007420:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007424:	4613      	mov	r3, r2
 8007426:	009b      	lsls	r3, r3, #2
 8007428:	4413      	add	r3, r2
 800742a:	009b      	lsls	r3, r3, #2
 800742c:	3390      	adds	r3, #144	; 0x90
 800742e:	443b      	add	r3, r7
 8007430:	3b80      	subs	r3, #128	; 0x80
 8007432:	460a      	mov	r2, r1
 8007434:	701a      	strb	r2, [r3, #0]
    size += 1;
 8007436:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800743a:	3301      	adds	r3, #1
 800743c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Data = rp0->Advertising_Report[i].Data;
 8007440:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007444:	4613      	mov	r3, r2
 8007446:	009b      	lsls	r3, r3, #2
 8007448:	4413      	add	r3, r2
 800744a:	005b      	lsls	r3, r3, #1
 800744c:	4413      	add	r3, r2
 800744e:	3308      	adds	r3, #8
 8007450:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007454:	4413      	add	r3, r2
 8007456:	1c99      	adds	r1, r3, #2
 8007458:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800745c:	4613      	mov	r3, r2
 800745e:	009b      	lsls	r3, r3, #2
 8007460:	4413      	add	r3, r2
 8007462:	009b      	lsls	r3, r3, #2
 8007464:	3390      	adds	r3, #144	; 0x90
 8007466:	443b      	add	r3, r7
 8007468:	3b7c      	subs	r3, #124	; 0x7c
 800746a:	6019      	str	r1, [r3, #0]
    size += rp0->Advertising_Report[i].Length_Data;
 800746c:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8007470:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007474:	4613      	mov	r3, r2
 8007476:	009b      	lsls	r3, r3, #2
 8007478:	4413      	add	r3, r2
 800747a:	005b      	lsls	r3, r3, #1
 800747c:	4413      	add	r3, r2
 800747e:	440b      	add	r3, r1
 8007480:	3309      	adds	r3, #9
 8007482:	781a      	ldrb	r2, [r3, #0]
 8007484:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8007488:	4413      	add	r3, r2
 800748a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].RSSI = (uint8_t)buffer_in[size];
 800748e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8007492:	687a      	ldr	r2, [r7, #4]
 8007494:	4413      	add	r3, r2
 8007496:	781b      	ldrb	r3, [r3, #0]
 8007498:	b259      	sxtb	r1, r3
 800749a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800749e:	4613      	mov	r3, r2
 80074a0:	009b      	lsls	r3, r3, #2
 80074a2:	4413      	add	r3, r2
 80074a4:	009b      	lsls	r3, r3, #2
 80074a6:	3390      	adds	r3, #144	; 0x90
 80074a8:	443b      	add	r3, r7
 80074aa:	3b78      	subs	r3, #120	; 0x78
 80074ac:	460a      	mov	r2, r1
 80074ae:	701a      	strb	r2, [r3, #0]
    size += 1;
 80074b0:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80074b4:	3301      	adds	r3, #1
 80074b6:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  for (i = 0; i < rp0->Num_Reports; i++) {
 80074ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80074be:	3301      	adds	r3, #1
 80074c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80074c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80074c8:	781b      	ldrb	r3, [r3, #0]
 80074ca:	461a      	mov	r2, r3
 80074cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80074d0:	4293      	cmp	r3, r2
 80074d2:	f6ff af43 	blt.w	800735c <hci_le_advertising_report_event_process+0x22>
  }
  hci_le_advertising_report_event(rp0->Num_Reports,
 80074d6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80074da:	781b      	ldrb	r3, [r3, #0]
 80074dc:	f107 0208 	add.w	r2, r7, #8
 80074e0:	4611      	mov	r1, r2
 80074e2:	4618      	mov	r0, r3
 80074e4:	f7f9 fe5e 	bl	80011a4 <hci_le_advertising_report_event>
                                  Advertising_Report);

  return status;
 80074e8:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3790      	adds	r7, #144	; 0x90
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}

080074f4 <hci_le_connection_update_complete_event_process>:
 *        - 0x000A (100 ms)  ... 0x0C80 (32000 ms) 
 * @retval None
 */

tBleStatus hci_le_connection_update_complete_event_process(uint8_t *buffer_in)
{
 80074f4:	b590      	push	{r4, r7, lr}
 80074f6:	b087      	sub	sp, #28
 80074f8:	af02      	add	r7, sp, #8
 80074fa:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80074fc:	2300      	movs	r3, #0
 80074fe:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_update_complete_event_rp0 *rp0 = (hci_le_connection_update_complete_event_rp0 *)buffer_in;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	60bb      	str	r3, [r7, #8]
  hci_le_connection_update_complete_event(rp0->Status,
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	7818      	ldrb	r0, [r3, #0]
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800750e:	b299      	uxth	r1, r3
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8007516:	b29a      	uxth	r2, r3
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800751e:	b29c      	uxth	r4, r3
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8007526:	b29b      	uxth	r3, r3
 8007528:	9300      	str	r3, [sp, #0]
 800752a:	4623      	mov	r3, r4
 800752c:	f000 f9bf 	bl	80078ae <hci_le_connection_update_complete_event>
                                          rp0->Connection_Handle,
                                          rp0->Conn_Interval,
                                          rp0->Conn_Latency,
                                          rp0->Supervision_Timeout);

  return status;
 8007530:	7bfb      	ldrb	r3, [r7, #15]
}
 8007532:	4618      	mov	r0, r3
 8007534:	3714      	adds	r7, #20
 8007536:	46bd      	mov	sp, r7
 8007538:	bd90      	pop	{r4, r7, pc}

0800753a <hci_le_read_remote_used_features_complete_event_process>:
 *        Layer specification.
 * @retval None
 */

tBleStatus hci_le_read_remote_used_features_complete_event_process(uint8_t *buffer_in)
{
 800753a:	b580      	push	{r7, lr}
 800753c:	b084      	sub	sp, #16
 800753e:	af00      	add	r7, sp, #0
 8007540:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007542:	2300      	movs	r3, #0
 8007544:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_remote_used_features_complete_event_rp0 *rp0 = (hci_le_read_remote_used_features_complete_event_rp0 *)buffer_in;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	60bb      	str	r3, [r7, #8]
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	7818      	ldrb	r0, [r3, #0]
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8007554:	b299      	uxth	r1, r3
                                                  rp0->Connection_Handle,
                                                  rp0->LE_Features);
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	3303      	adds	r3, #3
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 800755a:	461a      	mov	r2, r3
 800755c:	f000 f9bb 	bl	80078d6 <hci_le_read_remote_used_features_complete_event>

  return status;
 8007560:	7bfb      	ldrb	r3, [r7, #15]
}
 8007562:	4618      	mov	r0, r3
 8007564:	3710      	adds	r7, #16
 8007566:	46bd      	mov	sp, r7
 8007568:	bd80      	pop	{r7, pc}

0800756a <hci_le_long_term_key_request_event_process>:
 * @param Encrypted_Diversifier 16-bit encrypted diversifier
 * @retval None
 */

tBleStatus hci_le_long_term_key_request_event_process(uint8_t *buffer_in)
{
 800756a:	b580      	push	{r7, lr}
 800756c:	b084      	sub	sp, #16
 800756e:	af00      	add	r7, sp, #0
 8007570:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007572:	2300      	movs	r3, #0
 8007574:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_long_term_key_request_event_rp0 *rp0 = (hci_le_long_term_key_request_event_rp0 *)buffer_in;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	60bb      	str	r3, [r7, #8]
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	881b      	ldrh	r3, [r3, #0]
 800757e:	b298      	uxth	r0, r3
                                     rp0->Random_Number,
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	1c99      	adds	r1, r3, #2
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	895b      	ldrh	r3, [r3, #10]
 8007588:	b29b      	uxth	r3, r3
 800758a:	461a      	mov	r2, r3
 800758c:	f000 f9b1 	bl	80078f2 <hci_le_long_term_key_request_event>
                                     rp0->Encrypted_Diversifier);

  return status;
 8007590:	7bfb      	ldrb	r3, [r7, #15]
}
 8007592:	4618      	mov	r0, r3
 8007594:	3710      	adds	r7, #16
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}

0800759a <hci_le_data_length_change_event_process>:
 *        future use)
 * @retval None
 */

tBleStatus hci_le_data_length_change_event_process(uint8_t *buffer_in)
{
 800759a:	b590      	push	{r4, r7, lr}
 800759c:	b087      	sub	sp, #28
 800759e:	af02      	add	r7, sp, #8
 80075a0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80075a2:	2300      	movs	r3, #0
 80075a4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_data_length_change_event_rp0 *rp0 = (hci_le_data_length_change_event_rp0 *)buffer_in;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	60bb      	str	r3, [r7, #8]
  hci_le_data_length_change_event(rp0->Connection_Handle,
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	881b      	ldrh	r3, [r3, #0]
 80075ae:	b298      	uxth	r0, r3
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	885b      	ldrh	r3, [r3, #2]
 80075b4:	b299      	uxth	r1, r3
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	889b      	ldrh	r3, [r3, #4]
 80075ba:	b29a      	uxth	r2, r3
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	88db      	ldrh	r3, [r3, #6]
 80075c0:	b29c      	uxth	r4, r3
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	891b      	ldrh	r3, [r3, #8]
 80075c6:	b29b      	uxth	r3, r3
 80075c8:	9300      	str	r3, [sp, #0]
 80075ca:	4623      	mov	r3, r4
 80075cc:	f000 f99f 	bl	800790e <hci_le_data_length_change_event>
                                  rp0->MaxTxOctets,
                                  rp0->MaxTxTime,
                                  rp0->MaxRxOctets,
                                  rp0->MaxRxTime);

  return status;
 80075d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3714      	adds	r7, #20
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd90      	pop	{r4, r7, pc}

080075da <hci_le_read_local_p256_public_key_complete_event_process>:
 * @param Local_P256_Public_Key Local P-256 public key.
 * @retval None
 */

tBleStatus hci_le_read_local_p256_public_key_complete_event_process(uint8_t *buffer_in)
{
 80075da:	b580      	push	{r7, lr}
 80075dc:	b084      	sub	sp, #16
 80075de:	af00      	add	r7, sp, #0
 80075e0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80075e2:	2300      	movs	r3, #0
 80075e4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_local_p256_public_key_complete_event_rp0 *rp0 = (hci_le_read_local_p256_public_key_complete_event_rp0 *)buffer_in;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	60bb      	str	r3, [r7, #8]
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	781a      	ldrb	r2, [r3, #0]
                                                   rp0->Local_P256_Public_Key);
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	3301      	adds	r3, #1
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 80075f2:	4619      	mov	r1, r3
 80075f4:	4610      	mov	r0, r2
 80075f6:	f000 f99e 	bl	8007936 <hci_le_read_local_p256_public_key_complete_event>

  return status;
 80075fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3710      	adds	r7, #16
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}

08007604 <hci_le_generate_dhkey_complete_event_process>:
 * @param DHKey Diffie Hellman Key
 * @retval None
 */

tBleStatus hci_le_generate_dhkey_complete_event_process(uint8_t *buffer_in)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b084      	sub	sp, #16
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800760c:	2300      	movs	r3, #0
 800760e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_generate_dhkey_complete_event_rp0 *rp0 = (hci_le_generate_dhkey_complete_event_rp0 *)buffer_in;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	60bb      	str	r3, [r7, #8]
  hci_le_generate_dhkey_complete_event(rp0->Status,
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	781a      	ldrb	r2, [r3, #0]
                                       rp0->DHKey);
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	3301      	adds	r3, #1
  hci_le_generate_dhkey_complete_event(rp0->Status,
 800761c:	4619      	mov	r1, r3
 800761e:	4610      	mov	r0, r2
 8007620:	f000 f995 	bl	800794e <hci_le_generate_dhkey_complete_event>

  return status;
 8007624:	7bfb      	ldrb	r3, [r7, #15]
}
 8007626:	4618      	mov	r0, r3
 8007628:	3710      	adds	r7, #16
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}

0800762e <hci_le_enhanced_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_enhanced_connection_complete_event_process(uint8_t *buffer_in)
{
 800762e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007632:	b08d      	sub	sp, #52	; 0x34
 8007634:	af08      	add	r7, sp, #32
 8007636:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007638:	2300      	movs	r3, #0
 800763a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_enhanced_connection_complete_event_rp0 *rp0 = (hci_le_enhanced_connection_complete_event_rp0 *)buffer_in;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	60bb      	str	r3, [r7, #8]
  hci_le_enhanced_connection_complete_event(rp0->Status,
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	f893 c000 	ldrb.w	ip, [r3]
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800764c:	fa1f fe83 	uxth.w	lr, r3
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	f893 8003 	ldrb.w	r8, [r3, #3]
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	f893 9004 	ldrb.w	r9, [r3, #4]
                                            rp0->Connection_Handle,
                                            rp0->Role,
                                            rp0->Peer_Address_Type,
                                            rp0->Peer_Address,
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	3305      	adds	r3, #5
                                            rp0->Local_Resolvable_Private_Address,
 8007660:	68ba      	ldr	r2, [r7, #8]
 8007662:	320b      	adds	r2, #11
                                            rp0->Peer_Resolvable_Private_Address,
 8007664:	68b9      	ldr	r1, [r7, #8]
 8007666:	3111      	adds	r1, #17
  hci_le_enhanced_connection_complete_event(rp0->Status,
 8007668:	68b8      	ldr	r0, [r7, #8]
 800766a:	f8b0 0017 	ldrh.w	r0, [r0, #23]
 800766e:	b280      	uxth	r0, r0
 8007670:	68bc      	ldr	r4, [r7, #8]
 8007672:	f8b4 4019 	ldrh.w	r4, [r4, #25]
 8007676:	b2a4      	uxth	r4, r4
 8007678:	68bd      	ldr	r5, [r7, #8]
 800767a:	f8b5 501b 	ldrh.w	r5, [r5, #27]
 800767e:	b2ad      	uxth	r5, r5
 8007680:	68be      	ldr	r6, [r7, #8]
 8007682:	7f76      	ldrb	r6, [r6, #29]
 8007684:	9606      	str	r6, [sp, #24]
 8007686:	9505      	str	r5, [sp, #20]
 8007688:	9404      	str	r4, [sp, #16]
 800768a:	9003      	str	r0, [sp, #12]
 800768c:	9102      	str	r1, [sp, #8]
 800768e:	9201      	str	r2, [sp, #4]
 8007690:	9300      	str	r3, [sp, #0]
 8007692:	464b      	mov	r3, r9
 8007694:	4642      	mov	r2, r8
 8007696:	4671      	mov	r1, lr
 8007698:	4660      	mov	r0, ip
 800769a:	f000 f964 	bl	8007966 <hci_le_enhanced_connection_complete_event>
                                            rp0->Conn_Interval,
                                            rp0->Conn_Latency,
                                            rp0->Supervision_Timeout,
                                            rp0->Master_Clock_Accuracy);

  return status;
 800769e:	7bfb      	ldrb	r3, [r7, #15]
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3714      	adds	r7, #20
 80076a4:	46bd      	mov	sp, r7
 80076a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080076aa <hci_le_direct_advertising_report_event_process>:
 * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_direct_advertising_report_event_process(uint8_t *buffer_in)
{
 80076aa:	b580      	push	{r7, lr}
 80076ac:	b0a6      	sub	sp, #152	; 0x98
 80076ae:	af00      	add	r7, sp, #0
 80076b0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80076b2:	2300      	movs	r3, #0
 80076b4:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  hci_le_direct_advertising_report_event_rp0 *rp0 = (hci_le_direct_advertising_report_event_rp0 *)buffer_in;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 1;
 80076be:	2301      	movs	r3, #1
 80076c0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Direct_Advertising_Report_t Direct_Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Direct_Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 80076c4:	2300      	movs	r3, #0
 80076c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80076ca:	e085      	b.n	80077d8 <hci_le_direct_advertising_report_event_process+0x12e>
    Direct_Advertising_Report[i].Event_Type = rp0->Direct_Advertising_Report[i].Event_Type;
 80076cc:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80076d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80076d4:	011b      	lsls	r3, r3, #4
 80076d6:	4413      	add	r3, r2
 80076d8:	3301      	adds	r3, #1
 80076da:	781a      	ldrb	r2, [r3, #0]
 80076dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80076e0:	011b      	lsls	r3, r3, #4
 80076e2:	3398      	adds	r3, #152	; 0x98
 80076e4:	443b      	add	r3, r7
 80076e6:	3b90      	subs	r3, #144	; 0x90
 80076e8:	701a      	strb	r2, [r3, #0]
    size += 1;
 80076ea:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80076ee:	3301      	adds	r3, #1
 80076f0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].Address_Type = rp0->Direct_Advertising_Report[i].Address_Type;
 80076f4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80076f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80076fc:	011b      	lsls	r3, r3, #4
 80076fe:	4413      	add	r3, r2
 8007700:	3302      	adds	r3, #2
 8007702:	781a      	ldrb	r2, [r3, #0]
 8007704:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007708:	011b      	lsls	r3, r3, #4
 800770a:	3398      	adds	r3, #152	; 0x98
 800770c:	443b      	add	r3, r7
 800770e:	3b8f      	subs	r3, #143	; 0x8f
 8007710:	701a      	strb	r2, [r3, #0]
    size += 1;
 8007712:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8007716:	3301      	adds	r3, #1
 8007718:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
 800771c:	f107 0208 	add.w	r2, r7, #8
 8007720:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007724:	011b      	lsls	r3, r3, #4
 8007726:	4413      	add	r3, r2
 8007728:	1c98      	adds	r0, r3, #2
 800772a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800772e:	011b      	lsls	r3, r3, #4
 8007730:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007734:	4413      	add	r3, r2
 8007736:	3303      	adds	r3, #3
 8007738:	2206      	movs	r2, #6
 800773a:	4619      	mov	r1, r3
 800773c:	f001 fa92 	bl	8008c64 <memcpy>
    size += 6;
 8007740:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8007744:	3306      	adds	r3, #6
 8007746:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
 800774a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800774e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007752:	011b      	lsls	r3, r3, #4
 8007754:	4413      	add	r3, r2
 8007756:	3309      	adds	r3, #9
 8007758:	781a      	ldrb	r2, [r3, #0]
 800775a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800775e:	011b      	lsls	r3, r3, #4
 8007760:	3398      	adds	r3, #152	; 0x98
 8007762:	443b      	add	r3, r7
 8007764:	3b88      	subs	r3, #136	; 0x88
 8007766:	701a      	strb	r2, [r3, #0]
    size += 1;
 8007768:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800776c:	3301      	adds	r3, #1
 800776e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8007772:	f107 0208 	add.w	r2, r7, #8
 8007776:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800777a:	011b      	lsls	r3, r3, #4
 800777c:	3308      	adds	r3, #8
 800777e:	4413      	add	r3, r2
 8007780:	1c58      	adds	r0, r3, #1
 8007782:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007786:	011b      	lsls	r3, r3, #4
 8007788:	3308      	adds	r3, #8
 800778a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800778e:	4413      	add	r3, r2
 8007790:	3302      	adds	r3, #2
 8007792:	2206      	movs	r2, #6
 8007794:	4619      	mov	r1, r3
 8007796:	f001 fa65 	bl	8008c64 <memcpy>
    size += 6;
 800779a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800779e:	3306      	adds	r3, #6
 80077a0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].RSSI = rp0->Direct_Advertising_Report[i].RSSI;
 80077a4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80077a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80077ac:	011b      	lsls	r3, r3, #4
 80077ae:	4413      	add	r3, r2
 80077b0:	3310      	adds	r3, #16
 80077b2:	f993 2000 	ldrsb.w	r2, [r3]
 80077b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80077ba:	011b      	lsls	r3, r3, #4
 80077bc:	3398      	adds	r3, #152	; 0x98
 80077be:	443b      	add	r3, r7
 80077c0:	3b81      	subs	r3, #129	; 0x81
 80077c2:	701a      	strb	r2, [r3, #0]
    size += 1;
 80077c4:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80077c8:	3301      	adds	r3, #1
 80077ca:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Num_Reports; i++) {
 80077ce:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80077d2:	3301      	adds	r3, #1
 80077d4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80077d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80077dc:	781b      	ldrb	r3, [r3, #0]
 80077de:	461a      	mov	r2, r3
 80077e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80077e4:	4293      	cmp	r3, r2
 80077e6:	f6ff af71 	blt.w	80076cc <hci_le_direct_advertising_report_event_process+0x22>
  }
  hci_le_direct_advertising_report_event(rp0->Num_Reports,
 80077ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80077ee:	781b      	ldrb	r3, [r3, #0]
 80077f0:	f107 0208 	add.w	r2, r7, #8
 80077f4:	4611      	mov	r1, r2
 80077f6:	4618      	mov	r0, r3
 80077f8:	f000 f8c9 	bl	800798e <hci_le_direct_advertising_report_event>
                                         Direct_Advertising_Report);

  return status;
 80077fc:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 8007800:	4618      	mov	r0, r3
 8007802:	3798      	adds	r7, #152	; 0x98
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}

08007808 <hci_encryption_change_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_change_event(uint8_t Status,
                                 uint16_t Connection_Handle,
                                 uint8_t Encryption_Enabled))
{
 8007808:	b480      	push	{r7}
 800780a:	b083      	sub	sp, #12
 800780c:	af00      	add	r7, sp, #0
 800780e:	4603      	mov	r3, r0
 8007810:	71fb      	strb	r3, [r7, #7]
 8007812:	460b      	mov	r3, r1
 8007814:	80bb      	strh	r3, [r7, #4]
 8007816:	4613      	mov	r3, r2
 8007818:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_change_event\r\n");
}
 800781a:	bf00      	nop
 800781c:	370c      	adds	r7, #12
 800781e:	46bd      	mov	sp, r7
 8007820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007824:	4770      	bx	lr

08007826 <hci_read_remote_version_information_complete_event>:
WEAK_FUNCTION(void hci_read_remote_version_information_complete_event(uint8_t Status,
                                                        uint16_t Connection_Handle,
                                                        uint8_t Version,
                                                        uint16_t Manufacturer_Name,
                                                        uint16_t Subversion))
{
 8007826:	b490      	push	{r4, r7}
 8007828:	b082      	sub	sp, #8
 800782a:	af00      	add	r7, sp, #0
 800782c:	4604      	mov	r4, r0
 800782e:	4608      	mov	r0, r1
 8007830:	4611      	mov	r1, r2
 8007832:	461a      	mov	r2, r3
 8007834:	4623      	mov	r3, r4
 8007836:	71fb      	strb	r3, [r7, #7]
 8007838:	4603      	mov	r3, r0
 800783a:	80bb      	strh	r3, [r7, #4]
 800783c:	460b      	mov	r3, r1
 800783e:	71bb      	strb	r3, [r7, #6]
 8007840:	4613      	mov	r3, r2
 8007842:	807b      	strh	r3, [r7, #2]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_read_remote_version_information_complete_event\r\n");
}
 8007844:	bf00      	nop
 8007846:	3708      	adds	r7, #8
 8007848:	46bd      	mov	sp, r7
 800784a:	bc90      	pop	{r4, r7}
 800784c:	4770      	bx	lr

0800784e <hci_hardware_error_event>:
  - 0x02: Timer overrun error
  - 0x03: Internal queue overflow error
  * @retval None
*/
WEAK_FUNCTION(void hci_hardware_error_event(uint8_t Hardware_Code))
{
 800784e:	b480      	push	{r7}
 8007850:	b083      	sub	sp, #12
 8007852:	af00      	add	r7, sp, #0
 8007854:	4603      	mov	r3, r0
 8007856:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_hardware_error_event\r\n");
}
 8007858:	bf00      	nop
 800785a:	370c      	adds	r7, #12
 800785c:	46bd      	mov	sp, r7
 800785e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007862:	4770      	bx	lr

08007864 <hci_number_of_completed_packets_event>:
  * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
  * @retval None
*/
WEAK_FUNCTION(void hci_number_of_completed_packets_event(uint8_t Number_of_Handles,
                                           Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[]))
{
 8007864:	b480      	push	{r7}
 8007866:	b083      	sub	sp, #12
 8007868:	af00      	add	r7, sp, #0
 800786a:	4603      	mov	r3, r0
 800786c:	6039      	str	r1, [r7, #0]
 800786e:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_number_of_completed_packets_event\r\n");
}
 8007870:	bf00      	nop
 8007872:	370c      	adds	r7, #12
 8007874:	46bd      	mov	sp, r7
 8007876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787a:	4770      	bx	lr

0800787c <hci_data_buffer_overflow_event>:
  * Values:
  - 0x01: ACL Buffer Overflow
  * @retval None
*/
WEAK_FUNCTION(void hci_data_buffer_overflow_event(uint8_t Link_Type))
{
 800787c:	b480      	push	{r7}
 800787e:	b083      	sub	sp, #12
 8007880:	af00      	add	r7, sp, #0
 8007882:	4603      	mov	r3, r0
 8007884:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_data_buffer_overflow_event\r\n");
}
 8007886:	bf00      	nop
 8007888:	370c      	adds	r7, #12
 800788a:	46bd      	mov	sp, r7
 800788c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007890:	4770      	bx	lr

08007892 <hci_encryption_key_refresh_complete_event>:
  - 0x0000 ... 0x0EFF
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_key_refresh_complete_event(uint8_t Status,
                                               uint16_t Connection_Handle))
{
 8007892:	b480      	push	{r7}
 8007894:	b083      	sub	sp, #12
 8007896:	af00      	add	r7, sp, #0
 8007898:	4603      	mov	r3, r0
 800789a:	460a      	mov	r2, r1
 800789c:	71fb      	strb	r3, [r7, #7]
 800789e:	4613      	mov	r3, r2
 80078a0:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_key_refresh_complete_event\r\n");
}
 80078a2:	bf00      	nop
 80078a4:	370c      	adds	r7, #12
 80078a6:	46bd      	mov	sp, r7
 80078a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ac:	4770      	bx	lr

080078ae <hci_le_connection_update_complete_event>:
WEAK_FUNCTION(void hci_le_connection_update_complete_event(uint8_t Status,
                                             uint16_t Connection_Handle,
                                             uint16_t Conn_Interval,
                                             uint16_t Conn_Latency,
                                             uint16_t Supervision_Timeout))
{
 80078ae:	b490      	push	{r4, r7}
 80078b0:	b082      	sub	sp, #8
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	4604      	mov	r4, r0
 80078b6:	4608      	mov	r0, r1
 80078b8:	4611      	mov	r1, r2
 80078ba:	461a      	mov	r2, r3
 80078bc:	4623      	mov	r3, r4
 80078be:	71fb      	strb	r3, [r7, #7]
 80078c0:	4603      	mov	r3, r0
 80078c2:	80bb      	strh	r3, [r7, #4]
 80078c4:	460b      	mov	r3, r1
 80078c6:	807b      	strh	r3, [r7, #2]
 80078c8:	4613      	mov	r3, r2
 80078ca:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_connection_update_complete_event\r\n");
}
 80078cc:	bf00      	nop
 80078ce:	3708      	adds	r7, #8
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bc90      	pop	{r4, r7}
 80078d4:	4770      	bx	lr

080078d6 <hci_le_read_remote_used_features_complete_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_remote_used_features_complete_event(uint8_t Status,
                                                     uint16_t Connection_Handle,
                                                     uint8_t LE_Features[8]))
{
 80078d6:	b480      	push	{r7}
 80078d8:	b083      	sub	sp, #12
 80078da:	af00      	add	r7, sp, #0
 80078dc:	4603      	mov	r3, r0
 80078de:	603a      	str	r2, [r7, #0]
 80078e0:	71fb      	strb	r3, [r7, #7]
 80078e2:	460b      	mov	r3, r1
 80078e4:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_remote_used_features_complete_event\r\n");
}
 80078e6:	bf00      	nop
 80078e8:	370c      	adds	r7, #12
 80078ea:	46bd      	mov	sp, r7
 80078ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f0:	4770      	bx	lr

080078f2 <hci_le_long_term_key_request_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_long_term_key_request_event(uint16_t Connection_Handle,
                                        uint8_t Random_Number[8],
                                        uint16_t Encrypted_Diversifier))
{
 80078f2:	b480      	push	{r7}
 80078f4:	b083      	sub	sp, #12
 80078f6:	af00      	add	r7, sp, #0
 80078f8:	4603      	mov	r3, r0
 80078fa:	6039      	str	r1, [r7, #0]
 80078fc:	80fb      	strh	r3, [r7, #6]
 80078fe:	4613      	mov	r3, r2
 8007900:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_long_term_key_request_event\r\n");
}
 8007902:	bf00      	nop
 8007904:	370c      	adds	r7, #12
 8007906:	46bd      	mov	sp, r7
 8007908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790c:	4770      	bx	lr

0800790e <hci_le_data_length_change_event>:
WEAK_FUNCTION(void hci_le_data_length_change_event(uint16_t Connection_Handle,
                                     uint16_t MaxTxOctets,
                                     uint16_t MaxTxTime,
                                     uint16_t MaxRxOctets,
                                     uint16_t MaxRxTime))
{
 800790e:	b490      	push	{r4, r7}
 8007910:	b082      	sub	sp, #8
 8007912:	af00      	add	r7, sp, #0
 8007914:	4604      	mov	r4, r0
 8007916:	4608      	mov	r0, r1
 8007918:	4611      	mov	r1, r2
 800791a:	461a      	mov	r2, r3
 800791c:	4623      	mov	r3, r4
 800791e:	80fb      	strh	r3, [r7, #6]
 8007920:	4603      	mov	r3, r0
 8007922:	80bb      	strh	r3, [r7, #4]
 8007924:	460b      	mov	r3, r1
 8007926:	807b      	strh	r3, [r7, #2]
 8007928:	4613      	mov	r3, r2
 800792a:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_data_length_change_event\r\n");
}
 800792c:	bf00      	nop
 800792e:	3708      	adds	r7, #8
 8007930:	46bd      	mov	sp, r7
 8007932:	bc90      	pop	{r4, r7}
 8007934:	4770      	bx	lr

08007936 <hci_le_read_local_p256_public_key_complete_event>:
  * @param Local_P256_Public_Key Local P-256 public key.
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_local_p256_public_key_complete_event(uint8_t Status,
                                                      uint8_t Local_P256_Public_Key[64]))
{
 8007936:	b480      	push	{r7}
 8007938:	b083      	sub	sp, #12
 800793a:	af00      	add	r7, sp, #0
 800793c:	4603      	mov	r3, r0
 800793e:	6039      	str	r1, [r7, #0]
 8007940:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_local_p256_public_key_complete_event\r\n");
}
 8007942:	bf00      	nop
 8007944:	370c      	adds	r7, #12
 8007946:	46bd      	mov	sp, r7
 8007948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794c:	4770      	bx	lr

0800794e <hci_le_generate_dhkey_complete_event>:
  * @param DHKey Diffie Hellman Key
  * @retval None
*/
WEAK_FUNCTION(void hci_le_generate_dhkey_complete_event(uint8_t Status,
                                          uint8_t DHKey[32]))
{
 800794e:	b480      	push	{r7}
 8007950:	b083      	sub	sp, #12
 8007952:	af00      	add	r7, sp, #0
 8007954:	4603      	mov	r3, r0
 8007956:	6039      	str	r1, [r7, #0]
 8007958:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_generate_dhkey_complete_event\r\n");
}
 800795a:	bf00      	nop
 800795c:	370c      	adds	r7, #12
 800795e:	46bd      	mov	sp, r7
 8007960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007964:	4770      	bx	lr

08007966 <hci_le_enhanced_connection_complete_event>:
                                               uint8_t Peer_Resolvable_Private_Address[6],
                                               uint16_t Conn_Interval,
                                               uint16_t Conn_Latency,
                                               uint16_t Supervision_Timeout,
                                               uint8_t Master_Clock_Accuracy))
{
 8007966:	b490      	push	{r4, r7}
 8007968:	b082      	sub	sp, #8
 800796a:	af00      	add	r7, sp, #0
 800796c:	4604      	mov	r4, r0
 800796e:	4608      	mov	r0, r1
 8007970:	4611      	mov	r1, r2
 8007972:	461a      	mov	r2, r3
 8007974:	4623      	mov	r3, r4
 8007976:	71fb      	strb	r3, [r7, #7]
 8007978:	4603      	mov	r3, r0
 800797a:	80bb      	strh	r3, [r7, #4]
 800797c:	460b      	mov	r3, r1
 800797e:	71bb      	strb	r3, [r7, #6]
 8007980:	4613      	mov	r3, r2
 8007982:	70fb      	strb	r3, [r7, #3]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_enhanced_connection_complete_event\r\n");
}
 8007984:	bf00      	nop
 8007986:	3708      	adds	r7, #8
 8007988:	46bd      	mov	sp, r7
 800798a:	bc90      	pop	{r4, r7}
 800798c:	4770      	bx	lr

0800798e <hci_le_direct_advertising_report_event>:
  * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
  * @retval None
*/
WEAK_FUNCTION(void hci_le_direct_advertising_report_event(uint8_t Num_Reports,
                                            Direct_Advertising_Report_t Direct_Advertising_Report[]))
{
 800798e:	b480      	push	{r7}
 8007990:	b083      	sub	sp, #12
 8007992:	af00      	add	r7, sp, #0
 8007994:	4603      	mov	r3, r0
 8007996:	6039      	str	r1, [r7, #0]
 8007998:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_direct_advertising_report_event\r\n");
}
 800799a:	bf00      	nop
 800799c:	370c      	adds	r7, #12
 800799e:	46bd      	mov	sp, r7
 80079a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a4:	4770      	bx	lr

080079a6 <aci_gap_limited_discoverable_event>:
  * @brief This event is generated by the controller when the limited discoverable mode ends due to
timeout. The timeout is 180 seconds.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_limited_discoverable_event(void))
{
 80079a6:	b480      	push	{r7}
 80079a8:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_limited_discoverable_event\r\n");
}
 80079aa:	bf00      	nop
 80079ac:	46bd      	mov	sp, r7
 80079ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b2:	4770      	bx	lr

080079b4 <aci_gap_pairing_complete_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_pairing_complete_event(uint16_t Connection_Handle,
                                    uint8_t Status,
                                    uint8_t Reason))
{
 80079b4:	b480      	push	{r7}
 80079b6:	b083      	sub	sp, #12
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	4603      	mov	r3, r0
 80079bc:	80fb      	strh	r3, [r7, #6]
 80079be:	460b      	mov	r3, r1
 80079c0:	717b      	strb	r3, [r7, #5]
 80079c2:	4613      	mov	r3, r2
 80079c4:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_pairing_complete_event\r\n");
}
 80079c6:	bf00      	nop
 80079c8:	370c      	adds	r7, #12
 80079ca:	46bd      	mov	sp, r7
 80079cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d0:	4770      	bx	lr

080079d2 <aci_gap_pass_key_req_event>:
@ref aci_gap_pass_key_resp command.
  * @param Connection_Handle Connection handle for which the passkey has been requested.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_pass_key_req_event(uint16_t Connection_Handle))
{
 80079d2:	b480      	push	{r7}
 80079d4:	b083      	sub	sp, #12
 80079d6:	af00      	add	r7, sp, #0
 80079d8:	4603      	mov	r3, r0
 80079da:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_pass_key_req_event\r\n");
}
 80079dc:	bf00      	nop
 80079de:	370c      	adds	r7, #12
 80079e0:	46bd      	mov	sp, r7
 80079e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e6:	4770      	bx	lr

080079e8 <aci_gap_authorization_req_event>:
@ref aci_gap_authorization_resp command should be used to respond by the application.
  * @param Connection_Handle Connection handle for which authorization has been requested.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_authorization_req_event(uint16_t Connection_Handle))
{
 80079e8:	b480      	push	{r7}
 80079ea:	b083      	sub	sp, #12
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	4603      	mov	r3, r0
 80079f0:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_authorization_req_event\r\n");
}
 80079f2:	bf00      	nop
 80079f4:	370c      	adds	r7, #12
 80079f6:	46bd      	mov	sp, r7
 80079f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fc:	4770      	bx	lr

080079fe <aci_gap_slave_security_initiated_event>:
/**
  * @brief This event is generated when the slave security request is successfully sent to the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_slave_security_initiated_event(void))
{
 80079fe:	b480      	push	{r7}
 8007a00:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_slave_security_initiated_event\r\n");
}
 8007a02:	bf00      	nop
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr

08007a0c <aci_gap_bond_lost_event>:
received, the upper layer has to issue the command @ref aci_gap_allow_rebond in order to
allow the slave to continue the pairing process with the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_bond_lost_event(void))
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_bond_lost_event\r\n");
}
 8007a10:	bf00      	nop
 8007a12:	46bd      	mov	sp, r7
 8007a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a18:	4770      	bx	lr

08007a1a <aci_gap_addr_not_resolved_event>:
  * @param Connection_Handle Connection handle for which the private address could not be
resolved with any of the stored IRK's.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_addr_not_resolved_event(uint16_t Connection_Handle))
{
 8007a1a:	b480      	push	{r7}
 8007a1c:	b083      	sub	sp, #12
 8007a1e:	af00      	add	r7, sp, #0
 8007a20:	4603      	mov	r3, r0
 8007a22:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_addr_not_resolved_event\r\n");
}
 8007a24:	bf00      	nop
 8007a26:	370c      	adds	r7, #12
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr

08007a30 <aci_gap_numeric_comparison_value_event>:
  * @param Numeric_Value 
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_numeric_comparison_value_event(uint16_t Connection_Handle,
                                            uint32_t Numeric_Value))
{
 8007a30:	b480      	push	{r7}
 8007a32:	b083      	sub	sp, #12
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	4603      	mov	r3, r0
 8007a38:	6039      	str	r1, [r7, #0]
 8007a3a:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_numeric_comparison_value_event\r\n");
}
 8007a3c:	bf00      	nop
 8007a3e:	370c      	adds	r7, #12
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <aci_gap_keypress_notification_event>:
  * @param Notification_Type Type of Keypress input notified/signaled by peer device (having Keyboard only I/O capabilities
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_keypress_notification_event(uint16_t Connection_Handle,
                                         uint8_t Notification_Type))
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b083      	sub	sp, #12
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	4603      	mov	r3, r0
 8007a50:	460a      	mov	r2, r1
 8007a52:	80fb      	strh	r3, [r7, #6]
 8007a54:	4613      	mov	r3, r2
 8007a56:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_keypress_notification_event\r\n");
}
 8007a58:	bf00      	nop
 8007a5a:	370c      	adds	r7, #12
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a62:	4770      	bx	lr

08007a64 <aci_gatt_proc_timeout_event>:
seconds). This is a critical event that should not happen during normal operating conditions. It is an indication of either a major disruption in the communication link or a mistake in the application which does not provide a reply to GATT procedures. After this event, the GATT channel is closed and no more GATT communication can be performed. The applications is exptected to issue an @ref aci_gap_terminate to disconnect from the peer device. It is important to leave an 100 ms blank window before sending the @ref aci_gap_terminate, since immediately after this event, system could save important information in non volatile memory.
  * @param Connection_Handle Connection handle on which the GATT procedure has timed out
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_proc_timeout_event(uint16_t Connection_Handle))
{
 8007a64:	b480      	push	{r7}
 8007a66:	b083      	sub	sp, #12
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_proc_timeout_event\r\n");
}
 8007a6e:	bf00      	nop
 8007a70:	370c      	adds	r7, #12
 8007a72:	46bd      	mov	sp, r7
 8007a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a78:	4770      	bx	lr

08007a7a <aci_att_find_info_resp_event>:
*/
WEAK_FUNCTION(void aci_att_find_info_resp_event(uint16_t Connection_Handle,
                                  uint8_t Format,
                                  uint8_t Event_Data_Length,
                                  uint8_t Handle_UUID_Pair[]))
{
 8007a7a:	b480      	push	{r7}
 8007a7c:	b083      	sub	sp, #12
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	603b      	str	r3, [r7, #0]
 8007a82:	4603      	mov	r3, r0
 8007a84:	80fb      	strh	r3, [r7, #6]
 8007a86:	460b      	mov	r3, r1
 8007a88:	717b      	strb	r3, [r7, #5]
 8007a8a:	4613      	mov	r3, r2
 8007a8c:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_info_resp_event\r\n");
}
 8007a8e:	bf00      	nop
 8007a90:	370c      	adds	r7, #12
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr

08007a9a <aci_att_find_by_type_value_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_find_by_type_value_resp_event(uint16_t Connection_Handle,
                                           uint8_t Num_of_Handle_Pair,
                                           Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[]))
{
 8007a9a:	b480      	push	{r7}
 8007a9c:	b083      	sub	sp, #12
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	603a      	str	r2, [r7, #0]
 8007aa4:	80fb      	strh	r3, [r7, #6]
 8007aa6:	460b      	mov	r3, r1
 8007aa8:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_by_type_value_resp_event\r\n");
}
 8007aaa:	bf00      	nop
 8007aac:	370c      	adds	r7, #12
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab4:	4770      	bx	lr

08007ab6 <aci_att_read_by_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_type_resp_event(uint16_t Connection_Handle,
                                     uint8_t Handle_Value_Pair_Length,
                                     uint8_t Data_Length,
                                     uint8_t Handle_Value_Pair_Data[]))
{
 8007ab6:	b480      	push	{r7}
 8007ab8:	b083      	sub	sp, #12
 8007aba:	af00      	add	r7, sp, #0
 8007abc:	603b      	str	r3, [r7, #0]
 8007abe:	4603      	mov	r3, r0
 8007ac0:	80fb      	strh	r3, [r7, #6]
 8007ac2:	460b      	mov	r3, r1
 8007ac4:	717b      	strb	r3, [r7, #5]
 8007ac6:	4613      	mov	r3, r2
 8007ac8:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_type_resp_event\r\n");
}
 8007aca:	bf00      	nop
 8007acc:	370c      	adds	r7, #12
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad4:	4770      	bx	lr

08007ad6 <aci_att_read_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_resp_event(uint16_t Connection_Handle,
                             uint8_t Event_Data_Length,
                             uint8_t Attribute_Value[]))
{
 8007ad6:	b480      	push	{r7}
 8007ad8:	b083      	sub	sp, #12
 8007ada:	af00      	add	r7, sp, #0
 8007adc:	4603      	mov	r3, r0
 8007ade:	603a      	str	r2, [r7, #0]
 8007ae0:	80fb      	strh	r3, [r7, #6]
 8007ae2:	460b      	mov	r3, r1
 8007ae4:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_resp_event\r\n");
}
 8007ae6:	bf00      	nop
 8007ae8:	370c      	adds	r7, #12
 8007aea:	46bd      	mov	sp, r7
 8007aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af0:	4770      	bx	lr

08007af2 <aci_att_read_blob_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_blob_resp_event(uint16_t Connection_Handle,
                                  uint8_t Event_Data_Length,
                                  uint8_t Attribute_Value[]))
{
 8007af2:	b480      	push	{r7}
 8007af4:	b083      	sub	sp, #12
 8007af6:	af00      	add	r7, sp, #0
 8007af8:	4603      	mov	r3, r0
 8007afa:	603a      	str	r2, [r7, #0]
 8007afc:	80fb      	strh	r3, [r7, #6]
 8007afe:	460b      	mov	r3, r1
 8007b00:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_blob_resp_event\r\n");
}
 8007b02:	bf00      	nop
 8007b04:	370c      	adds	r7, #12
 8007b06:	46bd      	mov	sp, r7
 8007b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0c:	4770      	bx	lr

08007b0e <aci_att_read_multiple_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_multiple_resp_event(uint16_t Connection_Handle,
                                      uint8_t Event_Data_Length,
                                      uint8_t Set_Of_Values[]))
{
 8007b0e:	b480      	push	{r7}
 8007b10:	b083      	sub	sp, #12
 8007b12:	af00      	add	r7, sp, #0
 8007b14:	4603      	mov	r3, r0
 8007b16:	603a      	str	r2, [r7, #0]
 8007b18:	80fb      	strh	r3, [r7, #6]
 8007b1a:	460b      	mov	r3, r1
 8007b1c:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_multiple_resp_event\r\n");
}
 8007b1e:	bf00      	nop
 8007b20:	370c      	adds	r7, #12
 8007b22:	46bd      	mov	sp, r7
 8007b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b28:	4770      	bx	lr

08007b2a <aci_att_read_by_group_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_group_type_resp_event(uint16_t Connection_Handle,
                                           uint8_t Attribute_Data_Length,
                                           uint8_t Data_Length,
                                           uint8_t Attribute_Data_List[]))
{
 8007b2a:	b480      	push	{r7}
 8007b2c:	b083      	sub	sp, #12
 8007b2e:	af00      	add	r7, sp, #0
 8007b30:	603b      	str	r3, [r7, #0]
 8007b32:	4603      	mov	r3, r0
 8007b34:	80fb      	strh	r3, [r7, #6]
 8007b36:	460b      	mov	r3, r1
 8007b38:	717b      	strb	r3, [r7, #5]
 8007b3a:	4613      	mov	r3, r2
 8007b3c:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_group_type_resp_event\r\n");
}
 8007b3e:	bf00      	nop
 8007b40:	370c      	adds	r7, #12
 8007b42:	46bd      	mov	sp, r7
 8007b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b48:	4770      	bx	lr

08007b4a <aci_att_prepare_write_resp_event>:
WEAK_FUNCTION(void aci_att_prepare_write_resp_event(uint16_t Connection_Handle,
                                      uint16_t Attribute_Handle,
                                      uint16_t Offset,
                                      uint8_t Part_Attribute_Value_Length,
                                      uint8_t Part_Attribute_Value[]))
{
 8007b4a:	b490      	push	{r4, r7}
 8007b4c:	b082      	sub	sp, #8
 8007b4e:	af00      	add	r7, sp, #0
 8007b50:	4604      	mov	r4, r0
 8007b52:	4608      	mov	r0, r1
 8007b54:	4611      	mov	r1, r2
 8007b56:	461a      	mov	r2, r3
 8007b58:	4623      	mov	r3, r4
 8007b5a:	80fb      	strh	r3, [r7, #6]
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	80bb      	strh	r3, [r7, #4]
 8007b60:	460b      	mov	r3, r1
 8007b62:	807b      	strh	r3, [r7, #2]
 8007b64:	4613      	mov	r3, r2
 8007b66:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_prepare_write_resp_event\r\n");
}
 8007b68:	bf00      	nop
 8007b6a:	3708      	adds	r7, #8
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bc90      	pop	{r4, r7}
 8007b70:	4770      	bx	lr

08007b72 <aci_att_exec_write_resp_event>:
  * @brief This event is generated in response to an Execute Write Request.
  * @param Connection_Handle Connection handle related to the response
  * @retval None
*/
WEAK_FUNCTION(void aci_att_exec_write_resp_event(uint16_t Connection_Handle))
{
 8007b72:	b480      	push	{r7}
 8007b74:	b083      	sub	sp, #12
 8007b76:	af00      	add	r7, sp, #0
 8007b78:	4603      	mov	r3, r0
 8007b7a:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exec_write_resp_event\r\n");
}
 8007b7c:	bf00      	nop
 8007b7e:	370c      	adds	r7, #12
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr

08007b88 <aci_gatt_indication_event>:
*/
WEAK_FUNCTION(void aci_gatt_indication_event(uint16_t Connection_Handle,
                               uint16_t Attribute_Handle,
                               uint8_t Attribute_Value_Length,
                               uint8_t Attribute_Value[]))
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b085      	sub	sp, #20
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	607b      	str	r3, [r7, #4]
 8007b90:	4603      	mov	r3, r0
 8007b92:	81fb      	strh	r3, [r7, #14]
 8007b94:	460b      	mov	r3, r1
 8007b96:	81bb      	strh	r3, [r7, #12]
 8007b98:	4613      	mov	r3, r2
 8007b9a:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_indication_event\r\n");
}
 8007b9c:	bf00      	nop
 8007b9e:	3714      	adds	r7, #20
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba6:	4770      	bx	lr

08007ba8 <aci_gatt_error_resp_event>:
*/
WEAK_FUNCTION(void aci_gatt_error_resp_event(uint16_t Connection_Handle,
                               uint8_t Req_Opcode,
                               uint16_t Attribute_Handle,
                               uint8_t Error_Code))
{
 8007ba8:	b490      	push	{r4, r7}
 8007baa:	b082      	sub	sp, #8
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	4604      	mov	r4, r0
 8007bb0:	4608      	mov	r0, r1
 8007bb2:	4611      	mov	r1, r2
 8007bb4:	461a      	mov	r2, r3
 8007bb6:	4623      	mov	r3, r4
 8007bb8:	80fb      	strh	r3, [r7, #6]
 8007bba:	4603      	mov	r3, r0
 8007bbc:	717b      	strb	r3, [r7, #5]
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	807b      	strh	r3, [r7, #2]
 8007bc2:	4613      	mov	r3, r2
 8007bc4:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_error_resp_event\r\n");
}
 8007bc6:	bf00      	nop
 8007bc8:	3708      	adds	r7, #8
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bc90      	pop	{r4, r7}
 8007bce:	4770      	bx	lr

08007bd0 <aci_gatt_write_permit_req_event>:
*/
WEAK_FUNCTION(void aci_gatt_write_permit_req_event(uint16_t Connection_Handle,
                                     uint16_t Attribute_Handle,
                                     uint8_t Data_Length,
                                     uint8_t Data[]))
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b085      	sub	sp, #20
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	607b      	str	r3, [r7, #4]
 8007bd8:	4603      	mov	r3, r0
 8007bda:	81fb      	strh	r3, [r7, #14]
 8007bdc:	460b      	mov	r3, r1
 8007bde:	81bb      	strh	r3, [r7, #12]
 8007be0:	4613      	mov	r3, r2
 8007be2:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_write_permit_req_event\r\n");
}
 8007be4:	bf00      	nop
 8007be6:	3714      	adds	r7, #20
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr

08007bf0 <aci_gatt_read_permit_req_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_read_permit_req_event(uint16_t Connection_Handle,
                                    uint16_t Attribute_Handle,
                                    uint16_t Offset))
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b083      	sub	sp, #12
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	80fb      	strh	r3, [r7, #6]
 8007bfa:	460b      	mov	r3, r1
 8007bfc:	80bb      	strh	r3, [r7, #4]
 8007bfe:	4613      	mov	r3, r2
 8007c00:	807b      	strh	r3, [r7, #2]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_read_permit_req_event\r\n");
}
 8007c02:	bf00      	nop
 8007c04:	370c      	adds	r7, #12
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr

08007c0e <aci_gatt_read_multi_permit_req_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_read_multi_permit_req_event(uint16_t Connection_Handle,
                                          uint8_t Number_of_Handles,
                                          Handle_Item_t Handle_Item[]))
{
 8007c0e:	b480      	push	{r7}
 8007c10:	b083      	sub	sp, #12
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	4603      	mov	r3, r0
 8007c16:	603a      	str	r2, [r7, #0]
 8007c18:	80fb      	strh	r3, [r7, #6]
 8007c1a:	460b      	mov	r3, r1
 8007c1c:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_read_multi_permit_req_event\r\n");
}
 8007c1e:	bf00      	nop
 8007c20:	370c      	adds	r7, #12
 8007c22:	46bd      	mov	sp, r7
 8007c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c28:	4770      	bx	lr

08007c2a <aci_gatt_server_confirmation_event>:
  * @brief This event is generated when the client has sent the confirmation to a previously sent indication
  * @param Connection_Handle Connection handle related to the event
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_server_confirmation_event(uint16_t Connection_Handle))
{
 8007c2a:	b480      	push	{r7}
 8007c2c:	b083      	sub	sp, #12
 8007c2e:	af00      	add	r7, sp, #0
 8007c30:	4603      	mov	r3, r0
 8007c32:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_server_confirmation_event\r\n");
}
 8007c34:	bf00      	nop
 8007c36:	370c      	adds	r7, #12
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr

08007c40 <aci_gatt_prepare_write_permit_req_event>:
WEAK_FUNCTION(void aci_gatt_prepare_write_permit_req_event(uint16_t Connection_Handle,
                                             uint16_t Attribute_Handle,
                                             uint16_t Offset,
                                             uint8_t Data_Length,
                                             uint8_t Data[]))
{
 8007c40:	b490      	push	{r4, r7}
 8007c42:	b082      	sub	sp, #8
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	4604      	mov	r4, r0
 8007c48:	4608      	mov	r0, r1
 8007c4a:	4611      	mov	r1, r2
 8007c4c:	461a      	mov	r2, r3
 8007c4e:	4623      	mov	r3, r4
 8007c50:	80fb      	strh	r3, [r7, #6]
 8007c52:	4603      	mov	r3, r0
 8007c54:	80bb      	strh	r3, [r7, #4]
 8007c56:	460b      	mov	r3, r1
 8007c58:	807b      	strh	r3, [r7, #2]
 8007c5a:	4613      	mov	r3, r2
 8007c5c:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_prepare_write_permit_req_event\r\n");
}
 8007c5e:	bf00      	nop
 8007c60:	3708      	adds	r7, #8
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bc90      	pop	{r4, r7}
 8007c66:	4770      	bx	lr

08007c68 <aci_l2cap_connection_update_resp_event>:
  * @param Result 
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_connection_update_resp_event(uint16_t Connection_Handle,
                                            uint16_t Result))
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b083      	sub	sp, #12
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	4603      	mov	r3, r0
 8007c70:	460a      	mov	r2, r1
 8007c72:	80fb      	strh	r3, [r7, #6]
 8007c74:	4613      	mov	r3, r2
 8007c76:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_resp_event\r\n");
}
 8007c78:	bf00      	nop
 8007c7a:	370c      	adds	r7, #12
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr

08007c84 <aci_l2cap_proc_timeout_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_proc_timeout_event(uint16_t Connection_Handle,
                                  uint8_t Data_Length,
                                  uint8_t Data[]))
{
 8007c84:	b480      	push	{r7}
 8007c86:	b083      	sub	sp, #12
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	603a      	str	r2, [r7, #0]
 8007c8e:	80fb      	strh	r3, [r7, #6]
 8007c90:	460b      	mov	r3, r1
 8007c92:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_proc_timeout_event\r\n");
}
 8007c94:	bf00      	nop
 8007c96:	370c      	adds	r7, #12
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9e:	4770      	bx	lr

08007ca0 <aci_l2cap_connection_update_req_event>:
                                           uint16_t L2CAP_Length,
                                           uint16_t Interval_Min,
                                           uint16_t Interval_Max,
                                           uint16_t Slave_Latency,
                                           uint16_t Timeout_Multiplier))
{
 8007ca0:	b490      	push	{r4, r7}
 8007ca2:	b082      	sub	sp, #8
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	4604      	mov	r4, r0
 8007ca8:	4608      	mov	r0, r1
 8007caa:	4611      	mov	r1, r2
 8007cac:	461a      	mov	r2, r3
 8007cae:	4623      	mov	r3, r4
 8007cb0:	80fb      	strh	r3, [r7, #6]
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	717b      	strb	r3, [r7, #5]
 8007cb6:	460b      	mov	r3, r1
 8007cb8:	807b      	strh	r3, [r7, #2]
 8007cba:	4613      	mov	r3, r2
 8007cbc:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_req_event\r\n");
}
 8007cbe:	bf00      	nop
 8007cc0:	3708      	adds	r7, #8
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bc90      	pop	{r4, r7}
 8007cc6:	4770      	bx	lr

08007cc8 <aci_l2cap_command_reject_event>:
WEAK_FUNCTION(void aci_l2cap_command_reject_event(uint16_t Connection_Handle,
                                    uint8_t Identifier,
                                    uint16_t Reason,
                                    uint8_t Data_Length,
                                    uint8_t Data[]))
{
 8007cc8:	b490      	push	{r4, r7}
 8007cca:	b082      	sub	sp, #8
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	4604      	mov	r4, r0
 8007cd0:	4608      	mov	r0, r1
 8007cd2:	4611      	mov	r1, r2
 8007cd4:	461a      	mov	r2, r3
 8007cd6:	4623      	mov	r3, r4
 8007cd8:	80fb      	strh	r3, [r7, #6]
 8007cda:	4603      	mov	r3, r0
 8007cdc:	717b      	strb	r3, [r7, #5]
 8007cde:	460b      	mov	r3, r1
 8007ce0:	807b      	strh	r3, [r7, #2]
 8007ce2:	4613      	mov	r3, r2
 8007ce4:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_command_reject_event\r\n");
}
 8007ce6:	bf00      	nop
 8007ce8:	3708      	adds	r7, #8
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bc90      	pop	{r4, r7}
 8007cee:	4770      	bx	lr

08007cf0 <aci_blue_initialized_event>:
  - 0x08: System reset due to crash
  - 0x09: System reset due to ECC error
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_initialized_event(uint8_t Reason_Code))
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b083      	sub	sp, #12
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	4603      	mov	r3, r0
 8007cf8:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_initialized_event Reason_Code=%x\r\n",Reason_Code);
}
 8007cfa:	bf00      	nop
 8007cfc:	370c      	adds	r7, #12
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d04:	4770      	bx	lr

08007d06 <aci_blue_events_lost_event>:
  - 0x0040000000000000: ACI_GAP_NUMERIC_COMPARISON_VALUE_EVENT
  - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_events_lost_event(uint8_t Lost_Events[8]))
{
 8007d06:	b480      	push	{r7}
 8007d08:	b083      	sub	sp, #12
 8007d0a:	af00      	add	r7, sp, #0
 8007d0c:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_events_lost_event\r\n");
}
 8007d0e:	bf00      	nop
 8007d10:	370c      	adds	r7, #12
 8007d12:	46bd      	mov	sp, r7
 8007d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d18:	4770      	bx	lr

08007d1a <aci_blue_crash_info_event>:
                               uint32_t LR,
                               uint32_t PC,
                               uint32_t xPSR,
                               uint8_t Debug_Data_Length,
                               uint8_t Debug_Data[]))
{
 8007d1a:	b480      	push	{r7}
 8007d1c:	b085      	sub	sp, #20
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	60b9      	str	r1, [r7, #8]
 8007d22:	607a      	str	r2, [r7, #4]
 8007d24:	603b      	str	r3, [r7, #0]
 8007d26:	4603      	mov	r3, r0
 8007d28:	73fb      	strb	r3, [r7, #15]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_crash_info_event\r\n");
}
 8007d2a:	bf00      	nop
 8007d2c:	3714      	adds	r7, #20
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d34:	4770      	bx	lr

08007d36 <aci_hal_end_of_radio_activity_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_end_of_radio_activity_event(uint8_t Last_State,
                                         uint8_t Next_State,
                                         uint32_t Next_State_SysTime))
{
 8007d36:	b480      	push	{r7}
 8007d38:	b083      	sub	sp, #12
 8007d3a:	af00      	add	r7, sp, #0
 8007d3c:	4603      	mov	r3, r0
 8007d3e:	603a      	str	r2, [r7, #0]
 8007d40:	71fb      	strb	r3, [r7, #7]
 8007d42:	460b      	mov	r3, r1
 8007d44:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_end_of_radio_activity_event\r\n");
}
 8007d46:	bf00      	nop
 8007d48:	370c      	adds	r7, #12
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d50:	4770      	bx	lr

08007d52 <aci_hal_scan_req_report_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_scan_req_report_event(int8_t RSSI,
                                   uint8_t Peer_Address_Type,
                                   uint8_t Peer_Address[6]))
{
 8007d52:	b480      	push	{r7}
 8007d54:	b083      	sub	sp, #12
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	4603      	mov	r3, r0
 8007d5a:	603a      	str	r2, [r7, #0]
 8007d5c:	71fb      	strb	r3, [r7, #7]
 8007d5e:	460b      	mov	r3, r1
 8007d60:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_scan_req_report_event\r\n");
}
 8007d62:	bf00      	nop
 8007d64:	370c      	adds	r7, #12
 8007d66:	46bd      	mov	sp, r7
 8007d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6c:	4770      	bx	lr

08007d6e <aci_hal_fw_error_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_fw_error_event(uint8_t FW_Error_Type,
                            uint8_t Data_Length,
                            uint8_t Data[]))
{
 8007d6e:	b480      	push	{r7}
 8007d70:	b083      	sub	sp, #12
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	4603      	mov	r3, r0
 8007d76:	603a      	str	r2, [r7, #0]
 8007d78:	71fb      	strb	r3, [r7, #7]
 8007d7a:	460b      	mov	r3, r1
 8007d7c:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_fw_error_event\r\n");
}
 8007d7e:	bf00      	nop
 8007d80:	370c      	adds	r7, #12
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr

08007d8a <hci_reset>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_reset(void)
{
 8007d8a:	b580      	push	{r7, lr}
 8007d8c:	b088      	sub	sp, #32
 8007d8e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8007d90:	2300      	movs	r3, #0
 8007d92:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007d94:	f107 0308 	add.w	r3, r7, #8
 8007d98:	2218      	movs	r2, #24
 8007d9a:	2100      	movs	r1, #0
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	f000 fee7 	bl	8008b70 <memset>
  rq.ogf = 0x03;
 8007da2:	2303      	movs	r3, #3
 8007da4:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8007da6:	2303      	movs	r3, #3
 8007da8:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8007daa:	1dfb      	adds	r3, r7, #7
 8007dac:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8007dae:	2301      	movs	r3, #1
 8007db0:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8007db2:	f107 0308 	add.w	r3, r7, #8
 8007db6:	2100      	movs	r1, #0
 8007db8:	4618      	mov	r0, r3
 8007dba:	f000 fa2b 	bl	8008214 <hci_send_req>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	da01      	bge.n	8007dc8 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8007dc4:	23ff      	movs	r3, #255	; 0xff
 8007dc6:	e005      	b.n	8007dd4 <hci_reset+0x4a>
  if (status) {
 8007dc8:	79fb      	ldrb	r3, [r7, #7]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d001      	beq.n	8007dd2 <hci_reset+0x48>
    return status;
 8007dce:	79fb      	ldrb	r3, [r7, #7]
 8007dd0:	e000      	b.n	8007dd4 <hci_reset+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 8007dd2:	2300      	movs	r3, #0
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	3720      	adds	r7, #32
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	bd80      	pop	{r7, pc}

08007ddc <hci_read_rssi>:
  BLUENRG_memcpy((void *) BD_ADDR, (const void *) resp.BD_ADDR, 6);
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_read_rssi(uint16_t Connection_Handle,
                         int8_t *RSSI)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b0cc      	sub	sp, #304	; 0x130
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	4602      	mov	r2, r0
 8007de4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007de8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007dec:	6019      	str	r1, [r3, #0]
 8007dee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007df2:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8007df6:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  hci_read_rssi_cp0 *cp0 = (hci_read_rssi_cp0*)(cmd_buffer);
 8007df8:	f107 030c 	add.w	r3, r7, #12
 8007dfc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  hci_read_rssi_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007e00:	f107 0308 	add.w	r3, r7, #8
 8007e04:	2204      	movs	r2, #4
 8007e06:	2100      	movs	r1, #0
 8007e08:	4618      	mov	r0, r3
 8007e0a:	f000 feb1 	bl	8008b70 <memset>
  uint8_t index_input = 0;
 8007e0e:	2300      	movs	r3, #0
 8007e10:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 8007e14:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e18:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007e1c:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8007e20:	8812      	ldrh	r2, [r2, #0]
 8007e22:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8007e24:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8007e28:	3302      	adds	r3, #2
 8007e2a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007e2e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007e32:	2218      	movs	r2, #24
 8007e34:	2100      	movs	r1, #0
 8007e36:	4618      	mov	r0, r3
 8007e38:	f000 fe9a 	bl	8008b70 <memset>
  rq.ogf = 0x05;
 8007e3c:	2305      	movs	r3, #5
 8007e3e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x005;
 8007e42:	2305      	movs	r3, #5
 8007e44:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007e48:	f107 030c 	add.w	r3, r7, #12
 8007e4c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007e50:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8007e54:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 8007e58:	f107 0308 	add.w	r3, r7, #8
 8007e5c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 8007e60:	2304      	movs	r3, #4
 8007e62:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8007e66:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007e6a:	2100      	movs	r1, #0
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	f000 f9d1 	bl	8008214 <hci_send_req>
 8007e72:	4603      	mov	r3, r0
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	da01      	bge.n	8007e7c <hci_read_rssi+0xa0>
    return BLE_STATUS_TIMEOUT;
 8007e78:	23ff      	movs	r3, #255	; 0xff
 8007e7a:	e019      	b.n	8007eb0 <hci_read_rssi+0xd4>
  if (resp.Status) {
 8007e7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e80:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8007e84:	781b      	ldrb	r3, [r3, #0]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d005      	beq.n	8007e96 <hci_read_rssi+0xba>
    return resp.Status;
 8007e8a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e8e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	e00c      	b.n	8007eb0 <hci_read_rssi+0xd4>
  }
  *RSSI = btoh(resp.RSSI, 1);
 8007e96:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e9a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8007e9e:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8007ea2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ea6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8007eae:	2300      	movs	r3, #0
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}

08007eba <hci_le_set_scan_response_data>:
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_le_set_scan_response_data(uint8_t Scan_Response_Data_Length,
                                         uint8_t Scan_Response_Data[31])
{
 8007eba:	b580      	push	{r7, lr}
 8007ebc:	b0cc      	sub	sp, #304	; 0x130
 8007ebe:	af00      	add	r7, sp, #0
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ec6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007eca:	6019      	str	r1, [r3, #0]
 8007ecc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ed0:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8007ed4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  hci_le_set_scan_response_data_cp0 *cp0 = (hci_le_set_scan_response_data_cp0*)(cmd_buffer);
 8007ed6:	f107 030c 	add.w	r3, r7, #12
 8007eda:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8007ede:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ee2:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8007eea:	2300      	movs	r3, #0
 8007eec:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Scan_Response_Data_Length = htob(Scan_Response_Data_Length, 1);
 8007ef0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007ef4:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007ef8:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8007efc:	7812      	ldrb	r2, [r2, #0]
 8007efe:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8007f00:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8007f04:	3301      	adds	r3, #1
 8007f06:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* FIX: check on Scan_Response_Data introduced to fix issue in projects for Cortex-M33 */
  if (Scan_Response_Data != NULL) {
 8007f0a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f0e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d00a      	beq.n	8007f2e <hci_le_set_scan_response_data+0x74>
    BLUENRG_memcpy((void *) &cp0->Scan_Response_Data, (const void *) Scan_Response_Data, 31);
 8007f18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007f1c:	1c58      	adds	r0, r3, #1
 8007f1e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f22:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007f26:	221f      	movs	r2, #31
 8007f28:	6819      	ldr	r1, [r3, #0]
 8007f2a:	f000 fe9b 	bl	8008c64 <memcpy>
  }
  index_input += 31;
 8007f2e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8007f32:	331f      	adds	r3, #31
 8007f34:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007f38:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007f3c:	2218      	movs	r2, #24
 8007f3e:	2100      	movs	r1, #0
 8007f40:	4618      	mov	r0, r3
 8007f42:	f000 fe15 	bl	8008b70 <memset>
  rq.ogf = 0x08;
 8007f46:	2308      	movs	r3, #8
 8007f48:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x009;
 8007f4c:	2309      	movs	r3, #9
 8007f4e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007f52:	f107 030c 	add.w	r3, r7, #12
 8007f56:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007f5a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8007f5e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007f62:	f107 030b 	add.w	r3, r7, #11
 8007f66:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8007f70:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007f74:	2100      	movs	r1, #0
 8007f76:	4618      	mov	r0, r3
 8007f78:	f000 f94c 	bl	8008214 <hci_send_req>
 8007f7c:	4603      	mov	r3, r0
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	da01      	bge.n	8007f86 <hci_le_set_scan_response_data+0xcc>
    return BLE_STATUS_TIMEOUT;
 8007f82:	23ff      	movs	r3, #255	; 0xff
 8007f84:	e00d      	b.n	8007fa2 <hci_le_set_scan_response_data+0xe8>
  if (status) {
 8007f86:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f8a:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8007f8e:	781b      	ldrb	r3, [r3, #0]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d005      	beq.n	8007fa0 <hci_le_set_scan_response_data+0xe6>
    return status;
 8007f94:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f98:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8007f9c:	781b      	ldrb	r3, [r3, #0]
 8007f9e:	e000      	b.n	8007fa2 <hci_le_set_scan_response_data+0xe8>
  }
  return BLE_STATUS_SUCCESS;
 8007fa0:	2300      	movs	r3, #0
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <hci_le_rand>:
  }
  BLUENRG_memcpy((void *) Encrypted_Data, (const void *) resp.Encrypted_Data, 16);
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_le_rand(uint8_t Random_Number[8])
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b08c      	sub	sp, #48	; 0x30
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  struct hci_request rq;
  hci_le_rand_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007fb4:	f107 030c 	add.w	r3, r7, #12
 8007fb8:	2209      	movs	r2, #9
 8007fba:	2100      	movs	r1, #0
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f000 fdd7 	bl	8008b70 <memset>
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007fc2:	f107 0318 	add.w	r3, r7, #24
 8007fc6:	2218      	movs	r2, #24
 8007fc8:	2100      	movs	r1, #0
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f000 fdd0 	bl	8008b70 <memset>
  rq.ogf = 0x08;
 8007fd0:	2308      	movs	r3, #8
 8007fd2:	833b      	strh	r3, [r7, #24]
  rq.ocf = 0x018;
 8007fd4:	2318      	movs	r3, #24
 8007fd6:	837b      	strh	r3, [r7, #26]
  rq.rparam = &resp;
 8007fd8:	f107 030c 	add.w	r3, r7, #12
 8007fdc:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rlen = sizeof(resp);
 8007fde:	2309      	movs	r3, #9
 8007fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (hci_send_req(&rq, FALSE) < 0)
 8007fe2:	f107 0318 	add.w	r3, r7, #24
 8007fe6:	2100      	movs	r1, #0
 8007fe8:	4618      	mov	r0, r3
 8007fea:	f000 f913 	bl	8008214 <hci_send_req>
 8007fee:	4603      	mov	r3, r0
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	da01      	bge.n	8007ff8 <hci_le_rand+0x4c>
    return BLE_STATUS_TIMEOUT;
 8007ff4:	23ff      	movs	r3, #255	; 0xff
 8007ff6:	e00d      	b.n	8008014 <hci_le_rand+0x68>
  if (resp.Status) {
 8007ff8:	7b3b      	ldrb	r3, [r7, #12]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d001      	beq.n	8008002 <hci_le_rand+0x56>
    return resp.Status;
 8007ffe:	7b3b      	ldrb	r3, [r7, #12]
 8008000:	e008      	b.n	8008014 <hci_le_rand+0x68>
  }
  BLUENRG_memcpy((void *) Random_Number, (const void *) resp.Random_Number, 8);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	461a      	mov	r2, r3
 8008006:	f107 030d 	add.w	r3, r7, #13
 800800a:	6819      	ldr	r1, [r3, #0]
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	6011      	str	r1, [r2, #0]
 8008010:	6053      	str	r3, [r2, #4]
  return BLE_STATUS_SUCCESS;
 8008012:	2300      	movs	r3, #0
}
 8008014:	4618      	mov	r0, r3
 8008016:	3730      	adds	r7, #48	; 0x30
 8008018:	46bd      	mov	sp, r7
 800801a:	bd80      	pop	{r7, pc}

0800801c <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 800801c:	b480      	push	{r7}
 800801e:	b085      	sub	sp, #20
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	3308      	adds	r3, #8
 8008028:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	781b      	ldrb	r3, [r3, #0]
 800802e:	2b04      	cmp	r3, #4
 8008030:	d001      	beq.n	8008036 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 8008032:	2301      	movs	r3, #1
 8008034:	e00c      	b.n	8008050 <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	3302      	adds	r3, #2
 800803a:	781b      	ldrb	r3, [r3, #0]
 800803c:	461a      	mov	r2, r3
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8008044:	3b03      	subs	r3, #3
 8008046:	429a      	cmp	r2, r3
 8008048:	d001      	beq.n	800804e <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 800804a:	2302      	movs	r3, #2
 800804c:	e000      	b.n	8008050 <verify_packet+0x34>
  
  return 0;      
 800804e:	2300      	movs	r3, #0
}
 8008050:	4618      	mov	r0, r3
 8008052:	3714      	adds	r7, #20
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr

0800805c <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b0a6      	sub	sp, #152	; 0x98
 8008060:	af00      	add	r7, sp, #0
 8008062:	607b      	str	r3, [r7, #4]
 8008064:	4603      	mov	r3, r0
 8008066:	81fb      	strh	r3, [r7, #14]
 8008068:	460b      	mov	r3, r1
 800806a:	81bb      	strh	r3, [r7, #12]
 800806c:	4613      	mov	r3, r2
 800806e:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8008070:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008074:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008078:	b21a      	sxth	r2, r3
 800807a:	89fb      	ldrh	r3, [r7, #14]
 800807c:	029b      	lsls	r3, r3, #10
 800807e:	b21b      	sxth	r3, r3
 8008080:	4313      	orrs	r3, r2
 8008082:	b21b      	sxth	r3, r3
 8008084:	b29b      	uxth	r3, r3
 8008086:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 8008088:	7afb      	ldrb	r3, [r7, #11]
 800808a:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 800808c:	2301      	movs	r3, #1
 800808e:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8008090:	f107 0318 	add.w	r3, r7, #24
 8008094:	3301      	adds	r3, #1
 8008096:	461a      	mov	r2, r3
 8008098:	f107 0314 	add.w	r3, r7, #20
 800809c:	8819      	ldrh	r1, [r3, #0]
 800809e:	789b      	ldrb	r3, [r3, #2]
 80080a0:	8011      	strh	r1, [r2, #0]
 80080a2:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 80080a4:	f107 0318 	add.w	r3, r7, #24
 80080a8:	3304      	adds	r3, #4
 80080aa:	7afa      	ldrb	r2, [r7, #11]
 80080ac:	6879      	ldr	r1, [r7, #4]
 80080ae:	4618      	mov	r0, r3
 80080b0:	f000 fdd8 	bl	8008c64 <memcpy>
  
  if (hciContext.io.Send)
 80080b4:	4b08      	ldr	r3, [pc, #32]	; (80080d8 <send_cmd+0x7c>)
 80080b6:	691b      	ldr	r3, [r3, #16]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d009      	beq.n	80080d0 <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 80080bc:	4b06      	ldr	r3, [pc, #24]	; (80080d8 <send_cmd+0x7c>)
 80080be:	691b      	ldr	r3, [r3, #16]
 80080c0:	7afa      	ldrb	r2, [r7, #11]
 80080c2:	b292      	uxth	r2, r2
 80080c4:	3204      	adds	r2, #4
 80080c6:	b291      	uxth	r1, r2
 80080c8:	f107 0218 	add.w	r2, r7, #24
 80080cc:	4610      	mov	r0, r2
 80080ce:	4798      	blx	r3
  }
}
 80080d0:	bf00      	nop
 80080d2:	3798      	adds	r7, #152	; 0x98
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}
 80080d8:	200008e8 	.word	0x200008e8

080080dc <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b084      	sub	sp, #16
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
 80080e4:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 80080e6:	e00a      	b.n	80080fe <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 80080e8:	f107 030c 	add.w	r3, r7, #12
 80080ec:	4619      	mov	r1, r3
 80080ee:	6838      	ldr	r0, [r7, #0]
 80080f0:	f000 fae8 	bl	80086c4 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	4619      	mov	r1, r3
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f000 fa4f 	bl	800859c <list_insert_head>
  while (!list_is_empty(src_list))
 80080fe:	6838      	ldr	r0, [r7, #0]
 8008100:	f000 fa2a 	bl	8008558 <list_is_empty>
 8008104:	4603      	mov	r3, r0
 8008106:	2b00      	cmp	r3, #0
 8008108:	d0ee      	beq.n	80080e8 <move_list+0xc>
  }
}
 800810a:	bf00      	nop
 800810c:	bf00      	nop
 800810e:	3710      	adds	r7, #16
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}

08008114 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b082      	sub	sp, #8
 8008118:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800811a:	e009      	b.n	8008130 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800811c:	1d3b      	adds	r3, r7, #4
 800811e:	4619      	mov	r1, r3
 8008120:	4809      	ldr	r0, [pc, #36]	; (8008148 <free_event_list+0x34>)
 8008122:	f000 faa8 	bl	8008676 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	4619      	mov	r1, r3
 800812a:	4808      	ldr	r0, [pc, #32]	; (800814c <free_event_list+0x38>)
 800812c:	f000 fa5c 	bl	80085e8 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8008130:	4806      	ldr	r0, [pc, #24]	; (800814c <free_event_list+0x38>)
 8008132:	f000 faee 	bl	8008712 <list_get_size>
 8008136:	4603      	mov	r3, r0
 8008138:	2b04      	cmp	r3, #4
 800813a:	ddef      	ble.n	800811c <free_event_list+0x8>
  }
}
 800813c:	bf00      	nop
 800813e:	bf00      	nop
 8008140:	3708      	adds	r7, #8
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
 8008146:	bf00      	nop
 8008148:	20000368 	.word	0x20000368
 800814c:	20000360 	.word	0x20000360

08008150 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b084      	sub	sp, #16
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
 8008158:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d002      	beq.n	8008166 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 8008160:	4a18      	ldr	r2, [pc, #96]	; (80081c4 <hci_init+0x74>)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 8008166:	4818      	ldr	r0, [pc, #96]	; (80081c8 <hci_init+0x78>)
 8008168:	f000 f9e6 	bl	8008538 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 800816c:	4817      	ldr	r0, [pc, #92]	; (80081cc <hci_init+0x7c>)
 800816e:	f000 f9e3 	bl	8008538 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 8008172:	f7f9 fc29 	bl	80019c8 <hci_tl_lowlevel_init>

  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8008176:	2300      	movs	r3, #0
 8008178:	73fb      	strb	r3, [r7, #15]
 800817a:	e00c      	b.n	8008196 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800817c:	7bfb      	ldrb	r3, [r7, #15]
 800817e:	228c      	movs	r2, #140	; 0x8c
 8008180:	fb02 f303 	mul.w	r3, r2, r3
 8008184:	4a12      	ldr	r2, [pc, #72]	; (80081d0 <hci_init+0x80>)
 8008186:	4413      	add	r3, r2
 8008188:	4619      	mov	r1, r3
 800818a:	480f      	ldr	r0, [pc, #60]	; (80081c8 <hci_init+0x78>)
 800818c:	f000 fa2c 	bl	80085e8 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8008190:	7bfb      	ldrb	r3, [r7, #15]
 8008192:	3301      	adds	r3, #1
 8008194:	73fb      	strb	r3, [r7, #15]
 8008196:	7bfb      	ldrb	r3, [r7, #15]
 8008198:	2b09      	cmp	r3, #9
 800819a:	d9ef      	bls.n	800817c <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 800819c:	4b09      	ldr	r3, [pc, #36]	; (80081c4 <hci_init+0x74>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d003      	beq.n	80081ac <hci_init+0x5c>
 80081a4:	4b07      	ldr	r3, [pc, #28]	; (80081c4 <hci_init+0x74>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	2000      	movs	r0, #0
 80081aa:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 80081ac:	4b05      	ldr	r3, [pc, #20]	; (80081c4 <hci_init+0x74>)
 80081ae:	689b      	ldr	r3, [r3, #8]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d002      	beq.n	80081ba <hci_init+0x6a>
 80081b4:	4b03      	ldr	r3, [pc, #12]	; (80081c4 <hci_init+0x74>)
 80081b6:	689b      	ldr	r3, [r3, #8]
 80081b8:	4798      	blx	r3
}
 80081ba:	bf00      	nop
 80081bc:	3710      	adds	r7, #16
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}
 80081c2:	bf00      	nop
 80081c4:	200008e8 	.word	0x200008e8
 80081c8:	20000360 	.word	0x20000360
 80081cc:	20000368 	.word	0x20000368
 80081d0:	20000370 	.word	0x20000370

080081d4 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b083      	sub	sp, #12
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a0b      	ldr	r2, [pc, #44]	; (8008210 <hci_register_io_bus+0x3c>)
 80081e2:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	68db      	ldr	r3, [r3, #12]
 80081e8:	4a09      	ldr	r2, [pc, #36]	; (8008210 <hci_register_io_bus+0x3c>)
 80081ea:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	691b      	ldr	r3, [r3, #16]
 80081f0:	4a07      	ldr	r2, [pc, #28]	; (8008210 <hci_register_io_bus+0x3c>)
 80081f2:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	699b      	ldr	r3, [r3, #24]
 80081f8:	4a05      	ldr	r2, [pc, #20]	; (8008210 <hci_register_io_bus+0x3c>)
 80081fa:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	4a03      	ldr	r2, [pc, #12]	; (8008210 <hci_register_io_bus+0x3c>)
 8008202:	6093      	str	r3, [r2, #8]
}
 8008204:	bf00      	nop
 8008206:	370c      	adds	r7, #12
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr
 8008210:	200008e8 	.word	0x200008e8

08008214 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b08e      	sub	sp, #56	; 0x38
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
 800821c:	460b      	mov	r3, r1
 800821e:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	885b      	ldrh	r3, [r3, #2]
 8008224:	b21b      	sxth	r3, r3
 8008226:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800822a:	b21a      	sxth	r2, r3
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	881b      	ldrh	r3, [r3, #0]
 8008230:	029b      	lsls	r3, r3, #10
 8008232:	b21b      	sxth	r3, r3
 8008234:	4313      	orrs	r3, r2
 8008236:	b21b      	sxth	r3, r3
 8008238:	86fb      	strh	r3, [r7, #54]	; 0x36
  hci_event_pckt *event_pckt;
  hci_spi_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 800823a:	2300      	movs	r3, #0
 800823c:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800823e:	f107 0308 	add.w	r3, r7, #8
 8008242:	4618      	mov	r0, r3
 8008244:	f000 f978 	bl	8008538 <list_init_head>

  free_event_list();
 8008248:	f7ff ff64 	bl	8008114 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	8818      	ldrh	r0, [r3, #0]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	8859      	ldrh	r1, [r3, #2]
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	68db      	ldr	r3, [r3, #12]
 8008258:	b2da      	uxtb	r2, r3
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	689b      	ldr	r3, [r3, #8]
 800825e:	f7ff fefd 	bl	800805c <send_cmd>
  
  if (async)
 8008262:	78fb      	ldrb	r3, [r7, #3]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d001      	beq.n	800826c <hci_send_req+0x58>
  {
    return 0;
 8008268:	2300      	movs	r3, #0
 800826a:	e0e2      	b.n	8008432 <hci_send_req+0x21e>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 800826c:	f7fa f97c 	bl	8002568 <HAL_GetTick>
 8008270:	6338      	str	r0, [r7, #48]	; 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8008272:	f7fa f979 	bl	8002568 <HAL_GetTick>
 8008276:	4602      	mov	r2, r0
 8008278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800827a:	1ad3      	subs	r3, r2, r3
 800827c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008280:	f200 80b3 	bhi.w	80083ea <hci_send_req+0x1d6>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8008284:	486d      	ldr	r0, [pc, #436]	; (800843c <hci_send_req+0x228>)
 8008286:	f000 f967 	bl	8008558 <list_is_empty>
 800828a:	4603      	mov	r3, r0
 800828c:	2b00      	cmp	r3, #0
 800828e:	d000      	beq.n	8008292 <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8008290:	e7ef      	b.n	8008272 <hci_send_req+0x5e>
      {
        break;
 8008292:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8008294:	f107 0310 	add.w	r3, r7, #16
 8008298:	4619      	mov	r1, r3
 800829a:	4868      	ldr	r0, [pc, #416]	; (800843c <hci_send_req+0x228>)
 800829c:	f000 f9eb 	bl	8008676 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	3308      	adds	r3, #8
 80082a4:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 80082a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082a8:	781b      	ldrb	r3, [r3, #0]
 80082aa:	2b04      	cmp	r3, #4
 80082ac:	d17f      	bne.n	80083ae <hci_send_req+0x19a>
    {
      event_pckt = (void *)(hci_hdr->data);
 80082ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082b0:	3301      	adds	r3, #1
 80082b2:	62bb      	str	r3, [r7, #40]	; 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	3308      	adds	r3, #8
 80082b8:	3303      	adds	r3, #3
 80082ba:	627b      	str	r3, [r7, #36]	; 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 80082bc:	693b      	ldr	r3, [r7, #16]
 80082be:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 80082c2:	3b03      	subs	r3, #3
 80082c4:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 80082c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	2b3e      	cmp	r3, #62	; 0x3e
 80082cc:	d04c      	beq.n	8008368 <hci_send_req+0x154>
 80082ce:	2b3e      	cmp	r3, #62	; 0x3e
 80082d0:	dc68      	bgt.n	80083a4 <hci_send_req+0x190>
 80082d2:	2b10      	cmp	r3, #16
 80082d4:	f000 808b 	beq.w	80083ee <hci_send_req+0x1da>
 80082d8:	2b10      	cmp	r3, #16
 80082da:	dc63      	bgt.n	80083a4 <hci_send_req+0x190>
 80082dc:	2b0e      	cmp	r3, #14
 80082de:	d023      	beq.n	8008328 <hci_send_req+0x114>
 80082e0:	2b0f      	cmp	r3, #15
 80082e2:	d15f      	bne.n	80083a4 <hci_send_req+0x190>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 80082e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e6:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 80082e8:	69bb      	ldr	r3, [r7, #24]
 80082ea:	885b      	ldrh	r3, [r3, #2]
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80082f0:	429a      	cmp	r2, r3
 80082f2:	d17e      	bne.n	80083f2 <hci_send_req+0x1de>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	2b0f      	cmp	r3, #15
 80082fa:	d004      	beq.n	8008306 <hci_send_req+0xf2>
          if (cs->status) {
 80082fc:	69bb      	ldr	r3, [r7, #24]
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d051      	beq.n	80083a8 <hci_send_req+0x194>
            goto failed;
 8008304:	e078      	b.n	80083f8 <hci_send_req+0x1e4>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	695a      	ldr	r2, [r3, #20]
 800830a:	6a3b      	ldr	r3, [r7, #32]
 800830c:	429a      	cmp	r2, r3
 800830e:	bf28      	it	cs
 8008310:	461a      	movcs	r2, r3
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6918      	ldr	r0, [r3, #16]
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	695b      	ldr	r3, [r3, #20]
 800831e:	461a      	mov	r2, r3
 8008320:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008322:	f000 fc9f 	bl	8008c64 <memcpy>
        goto done;
 8008326:	e078      	b.n	800841a <hci_send_req+0x206>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 8008328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800832a:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8008332:	b29b      	uxth	r3, r3
 8008334:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8008336:	429a      	cmp	r2, r3
 8008338:	d15d      	bne.n	80083f6 <hci_send_req+0x1e2>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 800833a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800833c:	3303      	adds	r3, #3
 800833e:	627b      	str	r3, [r7, #36]	; 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 8008340:	6a3b      	ldr	r3, [r7, #32]
 8008342:	3b03      	subs	r3, #3
 8008344:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	695a      	ldr	r2, [r3, #20]
 800834a:	6a3b      	ldr	r3, [r7, #32]
 800834c:	429a      	cmp	r2, r3
 800834e:	bf28      	it	cs
 8008350:	461a      	movcs	r2, r3
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6918      	ldr	r0, [r3, #16]
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	695b      	ldr	r3, [r3, #20]
 800835e:	461a      	mov	r2, r3
 8008360:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008362:	f000 fc7f 	bl	8008c64 <memcpy>
        goto done;
 8008366:	e058      	b.n	800841a <hci_send_req+0x206>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 8008368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800836a:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 800836c:	69fb      	ldr	r3, [r7, #28]
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	461a      	mov	r2, r3
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	685b      	ldr	r3, [r3, #4]
 8008376:	429a      	cmp	r2, r3
 8008378:	d118      	bne.n	80083ac <hci_send_req+0x198>
          break;
      
        len -= 1;
 800837a:	6a3b      	ldr	r3, [r7, #32]
 800837c:	3b01      	subs	r3, #1
 800837e:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	695a      	ldr	r2, [r3, #20]
 8008384:	6a3b      	ldr	r3, [r7, #32]
 8008386:	429a      	cmp	r2, r3
 8008388:	bf28      	it	cs
 800838a:	461a      	movcs	r2, r3
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6918      	ldr	r0, [r3, #16]
 8008394:	69fb      	ldr	r3, [r7, #28]
 8008396:	1c59      	adds	r1, r3, #1
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	695b      	ldr	r3, [r3, #20]
 800839c:	461a      	mov	r2, r3
 800839e:	f000 fc61 	bl	8008c64 <memcpy>
        goto done;
 80083a2:	e03a      	b.n	800841a <hci_send_req+0x206>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 80083a4:	bf00      	nop
 80083a6:	e002      	b.n	80083ae <hci_send_req+0x19a>
          break;
 80083a8:	bf00      	nop
 80083aa:	e000      	b.n	80083ae <hci_send_req+0x19a>
          break;
 80083ac:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 80083ae:	4824      	ldr	r0, [pc, #144]	; (8008440 <hci_send_req+0x22c>)
 80083b0:	f000 f8d2 	bl	8008558 <list_is_empty>
 80083b4:	4603      	mov	r3, r0
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d00d      	beq.n	80083d6 <hci_send_req+0x1c2>
 80083ba:	4820      	ldr	r0, [pc, #128]	; (800843c <hci_send_req+0x228>)
 80083bc:	f000 f8cc 	bl	8008558 <list_is_empty>
 80083c0:	4603      	mov	r3, r0
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d007      	beq.n	80083d6 <hci_send_req+0x1c2>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	4619      	mov	r1, r3
 80083ca:	481d      	ldr	r0, [pc, #116]	; (8008440 <hci_send_req+0x22c>)
 80083cc:	f000 f90c 	bl	80085e8 <list_insert_tail>
      hciReadPacket=NULL;
 80083d0:	2300      	movs	r3, #0
 80083d2:	613b      	str	r3, [r7, #16]
 80083d4:	e008      	b.n	80083e8 <hci_send_req+0x1d4>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 80083d6:	693a      	ldr	r2, [r7, #16]
 80083d8:	f107 0308 	add.w	r3, r7, #8
 80083dc:	4611      	mov	r1, r2
 80083de:	4618      	mov	r0, r3
 80083e0:	f000 f902 	bl	80085e8 <list_insert_tail>
      hciReadPacket=NULL;
 80083e4:	2300      	movs	r3, #0
 80083e6:	613b      	str	r3, [r7, #16]
  {
 80083e8:	e740      	b.n	800826c <hci_send_req+0x58>
        goto failed;
 80083ea:	bf00      	nop
 80083ec:	e004      	b.n	80083f8 <hci_send_req+0x1e4>
        goto failed;
 80083ee:	bf00      	nop
 80083f0:	e002      	b.n	80083f8 <hci_send_req+0x1e4>
          goto failed;
 80083f2:	bf00      	nop
 80083f4:	e000      	b.n	80083f8 <hci_send_req+0x1e4>
          goto failed;
 80083f6:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 80083f8:	693b      	ldr	r3, [r7, #16]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d004      	beq.n	8008408 <hci_send_req+0x1f4>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 80083fe:	693b      	ldr	r3, [r7, #16]
 8008400:	4619      	mov	r1, r3
 8008402:	480f      	ldr	r0, [pc, #60]	; (8008440 <hci_send_req+0x22c>)
 8008404:	f000 f8ca 	bl	800859c <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8008408:	f107 0308 	add.w	r3, r7, #8
 800840c:	4619      	mov	r1, r3
 800840e:	480b      	ldr	r0, [pc, #44]	; (800843c <hci_send_req+0x228>)
 8008410:	f7ff fe64 	bl	80080dc <move_list>

  return -1;
 8008414:	f04f 33ff 	mov.w	r3, #4294967295
 8008418:	e00b      	b.n	8008432 <hci_send_req+0x21e>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800841a:	693b      	ldr	r3, [r7, #16]
 800841c:	4619      	mov	r1, r3
 800841e:	4808      	ldr	r0, [pc, #32]	; (8008440 <hci_send_req+0x22c>)
 8008420:	f000 f8bc 	bl	800859c <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8008424:	f107 0308 	add.w	r3, r7, #8
 8008428:	4619      	mov	r1, r3
 800842a:	4804      	ldr	r0, [pc, #16]	; (800843c <hci_send_req+0x228>)
 800842c:	f7ff fe56 	bl	80080dc <move_list>

  return 0;
 8008430:	2300      	movs	r3, #0
}
 8008432:	4618      	mov	r0, r3
 8008434:	3738      	adds	r7, #56	; 0x38
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}
 800843a:	bf00      	nop
 800843c:	20000368 	.word	0x20000368
 8008440:	20000360 	.word	0x20000360

08008444 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b082      	sub	sp, #8
 8008448:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800844a:	2300      	movs	r3, #0
 800844c:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800844e:	e013      	b.n	8008478 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 8008450:	1d3b      	adds	r3, r7, #4
 8008452:	4619      	mov	r1, r3
 8008454:	480e      	ldr	r0, [pc, #56]	; (8008490 <hci_user_evt_proc+0x4c>)
 8008456:	f000 f90e 	bl	8008676 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800845a:	4b0e      	ldr	r3, [pc, #56]	; (8008494 <hci_user_evt_proc+0x50>)
 800845c:	69db      	ldr	r3, [r3, #28]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d005      	beq.n	800846e <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 8008462:	4b0c      	ldr	r3, [pc, #48]	; (8008494 <hci_user_evt_proc+0x50>)
 8008464:	69db      	ldr	r3, [r3, #28]
 8008466:	687a      	ldr	r2, [r7, #4]
 8008468:	3208      	adds	r2, #8
 800846a:	4610      	mov	r0, r2
 800846c:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	4619      	mov	r1, r3
 8008472:	4809      	ldr	r0, [pc, #36]	; (8008498 <hci_user_evt_proc+0x54>)
 8008474:	f000 f8b8 	bl	80085e8 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8008478:	4805      	ldr	r0, [pc, #20]	; (8008490 <hci_user_evt_proc+0x4c>)
 800847a:	f000 f86d 	bl	8008558 <list_is_empty>
 800847e:	4603      	mov	r3, r0
 8008480:	2b00      	cmp	r3, #0
 8008482:	d0e5      	beq.n	8008450 <hci_user_evt_proc+0xc>
  }
}
 8008484:	bf00      	nop
 8008486:	bf00      	nop
 8008488:	3708      	adds	r7, #8
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}
 800848e:	bf00      	nop
 8008490:	20000368 	.word	0x20000368
 8008494:	200008e8 	.word	0x200008e8
 8008498:	20000360 	.word	0x20000360

0800849c <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b086      	sub	sp, #24
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 80084a4:	2300      	movs	r3, #0
 80084a6:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 80084a8:	2300      	movs	r3, #0
 80084aa:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 80084ac:	481f      	ldr	r0, [pc, #124]	; (800852c <hci_notify_asynch_evt+0x90>)
 80084ae:	f000 f853 	bl	8008558 <list_is_empty>
 80084b2:	4603      	mov	r3, r0
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d132      	bne.n	800851e <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 80084b8:	f107 030c 	add.w	r3, r7, #12
 80084bc:	4619      	mov	r1, r3
 80084be:	481b      	ldr	r0, [pc, #108]	; (800852c <hci_notify_asynch_evt+0x90>)
 80084c0:	f000 f8d9 	bl	8008676 <list_remove_head>
    
    if (hciContext.io.Receive)
 80084c4:	4b1a      	ldr	r3, [pc, #104]	; (8008530 <hci_notify_asynch_evt+0x94>)
 80084c6:	68db      	ldr	r3, [r3, #12]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d02a      	beq.n	8008522 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 80084cc:	4b18      	ldr	r3, [pc, #96]	; (8008530 <hci_notify_asynch_evt+0x94>)
 80084ce:	68db      	ldr	r3, [r3, #12]
 80084d0:	68fa      	ldr	r2, [r7, #12]
 80084d2:	3208      	adds	r2, #8
 80084d4:	2180      	movs	r1, #128	; 0x80
 80084d6:	4610      	mov	r0, r2
 80084d8:	4798      	blx	r3
 80084da:	4603      	mov	r3, r0
 80084dc:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 80084de:	7cfb      	ldrb	r3, [r7, #19]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d016      	beq.n	8008512 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	7cfa      	ldrb	r2, [r7, #19]
 80084e8:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if (verify_packet(hciReadPacket) == 0)
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	4618      	mov	r0, r3
 80084f0:	f7ff fd94 	bl	800801c <verify_packet>
 80084f4:	4603      	mov	r3, r0
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d105      	bne.n	8008506 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	4619      	mov	r1, r3
 80084fe:	480d      	ldr	r0, [pc, #52]	; (8008534 <hci_notify_asynch_evt+0x98>)
 8008500:	f000 f872 	bl	80085e8 <list_insert_tail>
 8008504:	e00d      	b.n	8008522 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	4619      	mov	r1, r3
 800850a:	4808      	ldr	r0, [pc, #32]	; (800852c <hci_notify_asynch_evt+0x90>)
 800850c:	f000 f846 	bl	800859c <list_insert_head>
 8008510:	e007      	b.n	8008522 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	4619      	mov	r1, r3
 8008516:	4805      	ldr	r0, [pc, #20]	; (800852c <hci_notify_asynch_evt+0x90>)
 8008518:	f000 f840 	bl	800859c <list_insert_head>
 800851c:	e001      	b.n	8008522 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800851e:	2301      	movs	r3, #1
 8008520:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8008522:	697b      	ldr	r3, [r7, #20]
  
}
 8008524:	4618      	mov	r0, r3
 8008526:	3718      	adds	r7, #24
 8008528:	46bd      	mov	sp, r7
 800852a:	bd80      	pop	{r7, pc}
 800852c:	20000360 	.word	0x20000360
 8008530:	200008e8 	.word	0x200008e8
 8008534:	20000368 	.word	0x20000368

08008538 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 8008538:	b480      	push	{r7}
 800853a:	b083      	sub	sp, #12
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	687a      	ldr	r2, [r7, #4]
 8008544:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	687a      	ldr	r2, [r7, #4]
 800854a:	605a      	str	r2, [r3, #4]
}
 800854c:	bf00      	nop
 800854e:	370c      	adds	r7, #12
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr

08008558 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8008558:	b480      	push	{r7}
 800855a:	b087      	sub	sp, #28
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008560:	f3ef 8310 	mrs	r3, PRIMASK
 8008564:	60fb      	str	r3, [r7, #12]
  return(result);
 8008566:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8008568:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800856a:	b672      	cpsid	i
}
 800856c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	687a      	ldr	r2, [r7, #4]
 8008574:	429a      	cmp	r2, r3
 8008576:	d102      	bne.n	800857e <list_is_empty+0x26>
  {
    return_value = 1;
 8008578:	2301      	movs	r3, #1
 800857a:	75fb      	strb	r3, [r7, #23]
 800857c:	e001      	b.n	8008582 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 800857e:	2300      	movs	r3, #0
 8008580:	75fb      	strb	r3, [r7, #23]
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	f383 8810 	msr	PRIMASK, r3
}
 800858c:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800858e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008590:	4618      	mov	r0, r3
 8008592:	371c      	adds	r7, #28
 8008594:	46bd      	mov	sp, r7
 8008596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859a:	4770      	bx	lr

0800859c <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800859c:	b480      	push	{r7}
 800859e:	b087      	sub	sp, #28
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
 80085a4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80085a6:	f3ef 8310 	mrs	r3, PRIMASK
 80085aa:	60fb      	str	r3, [r7, #12]
  return(result);
 80085ac:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80085ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80085b0:	b672      	cpsid	i
}
 80085b2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681a      	ldr	r2, [r3, #0]
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	687a      	ldr	r2, [r7, #4]
 80085c0:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	683a      	ldr	r2, [r7, #0]
 80085c6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	683a      	ldr	r2, [r7, #0]
 80085ce:	605a      	str	r2, [r3, #4]
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	f383 8810 	msr	PRIMASK, r3
}
 80085da:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80085dc:	bf00      	nop
 80085de:	371c      	adds	r7, #28
 80085e0:	46bd      	mov	sp, r7
 80085e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e6:	4770      	bx	lr

080085e8 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b087      	sub	sp, #28
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80085f2:	f3ef 8310 	mrs	r3, PRIMASK
 80085f6:	60fb      	str	r3, [r7, #12]
  return(result);
 80085f8:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80085fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80085fc:	b672      	cpsid	i
}
 80085fe:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	687a      	ldr	r2, [r7, #4]
 8008604:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	685a      	ldr	r2, [r3, #4]
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	683a      	ldr	r2, [r7, #0]
 8008612:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	683a      	ldr	r2, [r7, #0]
 800861a:	601a      	str	r2, [r3, #0]
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008620:	693b      	ldr	r3, [r7, #16]
 8008622:	f383 8810 	msr	PRIMASK, r3
}
 8008626:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8008628:	bf00      	nop
 800862a:	371c      	adds	r7, #28
 800862c:	46bd      	mov	sp, r7
 800862e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008632:	4770      	bx	lr

08008634 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 8008634:	b480      	push	{r7}
 8008636:	b087      	sub	sp, #28
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800863c:	f3ef 8310 	mrs	r3, PRIMASK
 8008640:	60fb      	str	r3, [r7, #12]
  return(result);
 8008642:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8008644:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008646:	b672      	cpsid	i
}
 8008648:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	685b      	ldr	r3, [r3, #4]
 800864e:	687a      	ldr	r2, [r7, #4]
 8008650:	6812      	ldr	r2, [r2, #0]
 8008652:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	687a      	ldr	r2, [r7, #4]
 800865a:	6852      	ldr	r2, [r2, #4]
 800865c:	605a      	str	r2, [r3, #4]
 800865e:	697b      	ldr	r3, [r7, #20]
 8008660:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	f383 8810 	msr	PRIMASK, r3
}
 8008668:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800866a:	bf00      	nop
 800866c:	371c      	adds	r7, #28
 800866e:	46bd      	mov	sp, r7
 8008670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008674:	4770      	bx	lr

08008676 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8008676:	b580      	push	{r7, lr}
 8008678:	b086      	sub	sp, #24
 800867a:	af00      	add	r7, sp, #0
 800867c:	6078      	str	r0, [r7, #4]
 800867e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008680:	f3ef 8310 	mrs	r3, PRIMASK
 8008684:	60fb      	str	r3, [r7, #12]
  return(result);
 8008686:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8008688:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800868a:	b672      	cpsid	i
}
 800868c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681a      	ldr	r2, [r3, #0]
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4618      	mov	r0, r3
 800869c:	f7ff ffca 	bl	8008634 <list_remove_node>
  (*node)->next = NULL;
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	2200      	movs	r2, #0
 80086a6:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	2200      	movs	r2, #0
 80086ae:	605a      	str	r2, [r3, #4]
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086b4:	693b      	ldr	r3, [r7, #16]
 80086b6:	f383 8810 	msr	PRIMASK, r3
}
 80086ba:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80086bc:	bf00      	nop
 80086be:	3718      	adds	r7, #24
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}

080086c4 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b086      	sub	sp, #24
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
 80086cc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086ce:	f3ef 8310 	mrs	r3, PRIMASK
 80086d2:	60fb      	str	r3, [r7, #12]
  return(result);
 80086d4:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80086d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80086d8:	b672      	cpsid	i
}
 80086da:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	685a      	ldr	r2, [r3, #4]
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	4618      	mov	r0, r3
 80086ea:	f7ff ffa3 	bl	8008634 <list_remove_node>
  (*node)->next = NULL;
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	2200      	movs	r2, #0
 80086f4:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	2200      	movs	r2, #0
 80086fc:	605a      	str	r2, [r3, #4]
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008702:	693b      	ldr	r3, [r7, #16]
 8008704:	f383 8810 	msr	PRIMASK, r3
}
 8008708:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800870a:	bf00      	nop
 800870c:	3718      	adds	r7, #24
 800870e:	46bd      	mov	sp, r7
 8008710:	bd80      	pop	{r7, pc}

08008712 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 8008712:	b480      	push	{r7}
 8008714:	b089      	sub	sp, #36	; 0x24
 8008716:	af00      	add	r7, sp, #0
 8008718:	6078      	str	r0, [r7, #4]
  int size = 0;
 800871a:	2300      	movs	r3, #0
 800871c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800871e:	f3ef 8310 	mrs	r3, PRIMASK
 8008722:	613b      	str	r3, [r7, #16]
  return(result);
 8008724:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8008726:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008728:	b672      	cpsid	i
}
 800872a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8008732:	e005      	b.n	8008740 <list_get_size+0x2e>
  {
    size++;
 8008734:	69fb      	ldr	r3, [r7, #28]
 8008736:	3301      	adds	r3, #1
 8008738:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 800873a:	69bb      	ldr	r3, [r7, #24]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8008740:	69ba      	ldr	r2, [r7, #24]
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	429a      	cmp	r2, r3
 8008746:	d1f5      	bne.n	8008734 <list_get_size+0x22>
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	f383 8810 	msr	PRIMASK, r3
}
 8008752:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 8008754:	69fb      	ldr	r3, [r7, #28]
}
 8008756:	4618      	mov	r0, r3
 8008758:	3724      	adds	r7, #36	; 0x24
 800875a:	46bd      	mov	sp, r7
 800875c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008760:	4770      	bx	lr
	...

08008764 <std>:
 8008764:	2300      	movs	r3, #0
 8008766:	b510      	push	{r4, lr}
 8008768:	4604      	mov	r4, r0
 800876a:	e9c0 3300 	strd	r3, r3, [r0]
 800876e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008772:	6083      	str	r3, [r0, #8]
 8008774:	8181      	strh	r1, [r0, #12]
 8008776:	6643      	str	r3, [r0, #100]	; 0x64
 8008778:	81c2      	strh	r2, [r0, #14]
 800877a:	6183      	str	r3, [r0, #24]
 800877c:	4619      	mov	r1, r3
 800877e:	2208      	movs	r2, #8
 8008780:	305c      	adds	r0, #92	; 0x5c
 8008782:	f000 f9f5 	bl	8008b70 <memset>
 8008786:	4b05      	ldr	r3, [pc, #20]	; (800879c <std+0x38>)
 8008788:	6263      	str	r3, [r4, #36]	; 0x24
 800878a:	4b05      	ldr	r3, [pc, #20]	; (80087a0 <std+0x3c>)
 800878c:	62a3      	str	r3, [r4, #40]	; 0x28
 800878e:	4b05      	ldr	r3, [pc, #20]	; (80087a4 <std+0x40>)
 8008790:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008792:	4b05      	ldr	r3, [pc, #20]	; (80087a8 <std+0x44>)
 8008794:	6224      	str	r4, [r4, #32]
 8008796:	6323      	str	r3, [r4, #48]	; 0x30
 8008798:	bd10      	pop	{r4, pc}
 800879a:	bf00      	nop
 800879c:	080089a1 	.word	0x080089a1
 80087a0:	080089c3 	.word	0x080089c3
 80087a4:	080089fb 	.word	0x080089fb
 80087a8:	08008a1f 	.word	0x08008a1f

080087ac <stdio_exit_handler>:
 80087ac:	4a02      	ldr	r2, [pc, #8]	; (80087b8 <stdio_exit_handler+0xc>)
 80087ae:	4903      	ldr	r1, [pc, #12]	; (80087bc <stdio_exit_handler+0x10>)
 80087b0:	4803      	ldr	r0, [pc, #12]	; (80087c0 <stdio_exit_handler+0x14>)
 80087b2:	f000 b869 	b.w	8008888 <_fwalk_sglue>
 80087b6:	bf00      	nop
 80087b8:	2000003c 	.word	0x2000003c
 80087bc:	08009525 	.word	0x08009525
 80087c0:	20000048 	.word	0x20000048

080087c4 <cleanup_stdio>:
 80087c4:	6841      	ldr	r1, [r0, #4]
 80087c6:	4b0c      	ldr	r3, [pc, #48]	; (80087f8 <cleanup_stdio+0x34>)
 80087c8:	4299      	cmp	r1, r3
 80087ca:	b510      	push	{r4, lr}
 80087cc:	4604      	mov	r4, r0
 80087ce:	d001      	beq.n	80087d4 <cleanup_stdio+0x10>
 80087d0:	f000 fea8 	bl	8009524 <_fflush_r>
 80087d4:	68a1      	ldr	r1, [r4, #8]
 80087d6:	4b09      	ldr	r3, [pc, #36]	; (80087fc <cleanup_stdio+0x38>)
 80087d8:	4299      	cmp	r1, r3
 80087da:	d002      	beq.n	80087e2 <cleanup_stdio+0x1e>
 80087dc:	4620      	mov	r0, r4
 80087de:	f000 fea1 	bl	8009524 <_fflush_r>
 80087e2:	68e1      	ldr	r1, [r4, #12]
 80087e4:	4b06      	ldr	r3, [pc, #24]	; (8008800 <cleanup_stdio+0x3c>)
 80087e6:	4299      	cmp	r1, r3
 80087e8:	d004      	beq.n	80087f4 <cleanup_stdio+0x30>
 80087ea:	4620      	mov	r0, r4
 80087ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087f0:	f000 be98 	b.w	8009524 <_fflush_r>
 80087f4:	bd10      	pop	{r4, pc}
 80087f6:	bf00      	nop
 80087f8:	20000908 	.word	0x20000908
 80087fc:	20000970 	.word	0x20000970
 8008800:	200009d8 	.word	0x200009d8

08008804 <global_stdio_init.part.0>:
 8008804:	b510      	push	{r4, lr}
 8008806:	4b0b      	ldr	r3, [pc, #44]	; (8008834 <global_stdio_init.part.0+0x30>)
 8008808:	4c0b      	ldr	r4, [pc, #44]	; (8008838 <global_stdio_init.part.0+0x34>)
 800880a:	4a0c      	ldr	r2, [pc, #48]	; (800883c <global_stdio_init.part.0+0x38>)
 800880c:	601a      	str	r2, [r3, #0]
 800880e:	4620      	mov	r0, r4
 8008810:	2200      	movs	r2, #0
 8008812:	2104      	movs	r1, #4
 8008814:	f7ff ffa6 	bl	8008764 <std>
 8008818:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800881c:	2201      	movs	r2, #1
 800881e:	2109      	movs	r1, #9
 8008820:	f7ff ffa0 	bl	8008764 <std>
 8008824:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008828:	2202      	movs	r2, #2
 800882a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800882e:	2112      	movs	r1, #18
 8008830:	f7ff bf98 	b.w	8008764 <std>
 8008834:	20000a40 	.word	0x20000a40
 8008838:	20000908 	.word	0x20000908
 800883c:	080087ad 	.word	0x080087ad

08008840 <__sfp_lock_acquire>:
 8008840:	4801      	ldr	r0, [pc, #4]	; (8008848 <__sfp_lock_acquire+0x8>)
 8008842:	f000 ba0d 	b.w	8008c60 <__retarget_lock_acquire_recursive>
 8008846:	bf00      	nop
 8008848:	20000a49 	.word	0x20000a49

0800884c <__sfp_lock_release>:
 800884c:	4801      	ldr	r0, [pc, #4]	; (8008854 <__sfp_lock_release+0x8>)
 800884e:	f000 ba08 	b.w	8008c62 <__retarget_lock_release_recursive>
 8008852:	bf00      	nop
 8008854:	20000a49 	.word	0x20000a49

08008858 <__sinit>:
 8008858:	b510      	push	{r4, lr}
 800885a:	4604      	mov	r4, r0
 800885c:	f7ff fff0 	bl	8008840 <__sfp_lock_acquire>
 8008860:	6a23      	ldr	r3, [r4, #32]
 8008862:	b11b      	cbz	r3, 800886c <__sinit+0x14>
 8008864:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008868:	f7ff bff0 	b.w	800884c <__sfp_lock_release>
 800886c:	4b04      	ldr	r3, [pc, #16]	; (8008880 <__sinit+0x28>)
 800886e:	6223      	str	r3, [r4, #32]
 8008870:	4b04      	ldr	r3, [pc, #16]	; (8008884 <__sinit+0x2c>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d1f5      	bne.n	8008864 <__sinit+0xc>
 8008878:	f7ff ffc4 	bl	8008804 <global_stdio_init.part.0>
 800887c:	e7f2      	b.n	8008864 <__sinit+0xc>
 800887e:	bf00      	nop
 8008880:	080087c5 	.word	0x080087c5
 8008884:	20000a40 	.word	0x20000a40

08008888 <_fwalk_sglue>:
 8008888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800888c:	4607      	mov	r7, r0
 800888e:	4688      	mov	r8, r1
 8008890:	4614      	mov	r4, r2
 8008892:	2600      	movs	r6, #0
 8008894:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008898:	f1b9 0901 	subs.w	r9, r9, #1
 800889c:	d505      	bpl.n	80088aa <_fwalk_sglue+0x22>
 800889e:	6824      	ldr	r4, [r4, #0]
 80088a0:	2c00      	cmp	r4, #0
 80088a2:	d1f7      	bne.n	8008894 <_fwalk_sglue+0xc>
 80088a4:	4630      	mov	r0, r6
 80088a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088aa:	89ab      	ldrh	r3, [r5, #12]
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	d907      	bls.n	80088c0 <_fwalk_sglue+0x38>
 80088b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80088b4:	3301      	adds	r3, #1
 80088b6:	d003      	beq.n	80088c0 <_fwalk_sglue+0x38>
 80088b8:	4629      	mov	r1, r5
 80088ba:	4638      	mov	r0, r7
 80088bc:	47c0      	blx	r8
 80088be:	4306      	orrs	r6, r0
 80088c0:	3568      	adds	r5, #104	; 0x68
 80088c2:	e7e9      	b.n	8008898 <_fwalk_sglue+0x10>

080088c4 <iprintf>:
 80088c4:	b40f      	push	{r0, r1, r2, r3}
 80088c6:	b507      	push	{r0, r1, r2, lr}
 80088c8:	4906      	ldr	r1, [pc, #24]	; (80088e4 <iprintf+0x20>)
 80088ca:	ab04      	add	r3, sp, #16
 80088cc:	6808      	ldr	r0, [r1, #0]
 80088ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80088d2:	6881      	ldr	r1, [r0, #8]
 80088d4:	9301      	str	r3, [sp, #4]
 80088d6:	f000 faf5 	bl	8008ec4 <_vfiprintf_r>
 80088da:	b003      	add	sp, #12
 80088dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80088e0:	b004      	add	sp, #16
 80088e2:	4770      	bx	lr
 80088e4:	20000094 	.word	0x20000094

080088e8 <_puts_r>:
 80088e8:	6a03      	ldr	r3, [r0, #32]
 80088ea:	b570      	push	{r4, r5, r6, lr}
 80088ec:	6884      	ldr	r4, [r0, #8]
 80088ee:	4605      	mov	r5, r0
 80088f0:	460e      	mov	r6, r1
 80088f2:	b90b      	cbnz	r3, 80088f8 <_puts_r+0x10>
 80088f4:	f7ff ffb0 	bl	8008858 <__sinit>
 80088f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80088fa:	07db      	lsls	r3, r3, #31
 80088fc:	d405      	bmi.n	800890a <_puts_r+0x22>
 80088fe:	89a3      	ldrh	r3, [r4, #12]
 8008900:	0598      	lsls	r0, r3, #22
 8008902:	d402      	bmi.n	800890a <_puts_r+0x22>
 8008904:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008906:	f000 f9ab 	bl	8008c60 <__retarget_lock_acquire_recursive>
 800890a:	89a3      	ldrh	r3, [r4, #12]
 800890c:	0719      	lsls	r1, r3, #28
 800890e:	d513      	bpl.n	8008938 <_puts_r+0x50>
 8008910:	6923      	ldr	r3, [r4, #16]
 8008912:	b18b      	cbz	r3, 8008938 <_puts_r+0x50>
 8008914:	3e01      	subs	r6, #1
 8008916:	68a3      	ldr	r3, [r4, #8]
 8008918:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800891c:	3b01      	subs	r3, #1
 800891e:	60a3      	str	r3, [r4, #8]
 8008920:	b9e9      	cbnz	r1, 800895e <_puts_r+0x76>
 8008922:	2b00      	cmp	r3, #0
 8008924:	da2e      	bge.n	8008984 <_puts_r+0x9c>
 8008926:	4622      	mov	r2, r4
 8008928:	210a      	movs	r1, #10
 800892a:	4628      	mov	r0, r5
 800892c:	f000 f87b 	bl	8008a26 <__swbuf_r>
 8008930:	3001      	adds	r0, #1
 8008932:	d007      	beq.n	8008944 <_puts_r+0x5c>
 8008934:	250a      	movs	r5, #10
 8008936:	e007      	b.n	8008948 <_puts_r+0x60>
 8008938:	4621      	mov	r1, r4
 800893a:	4628      	mov	r0, r5
 800893c:	f000 f8b0 	bl	8008aa0 <__swsetup_r>
 8008940:	2800      	cmp	r0, #0
 8008942:	d0e7      	beq.n	8008914 <_puts_r+0x2c>
 8008944:	f04f 35ff 	mov.w	r5, #4294967295
 8008948:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800894a:	07da      	lsls	r2, r3, #31
 800894c:	d405      	bmi.n	800895a <_puts_r+0x72>
 800894e:	89a3      	ldrh	r3, [r4, #12]
 8008950:	059b      	lsls	r3, r3, #22
 8008952:	d402      	bmi.n	800895a <_puts_r+0x72>
 8008954:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008956:	f000 f984 	bl	8008c62 <__retarget_lock_release_recursive>
 800895a:	4628      	mov	r0, r5
 800895c:	bd70      	pop	{r4, r5, r6, pc}
 800895e:	2b00      	cmp	r3, #0
 8008960:	da04      	bge.n	800896c <_puts_r+0x84>
 8008962:	69a2      	ldr	r2, [r4, #24]
 8008964:	429a      	cmp	r2, r3
 8008966:	dc06      	bgt.n	8008976 <_puts_r+0x8e>
 8008968:	290a      	cmp	r1, #10
 800896a:	d004      	beq.n	8008976 <_puts_r+0x8e>
 800896c:	6823      	ldr	r3, [r4, #0]
 800896e:	1c5a      	adds	r2, r3, #1
 8008970:	6022      	str	r2, [r4, #0]
 8008972:	7019      	strb	r1, [r3, #0]
 8008974:	e7cf      	b.n	8008916 <_puts_r+0x2e>
 8008976:	4622      	mov	r2, r4
 8008978:	4628      	mov	r0, r5
 800897a:	f000 f854 	bl	8008a26 <__swbuf_r>
 800897e:	3001      	adds	r0, #1
 8008980:	d1c9      	bne.n	8008916 <_puts_r+0x2e>
 8008982:	e7df      	b.n	8008944 <_puts_r+0x5c>
 8008984:	6823      	ldr	r3, [r4, #0]
 8008986:	250a      	movs	r5, #10
 8008988:	1c5a      	adds	r2, r3, #1
 800898a:	6022      	str	r2, [r4, #0]
 800898c:	701d      	strb	r5, [r3, #0]
 800898e:	e7db      	b.n	8008948 <_puts_r+0x60>

08008990 <puts>:
 8008990:	4b02      	ldr	r3, [pc, #8]	; (800899c <puts+0xc>)
 8008992:	4601      	mov	r1, r0
 8008994:	6818      	ldr	r0, [r3, #0]
 8008996:	f7ff bfa7 	b.w	80088e8 <_puts_r>
 800899a:	bf00      	nop
 800899c:	20000094 	.word	0x20000094

080089a0 <__sread>:
 80089a0:	b510      	push	{r4, lr}
 80089a2:	460c      	mov	r4, r1
 80089a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089a8:	f000 f90c 	bl	8008bc4 <_read_r>
 80089ac:	2800      	cmp	r0, #0
 80089ae:	bfab      	itete	ge
 80089b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80089b2:	89a3      	ldrhlt	r3, [r4, #12]
 80089b4:	181b      	addge	r3, r3, r0
 80089b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80089ba:	bfac      	ite	ge
 80089bc:	6563      	strge	r3, [r4, #84]	; 0x54
 80089be:	81a3      	strhlt	r3, [r4, #12]
 80089c0:	bd10      	pop	{r4, pc}

080089c2 <__swrite>:
 80089c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089c6:	461f      	mov	r7, r3
 80089c8:	898b      	ldrh	r3, [r1, #12]
 80089ca:	05db      	lsls	r3, r3, #23
 80089cc:	4605      	mov	r5, r0
 80089ce:	460c      	mov	r4, r1
 80089d0:	4616      	mov	r6, r2
 80089d2:	d505      	bpl.n	80089e0 <__swrite+0x1e>
 80089d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089d8:	2302      	movs	r3, #2
 80089da:	2200      	movs	r2, #0
 80089dc:	f000 f8e0 	bl	8008ba0 <_lseek_r>
 80089e0:	89a3      	ldrh	r3, [r4, #12]
 80089e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80089ea:	81a3      	strh	r3, [r4, #12]
 80089ec:	4632      	mov	r2, r6
 80089ee:	463b      	mov	r3, r7
 80089f0:	4628      	mov	r0, r5
 80089f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089f6:	f000 b8f7 	b.w	8008be8 <_write_r>

080089fa <__sseek>:
 80089fa:	b510      	push	{r4, lr}
 80089fc:	460c      	mov	r4, r1
 80089fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a02:	f000 f8cd 	bl	8008ba0 <_lseek_r>
 8008a06:	1c43      	adds	r3, r0, #1
 8008a08:	89a3      	ldrh	r3, [r4, #12]
 8008a0a:	bf15      	itete	ne
 8008a0c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008a0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008a12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008a16:	81a3      	strheq	r3, [r4, #12]
 8008a18:	bf18      	it	ne
 8008a1a:	81a3      	strhne	r3, [r4, #12]
 8008a1c:	bd10      	pop	{r4, pc}

08008a1e <__sclose>:
 8008a1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a22:	f000 b8ad 	b.w	8008b80 <_close_r>

08008a26 <__swbuf_r>:
 8008a26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a28:	460e      	mov	r6, r1
 8008a2a:	4614      	mov	r4, r2
 8008a2c:	4605      	mov	r5, r0
 8008a2e:	b118      	cbz	r0, 8008a38 <__swbuf_r+0x12>
 8008a30:	6a03      	ldr	r3, [r0, #32]
 8008a32:	b90b      	cbnz	r3, 8008a38 <__swbuf_r+0x12>
 8008a34:	f7ff ff10 	bl	8008858 <__sinit>
 8008a38:	69a3      	ldr	r3, [r4, #24]
 8008a3a:	60a3      	str	r3, [r4, #8]
 8008a3c:	89a3      	ldrh	r3, [r4, #12]
 8008a3e:	071a      	lsls	r2, r3, #28
 8008a40:	d525      	bpl.n	8008a8e <__swbuf_r+0x68>
 8008a42:	6923      	ldr	r3, [r4, #16]
 8008a44:	b31b      	cbz	r3, 8008a8e <__swbuf_r+0x68>
 8008a46:	6823      	ldr	r3, [r4, #0]
 8008a48:	6922      	ldr	r2, [r4, #16]
 8008a4a:	1a98      	subs	r0, r3, r2
 8008a4c:	6963      	ldr	r3, [r4, #20]
 8008a4e:	b2f6      	uxtb	r6, r6
 8008a50:	4283      	cmp	r3, r0
 8008a52:	4637      	mov	r7, r6
 8008a54:	dc04      	bgt.n	8008a60 <__swbuf_r+0x3a>
 8008a56:	4621      	mov	r1, r4
 8008a58:	4628      	mov	r0, r5
 8008a5a:	f000 fd63 	bl	8009524 <_fflush_r>
 8008a5e:	b9e0      	cbnz	r0, 8008a9a <__swbuf_r+0x74>
 8008a60:	68a3      	ldr	r3, [r4, #8]
 8008a62:	3b01      	subs	r3, #1
 8008a64:	60a3      	str	r3, [r4, #8]
 8008a66:	6823      	ldr	r3, [r4, #0]
 8008a68:	1c5a      	adds	r2, r3, #1
 8008a6a:	6022      	str	r2, [r4, #0]
 8008a6c:	701e      	strb	r6, [r3, #0]
 8008a6e:	6962      	ldr	r2, [r4, #20]
 8008a70:	1c43      	adds	r3, r0, #1
 8008a72:	429a      	cmp	r2, r3
 8008a74:	d004      	beq.n	8008a80 <__swbuf_r+0x5a>
 8008a76:	89a3      	ldrh	r3, [r4, #12]
 8008a78:	07db      	lsls	r3, r3, #31
 8008a7a:	d506      	bpl.n	8008a8a <__swbuf_r+0x64>
 8008a7c:	2e0a      	cmp	r6, #10
 8008a7e:	d104      	bne.n	8008a8a <__swbuf_r+0x64>
 8008a80:	4621      	mov	r1, r4
 8008a82:	4628      	mov	r0, r5
 8008a84:	f000 fd4e 	bl	8009524 <_fflush_r>
 8008a88:	b938      	cbnz	r0, 8008a9a <__swbuf_r+0x74>
 8008a8a:	4638      	mov	r0, r7
 8008a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a8e:	4621      	mov	r1, r4
 8008a90:	4628      	mov	r0, r5
 8008a92:	f000 f805 	bl	8008aa0 <__swsetup_r>
 8008a96:	2800      	cmp	r0, #0
 8008a98:	d0d5      	beq.n	8008a46 <__swbuf_r+0x20>
 8008a9a:	f04f 37ff 	mov.w	r7, #4294967295
 8008a9e:	e7f4      	b.n	8008a8a <__swbuf_r+0x64>

08008aa0 <__swsetup_r>:
 8008aa0:	b538      	push	{r3, r4, r5, lr}
 8008aa2:	4b2a      	ldr	r3, [pc, #168]	; (8008b4c <__swsetup_r+0xac>)
 8008aa4:	4605      	mov	r5, r0
 8008aa6:	6818      	ldr	r0, [r3, #0]
 8008aa8:	460c      	mov	r4, r1
 8008aaa:	b118      	cbz	r0, 8008ab4 <__swsetup_r+0x14>
 8008aac:	6a03      	ldr	r3, [r0, #32]
 8008aae:	b90b      	cbnz	r3, 8008ab4 <__swsetup_r+0x14>
 8008ab0:	f7ff fed2 	bl	8008858 <__sinit>
 8008ab4:	89a3      	ldrh	r3, [r4, #12]
 8008ab6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008aba:	0718      	lsls	r0, r3, #28
 8008abc:	d422      	bmi.n	8008b04 <__swsetup_r+0x64>
 8008abe:	06d9      	lsls	r1, r3, #27
 8008ac0:	d407      	bmi.n	8008ad2 <__swsetup_r+0x32>
 8008ac2:	2309      	movs	r3, #9
 8008ac4:	602b      	str	r3, [r5, #0]
 8008ac6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008aca:	81a3      	strh	r3, [r4, #12]
 8008acc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ad0:	e034      	b.n	8008b3c <__swsetup_r+0x9c>
 8008ad2:	0758      	lsls	r0, r3, #29
 8008ad4:	d512      	bpl.n	8008afc <__swsetup_r+0x5c>
 8008ad6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ad8:	b141      	cbz	r1, 8008aec <__swsetup_r+0x4c>
 8008ada:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ade:	4299      	cmp	r1, r3
 8008ae0:	d002      	beq.n	8008ae8 <__swsetup_r+0x48>
 8008ae2:	4628      	mov	r0, r5
 8008ae4:	f000 f8cc 	bl	8008c80 <_free_r>
 8008ae8:	2300      	movs	r3, #0
 8008aea:	6363      	str	r3, [r4, #52]	; 0x34
 8008aec:	89a3      	ldrh	r3, [r4, #12]
 8008aee:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008af2:	81a3      	strh	r3, [r4, #12]
 8008af4:	2300      	movs	r3, #0
 8008af6:	6063      	str	r3, [r4, #4]
 8008af8:	6923      	ldr	r3, [r4, #16]
 8008afa:	6023      	str	r3, [r4, #0]
 8008afc:	89a3      	ldrh	r3, [r4, #12]
 8008afe:	f043 0308 	orr.w	r3, r3, #8
 8008b02:	81a3      	strh	r3, [r4, #12]
 8008b04:	6923      	ldr	r3, [r4, #16]
 8008b06:	b94b      	cbnz	r3, 8008b1c <__swsetup_r+0x7c>
 8008b08:	89a3      	ldrh	r3, [r4, #12]
 8008b0a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008b0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b12:	d003      	beq.n	8008b1c <__swsetup_r+0x7c>
 8008b14:	4621      	mov	r1, r4
 8008b16:	4628      	mov	r0, r5
 8008b18:	f000 fd52 	bl	80095c0 <__smakebuf_r>
 8008b1c:	89a0      	ldrh	r0, [r4, #12]
 8008b1e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008b22:	f010 0301 	ands.w	r3, r0, #1
 8008b26:	d00a      	beq.n	8008b3e <__swsetup_r+0x9e>
 8008b28:	2300      	movs	r3, #0
 8008b2a:	60a3      	str	r3, [r4, #8]
 8008b2c:	6963      	ldr	r3, [r4, #20]
 8008b2e:	425b      	negs	r3, r3
 8008b30:	61a3      	str	r3, [r4, #24]
 8008b32:	6923      	ldr	r3, [r4, #16]
 8008b34:	b943      	cbnz	r3, 8008b48 <__swsetup_r+0xa8>
 8008b36:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008b3a:	d1c4      	bne.n	8008ac6 <__swsetup_r+0x26>
 8008b3c:	bd38      	pop	{r3, r4, r5, pc}
 8008b3e:	0781      	lsls	r1, r0, #30
 8008b40:	bf58      	it	pl
 8008b42:	6963      	ldrpl	r3, [r4, #20]
 8008b44:	60a3      	str	r3, [r4, #8]
 8008b46:	e7f4      	b.n	8008b32 <__swsetup_r+0x92>
 8008b48:	2000      	movs	r0, #0
 8008b4a:	e7f7      	b.n	8008b3c <__swsetup_r+0x9c>
 8008b4c:	20000094 	.word	0x20000094

08008b50 <memcmp>:
 8008b50:	b510      	push	{r4, lr}
 8008b52:	3901      	subs	r1, #1
 8008b54:	4402      	add	r2, r0
 8008b56:	4290      	cmp	r0, r2
 8008b58:	d101      	bne.n	8008b5e <memcmp+0xe>
 8008b5a:	2000      	movs	r0, #0
 8008b5c:	e005      	b.n	8008b6a <memcmp+0x1a>
 8008b5e:	7803      	ldrb	r3, [r0, #0]
 8008b60:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008b64:	42a3      	cmp	r3, r4
 8008b66:	d001      	beq.n	8008b6c <memcmp+0x1c>
 8008b68:	1b18      	subs	r0, r3, r4
 8008b6a:	bd10      	pop	{r4, pc}
 8008b6c:	3001      	adds	r0, #1
 8008b6e:	e7f2      	b.n	8008b56 <memcmp+0x6>

08008b70 <memset>:
 8008b70:	4402      	add	r2, r0
 8008b72:	4603      	mov	r3, r0
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d100      	bne.n	8008b7a <memset+0xa>
 8008b78:	4770      	bx	lr
 8008b7a:	f803 1b01 	strb.w	r1, [r3], #1
 8008b7e:	e7f9      	b.n	8008b74 <memset+0x4>

08008b80 <_close_r>:
 8008b80:	b538      	push	{r3, r4, r5, lr}
 8008b82:	4d06      	ldr	r5, [pc, #24]	; (8008b9c <_close_r+0x1c>)
 8008b84:	2300      	movs	r3, #0
 8008b86:	4604      	mov	r4, r0
 8008b88:	4608      	mov	r0, r1
 8008b8a:	602b      	str	r3, [r5, #0]
 8008b8c:	f7f9 fbff 	bl	800238e <_close>
 8008b90:	1c43      	adds	r3, r0, #1
 8008b92:	d102      	bne.n	8008b9a <_close_r+0x1a>
 8008b94:	682b      	ldr	r3, [r5, #0]
 8008b96:	b103      	cbz	r3, 8008b9a <_close_r+0x1a>
 8008b98:	6023      	str	r3, [r4, #0]
 8008b9a:	bd38      	pop	{r3, r4, r5, pc}
 8008b9c:	20000a44 	.word	0x20000a44

08008ba0 <_lseek_r>:
 8008ba0:	b538      	push	{r3, r4, r5, lr}
 8008ba2:	4d07      	ldr	r5, [pc, #28]	; (8008bc0 <_lseek_r+0x20>)
 8008ba4:	4604      	mov	r4, r0
 8008ba6:	4608      	mov	r0, r1
 8008ba8:	4611      	mov	r1, r2
 8008baa:	2200      	movs	r2, #0
 8008bac:	602a      	str	r2, [r5, #0]
 8008bae:	461a      	mov	r2, r3
 8008bb0:	f7f9 fc14 	bl	80023dc <_lseek>
 8008bb4:	1c43      	adds	r3, r0, #1
 8008bb6:	d102      	bne.n	8008bbe <_lseek_r+0x1e>
 8008bb8:	682b      	ldr	r3, [r5, #0]
 8008bba:	b103      	cbz	r3, 8008bbe <_lseek_r+0x1e>
 8008bbc:	6023      	str	r3, [r4, #0]
 8008bbe:	bd38      	pop	{r3, r4, r5, pc}
 8008bc0:	20000a44 	.word	0x20000a44

08008bc4 <_read_r>:
 8008bc4:	b538      	push	{r3, r4, r5, lr}
 8008bc6:	4d07      	ldr	r5, [pc, #28]	; (8008be4 <_read_r+0x20>)
 8008bc8:	4604      	mov	r4, r0
 8008bca:	4608      	mov	r0, r1
 8008bcc:	4611      	mov	r1, r2
 8008bce:	2200      	movs	r2, #0
 8008bd0:	602a      	str	r2, [r5, #0]
 8008bd2:	461a      	mov	r2, r3
 8008bd4:	f7f9 fba2 	bl	800231c <_read>
 8008bd8:	1c43      	adds	r3, r0, #1
 8008bda:	d102      	bne.n	8008be2 <_read_r+0x1e>
 8008bdc:	682b      	ldr	r3, [r5, #0]
 8008bde:	b103      	cbz	r3, 8008be2 <_read_r+0x1e>
 8008be0:	6023      	str	r3, [r4, #0]
 8008be2:	bd38      	pop	{r3, r4, r5, pc}
 8008be4:	20000a44 	.word	0x20000a44

08008be8 <_write_r>:
 8008be8:	b538      	push	{r3, r4, r5, lr}
 8008bea:	4d07      	ldr	r5, [pc, #28]	; (8008c08 <_write_r+0x20>)
 8008bec:	4604      	mov	r4, r0
 8008bee:	4608      	mov	r0, r1
 8008bf0:	4611      	mov	r1, r2
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	602a      	str	r2, [r5, #0]
 8008bf6:	461a      	mov	r2, r3
 8008bf8:	f7f9 fbad 	bl	8002356 <_write>
 8008bfc:	1c43      	adds	r3, r0, #1
 8008bfe:	d102      	bne.n	8008c06 <_write_r+0x1e>
 8008c00:	682b      	ldr	r3, [r5, #0]
 8008c02:	b103      	cbz	r3, 8008c06 <_write_r+0x1e>
 8008c04:	6023      	str	r3, [r4, #0]
 8008c06:	bd38      	pop	{r3, r4, r5, pc}
 8008c08:	20000a44 	.word	0x20000a44

08008c0c <__errno>:
 8008c0c:	4b01      	ldr	r3, [pc, #4]	; (8008c14 <__errno+0x8>)
 8008c0e:	6818      	ldr	r0, [r3, #0]
 8008c10:	4770      	bx	lr
 8008c12:	bf00      	nop
 8008c14:	20000094 	.word	0x20000094

08008c18 <__libc_init_array>:
 8008c18:	b570      	push	{r4, r5, r6, lr}
 8008c1a:	4d0d      	ldr	r5, [pc, #52]	; (8008c50 <__libc_init_array+0x38>)
 8008c1c:	4c0d      	ldr	r4, [pc, #52]	; (8008c54 <__libc_init_array+0x3c>)
 8008c1e:	1b64      	subs	r4, r4, r5
 8008c20:	10a4      	asrs	r4, r4, #2
 8008c22:	2600      	movs	r6, #0
 8008c24:	42a6      	cmp	r6, r4
 8008c26:	d109      	bne.n	8008c3c <__libc_init_array+0x24>
 8008c28:	4d0b      	ldr	r5, [pc, #44]	; (8008c58 <__libc_init_array+0x40>)
 8008c2a:	4c0c      	ldr	r4, [pc, #48]	; (8008c5c <__libc_init_array+0x44>)
 8008c2c:	f000 fd36 	bl	800969c <_init>
 8008c30:	1b64      	subs	r4, r4, r5
 8008c32:	10a4      	asrs	r4, r4, #2
 8008c34:	2600      	movs	r6, #0
 8008c36:	42a6      	cmp	r6, r4
 8008c38:	d105      	bne.n	8008c46 <__libc_init_array+0x2e>
 8008c3a:	bd70      	pop	{r4, r5, r6, pc}
 8008c3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c40:	4798      	blx	r3
 8008c42:	3601      	adds	r6, #1
 8008c44:	e7ee      	b.n	8008c24 <__libc_init_array+0xc>
 8008c46:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c4a:	4798      	blx	r3
 8008c4c:	3601      	adds	r6, #1
 8008c4e:	e7f2      	b.n	8008c36 <__libc_init_array+0x1e>
 8008c50:	08009ea4 	.word	0x08009ea4
 8008c54:	08009ea4 	.word	0x08009ea4
 8008c58:	08009ea4 	.word	0x08009ea4
 8008c5c:	08009ea8 	.word	0x08009ea8

08008c60 <__retarget_lock_acquire_recursive>:
 8008c60:	4770      	bx	lr

08008c62 <__retarget_lock_release_recursive>:
 8008c62:	4770      	bx	lr

08008c64 <memcpy>:
 8008c64:	440a      	add	r2, r1
 8008c66:	4291      	cmp	r1, r2
 8008c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c6c:	d100      	bne.n	8008c70 <memcpy+0xc>
 8008c6e:	4770      	bx	lr
 8008c70:	b510      	push	{r4, lr}
 8008c72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c7a:	4291      	cmp	r1, r2
 8008c7c:	d1f9      	bne.n	8008c72 <memcpy+0xe>
 8008c7e:	bd10      	pop	{r4, pc}

08008c80 <_free_r>:
 8008c80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008c82:	2900      	cmp	r1, #0
 8008c84:	d044      	beq.n	8008d10 <_free_r+0x90>
 8008c86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c8a:	9001      	str	r0, [sp, #4]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	f1a1 0404 	sub.w	r4, r1, #4
 8008c92:	bfb8      	it	lt
 8008c94:	18e4      	addlt	r4, r4, r3
 8008c96:	f000 f8df 	bl	8008e58 <__malloc_lock>
 8008c9a:	4a1e      	ldr	r2, [pc, #120]	; (8008d14 <_free_r+0x94>)
 8008c9c:	9801      	ldr	r0, [sp, #4]
 8008c9e:	6813      	ldr	r3, [r2, #0]
 8008ca0:	b933      	cbnz	r3, 8008cb0 <_free_r+0x30>
 8008ca2:	6063      	str	r3, [r4, #4]
 8008ca4:	6014      	str	r4, [r2, #0]
 8008ca6:	b003      	add	sp, #12
 8008ca8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008cac:	f000 b8da 	b.w	8008e64 <__malloc_unlock>
 8008cb0:	42a3      	cmp	r3, r4
 8008cb2:	d908      	bls.n	8008cc6 <_free_r+0x46>
 8008cb4:	6825      	ldr	r5, [r4, #0]
 8008cb6:	1961      	adds	r1, r4, r5
 8008cb8:	428b      	cmp	r3, r1
 8008cba:	bf01      	itttt	eq
 8008cbc:	6819      	ldreq	r1, [r3, #0]
 8008cbe:	685b      	ldreq	r3, [r3, #4]
 8008cc0:	1949      	addeq	r1, r1, r5
 8008cc2:	6021      	streq	r1, [r4, #0]
 8008cc4:	e7ed      	b.n	8008ca2 <_free_r+0x22>
 8008cc6:	461a      	mov	r2, r3
 8008cc8:	685b      	ldr	r3, [r3, #4]
 8008cca:	b10b      	cbz	r3, 8008cd0 <_free_r+0x50>
 8008ccc:	42a3      	cmp	r3, r4
 8008cce:	d9fa      	bls.n	8008cc6 <_free_r+0x46>
 8008cd0:	6811      	ldr	r1, [r2, #0]
 8008cd2:	1855      	adds	r5, r2, r1
 8008cd4:	42a5      	cmp	r5, r4
 8008cd6:	d10b      	bne.n	8008cf0 <_free_r+0x70>
 8008cd8:	6824      	ldr	r4, [r4, #0]
 8008cda:	4421      	add	r1, r4
 8008cdc:	1854      	adds	r4, r2, r1
 8008cde:	42a3      	cmp	r3, r4
 8008ce0:	6011      	str	r1, [r2, #0]
 8008ce2:	d1e0      	bne.n	8008ca6 <_free_r+0x26>
 8008ce4:	681c      	ldr	r4, [r3, #0]
 8008ce6:	685b      	ldr	r3, [r3, #4]
 8008ce8:	6053      	str	r3, [r2, #4]
 8008cea:	440c      	add	r4, r1
 8008cec:	6014      	str	r4, [r2, #0]
 8008cee:	e7da      	b.n	8008ca6 <_free_r+0x26>
 8008cf0:	d902      	bls.n	8008cf8 <_free_r+0x78>
 8008cf2:	230c      	movs	r3, #12
 8008cf4:	6003      	str	r3, [r0, #0]
 8008cf6:	e7d6      	b.n	8008ca6 <_free_r+0x26>
 8008cf8:	6825      	ldr	r5, [r4, #0]
 8008cfa:	1961      	adds	r1, r4, r5
 8008cfc:	428b      	cmp	r3, r1
 8008cfe:	bf04      	itt	eq
 8008d00:	6819      	ldreq	r1, [r3, #0]
 8008d02:	685b      	ldreq	r3, [r3, #4]
 8008d04:	6063      	str	r3, [r4, #4]
 8008d06:	bf04      	itt	eq
 8008d08:	1949      	addeq	r1, r1, r5
 8008d0a:	6021      	streq	r1, [r4, #0]
 8008d0c:	6054      	str	r4, [r2, #4]
 8008d0e:	e7ca      	b.n	8008ca6 <_free_r+0x26>
 8008d10:	b003      	add	sp, #12
 8008d12:	bd30      	pop	{r4, r5, pc}
 8008d14:	20000a4c 	.word	0x20000a4c

08008d18 <sbrk_aligned>:
 8008d18:	b570      	push	{r4, r5, r6, lr}
 8008d1a:	4e0e      	ldr	r6, [pc, #56]	; (8008d54 <sbrk_aligned+0x3c>)
 8008d1c:	460c      	mov	r4, r1
 8008d1e:	6831      	ldr	r1, [r6, #0]
 8008d20:	4605      	mov	r5, r0
 8008d22:	b911      	cbnz	r1, 8008d2a <sbrk_aligned+0x12>
 8008d24:	f000 fcaa 	bl	800967c <_sbrk_r>
 8008d28:	6030      	str	r0, [r6, #0]
 8008d2a:	4621      	mov	r1, r4
 8008d2c:	4628      	mov	r0, r5
 8008d2e:	f000 fca5 	bl	800967c <_sbrk_r>
 8008d32:	1c43      	adds	r3, r0, #1
 8008d34:	d00a      	beq.n	8008d4c <sbrk_aligned+0x34>
 8008d36:	1cc4      	adds	r4, r0, #3
 8008d38:	f024 0403 	bic.w	r4, r4, #3
 8008d3c:	42a0      	cmp	r0, r4
 8008d3e:	d007      	beq.n	8008d50 <sbrk_aligned+0x38>
 8008d40:	1a21      	subs	r1, r4, r0
 8008d42:	4628      	mov	r0, r5
 8008d44:	f000 fc9a 	bl	800967c <_sbrk_r>
 8008d48:	3001      	adds	r0, #1
 8008d4a:	d101      	bne.n	8008d50 <sbrk_aligned+0x38>
 8008d4c:	f04f 34ff 	mov.w	r4, #4294967295
 8008d50:	4620      	mov	r0, r4
 8008d52:	bd70      	pop	{r4, r5, r6, pc}
 8008d54:	20000a50 	.word	0x20000a50

08008d58 <_malloc_r>:
 8008d58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d5c:	1ccd      	adds	r5, r1, #3
 8008d5e:	f025 0503 	bic.w	r5, r5, #3
 8008d62:	3508      	adds	r5, #8
 8008d64:	2d0c      	cmp	r5, #12
 8008d66:	bf38      	it	cc
 8008d68:	250c      	movcc	r5, #12
 8008d6a:	2d00      	cmp	r5, #0
 8008d6c:	4607      	mov	r7, r0
 8008d6e:	db01      	blt.n	8008d74 <_malloc_r+0x1c>
 8008d70:	42a9      	cmp	r1, r5
 8008d72:	d905      	bls.n	8008d80 <_malloc_r+0x28>
 8008d74:	230c      	movs	r3, #12
 8008d76:	603b      	str	r3, [r7, #0]
 8008d78:	2600      	movs	r6, #0
 8008d7a:	4630      	mov	r0, r6
 8008d7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d80:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008e54 <_malloc_r+0xfc>
 8008d84:	f000 f868 	bl	8008e58 <__malloc_lock>
 8008d88:	f8d8 3000 	ldr.w	r3, [r8]
 8008d8c:	461c      	mov	r4, r3
 8008d8e:	bb5c      	cbnz	r4, 8008de8 <_malloc_r+0x90>
 8008d90:	4629      	mov	r1, r5
 8008d92:	4638      	mov	r0, r7
 8008d94:	f7ff ffc0 	bl	8008d18 <sbrk_aligned>
 8008d98:	1c43      	adds	r3, r0, #1
 8008d9a:	4604      	mov	r4, r0
 8008d9c:	d155      	bne.n	8008e4a <_malloc_r+0xf2>
 8008d9e:	f8d8 4000 	ldr.w	r4, [r8]
 8008da2:	4626      	mov	r6, r4
 8008da4:	2e00      	cmp	r6, #0
 8008da6:	d145      	bne.n	8008e34 <_malloc_r+0xdc>
 8008da8:	2c00      	cmp	r4, #0
 8008daa:	d048      	beq.n	8008e3e <_malloc_r+0xe6>
 8008dac:	6823      	ldr	r3, [r4, #0]
 8008dae:	4631      	mov	r1, r6
 8008db0:	4638      	mov	r0, r7
 8008db2:	eb04 0903 	add.w	r9, r4, r3
 8008db6:	f000 fc61 	bl	800967c <_sbrk_r>
 8008dba:	4581      	cmp	r9, r0
 8008dbc:	d13f      	bne.n	8008e3e <_malloc_r+0xe6>
 8008dbe:	6821      	ldr	r1, [r4, #0]
 8008dc0:	1a6d      	subs	r5, r5, r1
 8008dc2:	4629      	mov	r1, r5
 8008dc4:	4638      	mov	r0, r7
 8008dc6:	f7ff ffa7 	bl	8008d18 <sbrk_aligned>
 8008dca:	3001      	adds	r0, #1
 8008dcc:	d037      	beq.n	8008e3e <_malloc_r+0xe6>
 8008dce:	6823      	ldr	r3, [r4, #0]
 8008dd0:	442b      	add	r3, r5
 8008dd2:	6023      	str	r3, [r4, #0]
 8008dd4:	f8d8 3000 	ldr.w	r3, [r8]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d038      	beq.n	8008e4e <_malloc_r+0xf6>
 8008ddc:	685a      	ldr	r2, [r3, #4]
 8008dde:	42a2      	cmp	r2, r4
 8008de0:	d12b      	bne.n	8008e3a <_malloc_r+0xe2>
 8008de2:	2200      	movs	r2, #0
 8008de4:	605a      	str	r2, [r3, #4]
 8008de6:	e00f      	b.n	8008e08 <_malloc_r+0xb0>
 8008de8:	6822      	ldr	r2, [r4, #0]
 8008dea:	1b52      	subs	r2, r2, r5
 8008dec:	d41f      	bmi.n	8008e2e <_malloc_r+0xd6>
 8008dee:	2a0b      	cmp	r2, #11
 8008df0:	d917      	bls.n	8008e22 <_malloc_r+0xca>
 8008df2:	1961      	adds	r1, r4, r5
 8008df4:	42a3      	cmp	r3, r4
 8008df6:	6025      	str	r5, [r4, #0]
 8008df8:	bf18      	it	ne
 8008dfa:	6059      	strne	r1, [r3, #4]
 8008dfc:	6863      	ldr	r3, [r4, #4]
 8008dfe:	bf08      	it	eq
 8008e00:	f8c8 1000 	streq.w	r1, [r8]
 8008e04:	5162      	str	r2, [r4, r5]
 8008e06:	604b      	str	r3, [r1, #4]
 8008e08:	4638      	mov	r0, r7
 8008e0a:	f104 060b 	add.w	r6, r4, #11
 8008e0e:	f000 f829 	bl	8008e64 <__malloc_unlock>
 8008e12:	f026 0607 	bic.w	r6, r6, #7
 8008e16:	1d23      	adds	r3, r4, #4
 8008e18:	1af2      	subs	r2, r6, r3
 8008e1a:	d0ae      	beq.n	8008d7a <_malloc_r+0x22>
 8008e1c:	1b9b      	subs	r3, r3, r6
 8008e1e:	50a3      	str	r3, [r4, r2]
 8008e20:	e7ab      	b.n	8008d7a <_malloc_r+0x22>
 8008e22:	42a3      	cmp	r3, r4
 8008e24:	6862      	ldr	r2, [r4, #4]
 8008e26:	d1dd      	bne.n	8008de4 <_malloc_r+0x8c>
 8008e28:	f8c8 2000 	str.w	r2, [r8]
 8008e2c:	e7ec      	b.n	8008e08 <_malloc_r+0xb0>
 8008e2e:	4623      	mov	r3, r4
 8008e30:	6864      	ldr	r4, [r4, #4]
 8008e32:	e7ac      	b.n	8008d8e <_malloc_r+0x36>
 8008e34:	4634      	mov	r4, r6
 8008e36:	6876      	ldr	r6, [r6, #4]
 8008e38:	e7b4      	b.n	8008da4 <_malloc_r+0x4c>
 8008e3a:	4613      	mov	r3, r2
 8008e3c:	e7cc      	b.n	8008dd8 <_malloc_r+0x80>
 8008e3e:	230c      	movs	r3, #12
 8008e40:	603b      	str	r3, [r7, #0]
 8008e42:	4638      	mov	r0, r7
 8008e44:	f000 f80e 	bl	8008e64 <__malloc_unlock>
 8008e48:	e797      	b.n	8008d7a <_malloc_r+0x22>
 8008e4a:	6025      	str	r5, [r4, #0]
 8008e4c:	e7dc      	b.n	8008e08 <_malloc_r+0xb0>
 8008e4e:	605b      	str	r3, [r3, #4]
 8008e50:	deff      	udf	#255	; 0xff
 8008e52:	bf00      	nop
 8008e54:	20000a4c 	.word	0x20000a4c

08008e58 <__malloc_lock>:
 8008e58:	4801      	ldr	r0, [pc, #4]	; (8008e60 <__malloc_lock+0x8>)
 8008e5a:	f7ff bf01 	b.w	8008c60 <__retarget_lock_acquire_recursive>
 8008e5e:	bf00      	nop
 8008e60:	20000a48 	.word	0x20000a48

08008e64 <__malloc_unlock>:
 8008e64:	4801      	ldr	r0, [pc, #4]	; (8008e6c <__malloc_unlock+0x8>)
 8008e66:	f7ff befc 	b.w	8008c62 <__retarget_lock_release_recursive>
 8008e6a:	bf00      	nop
 8008e6c:	20000a48 	.word	0x20000a48

08008e70 <__sfputc_r>:
 8008e70:	6893      	ldr	r3, [r2, #8]
 8008e72:	3b01      	subs	r3, #1
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	b410      	push	{r4}
 8008e78:	6093      	str	r3, [r2, #8]
 8008e7a:	da08      	bge.n	8008e8e <__sfputc_r+0x1e>
 8008e7c:	6994      	ldr	r4, [r2, #24]
 8008e7e:	42a3      	cmp	r3, r4
 8008e80:	db01      	blt.n	8008e86 <__sfputc_r+0x16>
 8008e82:	290a      	cmp	r1, #10
 8008e84:	d103      	bne.n	8008e8e <__sfputc_r+0x1e>
 8008e86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e8a:	f7ff bdcc 	b.w	8008a26 <__swbuf_r>
 8008e8e:	6813      	ldr	r3, [r2, #0]
 8008e90:	1c58      	adds	r0, r3, #1
 8008e92:	6010      	str	r0, [r2, #0]
 8008e94:	7019      	strb	r1, [r3, #0]
 8008e96:	4608      	mov	r0, r1
 8008e98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e9c:	4770      	bx	lr

08008e9e <__sfputs_r>:
 8008e9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ea0:	4606      	mov	r6, r0
 8008ea2:	460f      	mov	r7, r1
 8008ea4:	4614      	mov	r4, r2
 8008ea6:	18d5      	adds	r5, r2, r3
 8008ea8:	42ac      	cmp	r4, r5
 8008eaa:	d101      	bne.n	8008eb0 <__sfputs_r+0x12>
 8008eac:	2000      	movs	r0, #0
 8008eae:	e007      	b.n	8008ec0 <__sfputs_r+0x22>
 8008eb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eb4:	463a      	mov	r2, r7
 8008eb6:	4630      	mov	r0, r6
 8008eb8:	f7ff ffda 	bl	8008e70 <__sfputc_r>
 8008ebc:	1c43      	adds	r3, r0, #1
 8008ebe:	d1f3      	bne.n	8008ea8 <__sfputs_r+0xa>
 8008ec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008ec4 <_vfiprintf_r>:
 8008ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ec8:	460d      	mov	r5, r1
 8008eca:	b09d      	sub	sp, #116	; 0x74
 8008ecc:	4614      	mov	r4, r2
 8008ece:	4698      	mov	r8, r3
 8008ed0:	4606      	mov	r6, r0
 8008ed2:	b118      	cbz	r0, 8008edc <_vfiprintf_r+0x18>
 8008ed4:	6a03      	ldr	r3, [r0, #32]
 8008ed6:	b90b      	cbnz	r3, 8008edc <_vfiprintf_r+0x18>
 8008ed8:	f7ff fcbe 	bl	8008858 <__sinit>
 8008edc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ede:	07d9      	lsls	r1, r3, #31
 8008ee0:	d405      	bmi.n	8008eee <_vfiprintf_r+0x2a>
 8008ee2:	89ab      	ldrh	r3, [r5, #12]
 8008ee4:	059a      	lsls	r2, r3, #22
 8008ee6:	d402      	bmi.n	8008eee <_vfiprintf_r+0x2a>
 8008ee8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008eea:	f7ff feb9 	bl	8008c60 <__retarget_lock_acquire_recursive>
 8008eee:	89ab      	ldrh	r3, [r5, #12]
 8008ef0:	071b      	lsls	r3, r3, #28
 8008ef2:	d501      	bpl.n	8008ef8 <_vfiprintf_r+0x34>
 8008ef4:	692b      	ldr	r3, [r5, #16]
 8008ef6:	b99b      	cbnz	r3, 8008f20 <_vfiprintf_r+0x5c>
 8008ef8:	4629      	mov	r1, r5
 8008efa:	4630      	mov	r0, r6
 8008efc:	f7ff fdd0 	bl	8008aa0 <__swsetup_r>
 8008f00:	b170      	cbz	r0, 8008f20 <_vfiprintf_r+0x5c>
 8008f02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f04:	07dc      	lsls	r4, r3, #31
 8008f06:	d504      	bpl.n	8008f12 <_vfiprintf_r+0x4e>
 8008f08:	f04f 30ff 	mov.w	r0, #4294967295
 8008f0c:	b01d      	add	sp, #116	; 0x74
 8008f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f12:	89ab      	ldrh	r3, [r5, #12]
 8008f14:	0598      	lsls	r0, r3, #22
 8008f16:	d4f7      	bmi.n	8008f08 <_vfiprintf_r+0x44>
 8008f18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f1a:	f7ff fea2 	bl	8008c62 <__retarget_lock_release_recursive>
 8008f1e:	e7f3      	b.n	8008f08 <_vfiprintf_r+0x44>
 8008f20:	2300      	movs	r3, #0
 8008f22:	9309      	str	r3, [sp, #36]	; 0x24
 8008f24:	2320      	movs	r3, #32
 8008f26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f2e:	2330      	movs	r3, #48	; 0x30
 8008f30:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80090e4 <_vfiprintf_r+0x220>
 8008f34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008f38:	f04f 0901 	mov.w	r9, #1
 8008f3c:	4623      	mov	r3, r4
 8008f3e:	469a      	mov	sl, r3
 8008f40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f44:	b10a      	cbz	r2, 8008f4a <_vfiprintf_r+0x86>
 8008f46:	2a25      	cmp	r2, #37	; 0x25
 8008f48:	d1f9      	bne.n	8008f3e <_vfiprintf_r+0x7a>
 8008f4a:	ebba 0b04 	subs.w	fp, sl, r4
 8008f4e:	d00b      	beq.n	8008f68 <_vfiprintf_r+0xa4>
 8008f50:	465b      	mov	r3, fp
 8008f52:	4622      	mov	r2, r4
 8008f54:	4629      	mov	r1, r5
 8008f56:	4630      	mov	r0, r6
 8008f58:	f7ff ffa1 	bl	8008e9e <__sfputs_r>
 8008f5c:	3001      	adds	r0, #1
 8008f5e:	f000 80a9 	beq.w	80090b4 <_vfiprintf_r+0x1f0>
 8008f62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f64:	445a      	add	r2, fp
 8008f66:	9209      	str	r2, [sp, #36]	; 0x24
 8008f68:	f89a 3000 	ldrb.w	r3, [sl]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	f000 80a1 	beq.w	80090b4 <_vfiprintf_r+0x1f0>
 8008f72:	2300      	movs	r3, #0
 8008f74:	f04f 32ff 	mov.w	r2, #4294967295
 8008f78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f7c:	f10a 0a01 	add.w	sl, sl, #1
 8008f80:	9304      	str	r3, [sp, #16]
 8008f82:	9307      	str	r3, [sp, #28]
 8008f84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008f88:	931a      	str	r3, [sp, #104]	; 0x68
 8008f8a:	4654      	mov	r4, sl
 8008f8c:	2205      	movs	r2, #5
 8008f8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f92:	4854      	ldr	r0, [pc, #336]	; (80090e4 <_vfiprintf_r+0x220>)
 8008f94:	f7f7 f91c 	bl	80001d0 <memchr>
 8008f98:	9a04      	ldr	r2, [sp, #16]
 8008f9a:	b9d8      	cbnz	r0, 8008fd4 <_vfiprintf_r+0x110>
 8008f9c:	06d1      	lsls	r1, r2, #27
 8008f9e:	bf44      	itt	mi
 8008fa0:	2320      	movmi	r3, #32
 8008fa2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fa6:	0713      	lsls	r3, r2, #28
 8008fa8:	bf44      	itt	mi
 8008faa:	232b      	movmi	r3, #43	; 0x2b
 8008fac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fb0:	f89a 3000 	ldrb.w	r3, [sl]
 8008fb4:	2b2a      	cmp	r3, #42	; 0x2a
 8008fb6:	d015      	beq.n	8008fe4 <_vfiprintf_r+0x120>
 8008fb8:	9a07      	ldr	r2, [sp, #28]
 8008fba:	4654      	mov	r4, sl
 8008fbc:	2000      	movs	r0, #0
 8008fbe:	f04f 0c0a 	mov.w	ip, #10
 8008fc2:	4621      	mov	r1, r4
 8008fc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fc8:	3b30      	subs	r3, #48	; 0x30
 8008fca:	2b09      	cmp	r3, #9
 8008fcc:	d94d      	bls.n	800906a <_vfiprintf_r+0x1a6>
 8008fce:	b1b0      	cbz	r0, 8008ffe <_vfiprintf_r+0x13a>
 8008fd0:	9207      	str	r2, [sp, #28]
 8008fd2:	e014      	b.n	8008ffe <_vfiprintf_r+0x13a>
 8008fd4:	eba0 0308 	sub.w	r3, r0, r8
 8008fd8:	fa09 f303 	lsl.w	r3, r9, r3
 8008fdc:	4313      	orrs	r3, r2
 8008fde:	9304      	str	r3, [sp, #16]
 8008fe0:	46a2      	mov	sl, r4
 8008fe2:	e7d2      	b.n	8008f8a <_vfiprintf_r+0xc6>
 8008fe4:	9b03      	ldr	r3, [sp, #12]
 8008fe6:	1d19      	adds	r1, r3, #4
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	9103      	str	r1, [sp, #12]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	bfbb      	ittet	lt
 8008ff0:	425b      	neglt	r3, r3
 8008ff2:	f042 0202 	orrlt.w	r2, r2, #2
 8008ff6:	9307      	strge	r3, [sp, #28]
 8008ff8:	9307      	strlt	r3, [sp, #28]
 8008ffa:	bfb8      	it	lt
 8008ffc:	9204      	strlt	r2, [sp, #16]
 8008ffe:	7823      	ldrb	r3, [r4, #0]
 8009000:	2b2e      	cmp	r3, #46	; 0x2e
 8009002:	d10c      	bne.n	800901e <_vfiprintf_r+0x15a>
 8009004:	7863      	ldrb	r3, [r4, #1]
 8009006:	2b2a      	cmp	r3, #42	; 0x2a
 8009008:	d134      	bne.n	8009074 <_vfiprintf_r+0x1b0>
 800900a:	9b03      	ldr	r3, [sp, #12]
 800900c:	1d1a      	adds	r2, r3, #4
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	9203      	str	r2, [sp, #12]
 8009012:	2b00      	cmp	r3, #0
 8009014:	bfb8      	it	lt
 8009016:	f04f 33ff 	movlt.w	r3, #4294967295
 800901a:	3402      	adds	r4, #2
 800901c:	9305      	str	r3, [sp, #20]
 800901e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80090f4 <_vfiprintf_r+0x230>
 8009022:	7821      	ldrb	r1, [r4, #0]
 8009024:	2203      	movs	r2, #3
 8009026:	4650      	mov	r0, sl
 8009028:	f7f7 f8d2 	bl	80001d0 <memchr>
 800902c:	b138      	cbz	r0, 800903e <_vfiprintf_r+0x17a>
 800902e:	9b04      	ldr	r3, [sp, #16]
 8009030:	eba0 000a 	sub.w	r0, r0, sl
 8009034:	2240      	movs	r2, #64	; 0x40
 8009036:	4082      	lsls	r2, r0
 8009038:	4313      	orrs	r3, r2
 800903a:	3401      	adds	r4, #1
 800903c:	9304      	str	r3, [sp, #16]
 800903e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009042:	4829      	ldr	r0, [pc, #164]	; (80090e8 <_vfiprintf_r+0x224>)
 8009044:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009048:	2206      	movs	r2, #6
 800904a:	f7f7 f8c1 	bl	80001d0 <memchr>
 800904e:	2800      	cmp	r0, #0
 8009050:	d03f      	beq.n	80090d2 <_vfiprintf_r+0x20e>
 8009052:	4b26      	ldr	r3, [pc, #152]	; (80090ec <_vfiprintf_r+0x228>)
 8009054:	bb1b      	cbnz	r3, 800909e <_vfiprintf_r+0x1da>
 8009056:	9b03      	ldr	r3, [sp, #12]
 8009058:	3307      	adds	r3, #7
 800905a:	f023 0307 	bic.w	r3, r3, #7
 800905e:	3308      	adds	r3, #8
 8009060:	9303      	str	r3, [sp, #12]
 8009062:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009064:	443b      	add	r3, r7
 8009066:	9309      	str	r3, [sp, #36]	; 0x24
 8009068:	e768      	b.n	8008f3c <_vfiprintf_r+0x78>
 800906a:	fb0c 3202 	mla	r2, ip, r2, r3
 800906e:	460c      	mov	r4, r1
 8009070:	2001      	movs	r0, #1
 8009072:	e7a6      	b.n	8008fc2 <_vfiprintf_r+0xfe>
 8009074:	2300      	movs	r3, #0
 8009076:	3401      	adds	r4, #1
 8009078:	9305      	str	r3, [sp, #20]
 800907a:	4619      	mov	r1, r3
 800907c:	f04f 0c0a 	mov.w	ip, #10
 8009080:	4620      	mov	r0, r4
 8009082:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009086:	3a30      	subs	r2, #48	; 0x30
 8009088:	2a09      	cmp	r2, #9
 800908a:	d903      	bls.n	8009094 <_vfiprintf_r+0x1d0>
 800908c:	2b00      	cmp	r3, #0
 800908e:	d0c6      	beq.n	800901e <_vfiprintf_r+0x15a>
 8009090:	9105      	str	r1, [sp, #20]
 8009092:	e7c4      	b.n	800901e <_vfiprintf_r+0x15a>
 8009094:	fb0c 2101 	mla	r1, ip, r1, r2
 8009098:	4604      	mov	r4, r0
 800909a:	2301      	movs	r3, #1
 800909c:	e7f0      	b.n	8009080 <_vfiprintf_r+0x1bc>
 800909e:	ab03      	add	r3, sp, #12
 80090a0:	9300      	str	r3, [sp, #0]
 80090a2:	462a      	mov	r2, r5
 80090a4:	4b12      	ldr	r3, [pc, #72]	; (80090f0 <_vfiprintf_r+0x22c>)
 80090a6:	a904      	add	r1, sp, #16
 80090a8:	4630      	mov	r0, r6
 80090aa:	f3af 8000 	nop.w
 80090ae:	4607      	mov	r7, r0
 80090b0:	1c78      	adds	r0, r7, #1
 80090b2:	d1d6      	bne.n	8009062 <_vfiprintf_r+0x19e>
 80090b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80090b6:	07d9      	lsls	r1, r3, #31
 80090b8:	d405      	bmi.n	80090c6 <_vfiprintf_r+0x202>
 80090ba:	89ab      	ldrh	r3, [r5, #12]
 80090bc:	059a      	lsls	r2, r3, #22
 80090be:	d402      	bmi.n	80090c6 <_vfiprintf_r+0x202>
 80090c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80090c2:	f7ff fdce 	bl	8008c62 <__retarget_lock_release_recursive>
 80090c6:	89ab      	ldrh	r3, [r5, #12]
 80090c8:	065b      	lsls	r3, r3, #25
 80090ca:	f53f af1d 	bmi.w	8008f08 <_vfiprintf_r+0x44>
 80090ce:	9809      	ldr	r0, [sp, #36]	; 0x24
 80090d0:	e71c      	b.n	8008f0c <_vfiprintf_r+0x48>
 80090d2:	ab03      	add	r3, sp, #12
 80090d4:	9300      	str	r3, [sp, #0]
 80090d6:	462a      	mov	r2, r5
 80090d8:	4b05      	ldr	r3, [pc, #20]	; (80090f0 <_vfiprintf_r+0x22c>)
 80090da:	a904      	add	r1, sp, #16
 80090dc:	4630      	mov	r0, r6
 80090de:	f000 f879 	bl	80091d4 <_printf_i>
 80090e2:	e7e4      	b.n	80090ae <_vfiprintf_r+0x1ea>
 80090e4:	08009e68 	.word	0x08009e68
 80090e8:	08009e72 	.word	0x08009e72
 80090ec:	00000000 	.word	0x00000000
 80090f0:	08008e9f 	.word	0x08008e9f
 80090f4:	08009e6e 	.word	0x08009e6e

080090f8 <_printf_common>:
 80090f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090fc:	4616      	mov	r6, r2
 80090fe:	4699      	mov	r9, r3
 8009100:	688a      	ldr	r2, [r1, #8]
 8009102:	690b      	ldr	r3, [r1, #16]
 8009104:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009108:	4293      	cmp	r3, r2
 800910a:	bfb8      	it	lt
 800910c:	4613      	movlt	r3, r2
 800910e:	6033      	str	r3, [r6, #0]
 8009110:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009114:	4607      	mov	r7, r0
 8009116:	460c      	mov	r4, r1
 8009118:	b10a      	cbz	r2, 800911e <_printf_common+0x26>
 800911a:	3301      	adds	r3, #1
 800911c:	6033      	str	r3, [r6, #0]
 800911e:	6823      	ldr	r3, [r4, #0]
 8009120:	0699      	lsls	r1, r3, #26
 8009122:	bf42      	ittt	mi
 8009124:	6833      	ldrmi	r3, [r6, #0]
 8009126:	3302      	addmi	r3, #2
 8009128:	6033      	strmi	r3, [r6, #0]
 800912a:	6825      	ldr	r5, [r4, #0]
 800912c:	f015 0506 	ands.w	r5, r5, #6
 8009130:	d106      	bne.n	8009140 <_printf_common+0x48>
 8009132:	f104 0a19 	add.w	sl, r4, #25
 8009136:	68e3      	ldr	r3, [r4, #12]
 8009138:	6832      	ldr	r2, [r6, #0]
 800913a:	1a9b      	subs	r3, r3, r2
 800913c:	42ab      	cmp	r3, r5
 800913e:	dc26      	bgt.n	800918e <_printf_common+0x96>
 8009140:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009144:	1e13      	subs	r3, r2, #0
 8009146:	6822      	ldr	r2, [r4, #0]
 8009148:	bf18      	it	ne
 800914a:	2301      	movne	r3, #1
 800914c:	0692      	lsls	r2, r2, #26
 800914e:	d42b      	bmi.n	80091a8 <_printf_common+0xb0>
 8009150:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009154:	4649      	mov	r1, r9
 8009156:	4638      	mov	r0, r7
 8009158:	47c0      	blx	r8
 800915a:	3001      	adds	r0, #1
 800915c:	d01e      	beq.n	800919c <_printf_common+0xa4>
 800915e:	6823      	ldr	r3, [r4, #0]
 8009160:	6922      	ldr	r2, [r4, #16]
 8009162:	f003 0306 	and.w	r3, r3, #6
 8009166:	2b04      	cmp	r3, #4
 8009168:	bf02      	ittt	eq
 800916a:	68e5      	ldreq	r5, [r4, #12]
 800916c:	6833      	ldreq	r3, [r6, #0]
 800916e:	1aed      	subeq	r5, r5, r3
 8009170:	68a3      	ldr	r3, [r4, #8]
 8009172:	bf0c      	ite	eq
 8009174:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009178:	2500      	movne	r5, #0
 800917a:	4293      	cmp	r3, r2
 800917c:	bfc4      	itt	gt
 800917e:	1a9b      	subgt	r3, r3, r2
 8009180:	18ed      	addgt	r5, r5, r3
 8009182:	2600      	movs	r6, #0
 8009184:	341a      	adds	r4, #26
 8009186:	42b5      	cmp	r5, r6
 8009188:	d11a      	bne.n	80091c0 <_printf_common+0xc8>
 800918a:	2000      	movs	r0, #0
 800918c:	e008      	b.n	80091a0 <_printf_common+0xa8>
 800918e:	2301      	movs	r3, #1
 8009190:	4652      	mov	r2, sl
 8009192:	4649      	mov	r1, r9
 8009194:	4638      	mov	r0, r7
 8009196:	47c0      	blx	r8
 8009198:	3001      	adds	r0, #1
 800919a:	d103      	bne.n	80091a4 <_printf_common+0xac>
 800919c:	f04f 30ff 	mov.w	r0, #4294967295
 80091a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091a4:	3501      	adds	r5, #1
 80091a6:	e7c6      	b.n	8009136 <_printf_common+0x3e>
 80091a8:	18e1      	adds	r1, r4, r3
 80091aa:	1c5a      	adds	r2, r3, #1
 80091ac:	2030      	movs	r0, #48	; 0x30
 80091ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80091b2:	4422      	add	r2, r4
 80091b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80091b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80091bc:	3302      	adds	r3, #2
 80091be:	e7c7      	b.n	8009150 <_printf_common+0x58>
 80091c0:	2301      	movs	r3, #1
 80091c2:	4622      	mov	r2, r4
 80091c4:	4649      	mov	r1, r9
 80091c6:	4638      	mov	r0, r7
 80091c8:	47c0      	blx	r8
 80091ca:	3001      	adds	r0, #1
 80091cc:	d0e6      	beq.n	800919c <_printf_common+0xa4>
 80091ce:	3601      	adds	r6, #1
 80091d0:	e7d9      	b.n	8009186 <_printf_common+0x8e>
	...

080091d4 <_printf_i>:
 80091d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80091d8:	7e0f      	ldrb	r7, [r1, #24]
 80091da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80091dc:	2f78      	cmp	r7, #120	; 0x78
 80091de:	4691      	mov	r9, r2
 80091e0:	4680      	mov	r8, r0
 80091e2:	460c      	mov	r4, r1
 80091e4:	469a      	mov	sl, r3
 80091e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80091ea:	d807      	bhi.n	80091fc <_printf_i+0x28>
 80091ec:	2f62      	cmp	r7, #98	; 0x62
 80091ee:	d80a      	bhi.n	8009206 <_printf_i+0x32>
 80091f0:	2f00      	cmp	r7, #0
 80091f2:	f000 80d4 	beq.w	800939e <_printf_i+0x1ca>
 80091f6:	2f58      	cmp	r7, #88	; 0x58
 80091f8:	f000 80c0 	beq.w	800937c <_printf_i+0x1a8>
 80091fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009200:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009204:	e03a      	b.n	800927c <_printf_i+0xa8>
 8009206:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800920a:	2b15      	cmp	r3, #21
 800920c:	d8f6      	bhi.n	80091fc <_printf_i+0x28>
 800920e:	a101      	add	r1, pc, #4	; (adr r1, 8009214 <_printf_i+0x40>)
 8009210:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009214:	0800926d 	.word	0x0800926d
 8009218:	08009281 	.word	0x08009281
 800921c:	080091fd 	.word	0x080091fd
 8009220:	080091fd 	.word	0x080091fd
 8009224:	080091fd 	.word	0x080091fd
 8009228:	080091fd 	.word	0x080091fd
 800922c:	08009281 	.word	0x08009281
 8009230:	080091fd 	.word	0x080091fd
 8009234:	080091fd 	.word	0x080091fd
 8009238:	080091fd 	.word	0x080091fd
 800923c:	080091fd 	.word	0x080091fd
 8009240:	08009385 	.word	0x08009385
 8009244:	080092ad 	.word	0x080092ad
 8009248:	0800933f 	.word	0x0800933f
 800924c:	080091fd 	.word	0x080091fd
 8009250:	080091fd 	.word	0x080091fd
 8009254:	080093a7 	.word	0x080093a7
 8009258:	080091fd 	.word	0x080091fd
 800925c:	080092ad 	.word	0x080092ad
 8009260:	080091fd 	.word	0x080091fd
 8009264:	080091fd 	.word	0x080091fd
 8009268:	08009347 	.word	0x08009347
 800926c:	682b      	ldr	r3, [r5, #0]
 800926e:	1d1a      	adds	r2, r3, #4
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	602a      	str	r2, [r5, #0]
 8009274:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009278:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800927c:	2301      	movs	r3, #1
 800927e:	e09f      	b.n	80093c0 <_printf_i+0x1ec>
 8009280:	6820      	ldr	r0, [r4, #0]
 8009282:	682b      	ldr	r3, [r5, #0]
 8009284:	0607      	lsls	r7, r0, #24
 8009286:	f103 0104 	add.w	r1, r3, #4
 800928a:	6029      	str	r1, [r5, #0]
 800928c:	d501      	bpl.n	8009292 <_printf_i+0xbe>
 800928e:	681e      	ldr	r6, [r3, #0]
 8009290:	e003      	b.n	800929a <_printf_i+0xc6>
 8009292:	0646      	lsls	r6, r0, #25
 8009294:	d5fb      	bpl.n	800928e <_printf_i+0xba>
 8009296:	f9b3 6000 	ldrsh.w	r6, [r3]
 800929a:	2e00      	cmp	r6, #0
 800929c:	da03      	bge.n	80092a6 <_printf_i+0xd2>
 800929e:	232d      	movs	r3, #45	; 0x2d
 80092a0:	4276      	negs	r6, r6
 80092a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80092a6:	485a      	ldr	r0, [pc, #360]	; (8009410 <_printf_i+0x23c>)
 80092a8:	230a      	movs	r3, #10
 80092aa:	e012      	b.n	80092d2 <_printf_i+0xfe>
 80092ac:	682b      	ldr	r3, [r5, #0]
 80092ae:	6820      	ldr	r0, [r4, #0]
 80092b0:	1d19      	adds	r1, r3, #4
 80092b2:	6029      	str	r1, [r5, #0]
 80092b4:	0605      	lsls	r5, r0, #24
 80092b6:	d501      	bpl.n	80092bc <_printf_i+0xe8>
 80092b8:	681e      	ldr	r6, [r3, #0]
 80092ba:	e002      	b.n	80092c2 <_printf_i+0xee>
 80092bc:	0641      	lsls	r1, r0, #25
 80092be:	d5fb      	bpl.n	80092b8 <_printf_i+0xe4>
 80092c0:	881e      	ldrh	r6, [r3, #0]
 80092c2:	4853      	ldr	r0, [pc, #332]	; (8009410 <_printf_i+0x23c>)
 80092c4:	2f6f      	cmp	r7, #111	; 0x6f
 80092c6:	bf0c      	ite	eq
 80092c8:	2308      	moveq	r3, #8
 80092ca:	230a      	movne	r3, #10
 80092cc:	2100      	movs	r1, #0
 80092ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80092d2:	6865      	ldr	r5, [r4, #4]
 80092d4:	60a5      	str	r5, [r4, #8]
 80092d6:	2d00      	cmp	r5, #0
 80092d8:	bfa2      	ittt	ge
 80092da:	6821      	ldrge	r1, [r4, #0]
 80092dc:	f021 0104 	bicge.w	r1, r1, #4
 80092e0:	6021      	strge	r1, [r4, #0]
 80092e2:	b90e      	cbnz	r6, 80092e8 <_printf_i+0x114>
 80092e4:	2d00      	cmp	r5, #0
 80092e6:	d04b      	beq.n	8009380 <_printf_i+0x1ac>
 80092e8:	4615      	mov	r5, r2
 80092ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80092ee:	fb03 6711 	mls	r7, r3, r1, r6
 80092f2:	5dc7      	ldrb	r7, [r0, r7]
 80092f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80092f8:	4637      	mov	r7, r6
 80092fa:	42bb      	cmp	r3, r7
 80092fc:	460e      	mov	r6, r1
 80092fe:	d9f4      	bls.n	80092ea <_printf_i+0x116>
 8009300:	2b08      	cmp	r3, #8
 8009302:	d10b      	bne.n	800931c <_printf_i+0x148>
 8009304:	6823      	ldr	r3, [r4, #0]
 8009306:	07de      	lsls	r6, r3, #31
 8009308:	d508      	bpl.n	800931c <_printf_i+0x148>
 800930a:	6923      	ldr	r3, [r4, #16]
 800930c:	6861      	ldr	r1, [r4, #4]
 800930e:	4299      	cmp	r1, r3
 8009310:	bfde      	ittt	le
 8009312:	2330      	movle	r3, #48	; 0x30
 8009314:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009318:	f105 35ff 	addle.w	r5, r5, #4294967295
 800931c:	1b52      	subs	r2, r2, r5
 800931e:	6122      	str	r2, [r4, #16]
 8009320:	f8cd a000 	str.w	sl, [sp]
 8009324:	464b      	mov	r3, r9
 8009326:	aa03      	add	r2, sp, #12
 8009328:	4621      	mov	r1, r4
 800932a:	4640      	mov	r0, r8
 800932c:	f7ff fee4 	bl	80090f8 <_printf_common>
 8009330:	3001      	adds	r0, #1
 8009332:	d14a      	bne.n	80093ca <_printf_i+0x1f6>
 8009334:	f04f 30ff 	mov.w	r0, #4294967295
 8009338:	b004      	add	sp, #16
 800933a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800933e:	6823      	ldr	r3, [r4, #0]
 8009340:	f043 0320 	orr.w	r3, r3, #32
 8009344:	6023      	str	r3, [r4, #0]
 8009346:	4833      	ldr	r0, [pc, #204]	; (8009414 <_printf_i+0x240>)
 8009348:	2778      	movs	r7, #120	; 0x78
 800934a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800934e:	6823      	ldr	r3, [r4, #0]
 8009350:	6829      	ldr	r1, [r5, #0]
 8009352:	061f      	lsls	r7, r3, #24
 8009354:	f851 6b04 	ldr.w	r6, [r1], #4
 8009358:	d402      	bmi.n	8009360 <_printf_i+0x18c>
 800935a:	065f      	lsls	r7, r3, #25
 800935c:	bf48      	it	mi
 800935e:	b2b6      	uxthmi	r6, r6
 8009360:	07df      	lsls	r7, r3, #31
 8009362:	bf48      	it	mi
 8009364:	f043 0320 	orrmi.w	r3, r3, #32
 8009368:	6029      	str	r1, [r5, #0]
 800936a:	bf48      	it	mi
 800936c:	6023      	strmi	r3, [r4, #0]
 800936e:	b91e      	cbnz	r6, 8009378 <_printf_i+0x1a4>
 8009370:	6823      	ldr	r3, [r4, #0]
 8009372:	f023 0320 	bic.w	r3, r3, #32
 8009376:	6023      	str	r3, [r4, #0]
 8009378:	2310      	movs	r3, #16
 800937a:	e7a7      	b.n	80092cc <_printf_i+0xf8>
 800937c:	4824      	ldr	r0, [pc, #144]	; (8009410 <_printf_i+0x23c>)
 800937e:	e7e4      	b.n	800934a <_printf_i+0x176>
 8009380:	4615      	mov	r5, r2
 8009382:	e7bd      	b.n	8009300 <_printf_i+0x12c>
 8009384:	682b      	ldr	r3, [r5, #0]
 8009386:	6826      	ldr	r6, [r4, #0]
 8009388:	6961      	ldr	r1, [r4, #20]
 800938a:	1d18      	adds	r0, r3, #4
 800938c:	6028      	str	r0, [r5, #0]
 800938e:	0635      	lsls	r5, r6, #24
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	d501      	bpl.n	8009398 <_printf_i+0x1c4>
 8009394:	6019      	str	r1, [r3, #0]
 8009396:	e002      	b.n	800939e <_printf_i+0x1ca>
 8009398:	0670      	lsls	r0, r6, #25
 800939a:	d5fb      	bpl.n	8009394 <_printf_i+0x1c0>
 800939c:	8019      	strh	r1, [r3, #0]
 800939e:	2300      	movs	r3, #0
 80093a0:	6123      	str	r3, [r4, #16]
 80093a2:	4615      	mov	r5, r2
 80093a4:	e7bc      	b.n	8009320 <_printf_i+0x14c>
 80093a6:	682b      	ldr	r3, [r5, #0]
 80093a8:	1d1a      	adds	r2, r3, #4
 80093aa:	602a      	str	r2, [r5, #0]
 80093ac:	681d      	ldr	r5, [r3, #0]
 80093ae:	6862      	ldr	r2, [r4, #4]
 80093b0:	2100      	movs	r1, #0
 80093b2:	4628      	mov	r0, r5
 80093b4:	f7f6 ff0c 	bl	80001d0 <memchr>
 80093b8:	b108      	cbz	r0, 80093be <_printf_i+0x1ea>
 80093ba:	1b40      	subs	r0, r0, r5
 80093bc:	6060      	str	r0, [r4, #4]
 80093be:	6863      	ldr	r3, [r4, #4]
 80093c0:	6123      	str	r3, [r4, #16]
 80093c2:	2300      	movs	r3, #0
 80093c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80093c8:	e7aa      	b.n	8009320 <_printf_i+0x14c>
 80093ca:	6923      	ldr	r3, [r4, #16]
 80093cc:	462a      	mov	r2, r5
 80093ce:	4649      	mov	r1, r9
 80093d0:	4640      	mov	r0, r8
 80093d2:	47d0      	blx	sl
 80093d4:	3001      	adds	r0, #1
 80093d6:	d0ad      	beq.n	8009334 <_printf_i+0x160>
 80093d8:	6823      	ldr	r3, [r4, #0]
 80093da:	079b      	lsls	r3, r3, #30
 80093dc:	d413      	bmi.n	8009406 <_printf_i+0x232>
 80093de:	68e0      	ldr	r0, [r4, #12]
 80093e0:	9b03      	ldr	r3, [sp, #12]
 80093e2:	4298      	cmp	r0, r3
 80093e4:	bfb8      	it	lt
 80093e6:	4618      	movlt	r0, r3
 80093e8:	e7a6      	b.n	8009338 <_printf_i+0x164>
 80093ea:	2301      	movs	r3, #1
 80093ec:	4632      	mov	r2, r6
 80093ee:	4649      	mov	r1, r9
 80093f0:	4640      	mov	r0, r8
 80093f2:	47d0      	blx	sl
 80093f4:	3001      	adds	r0, #1
 80093f6:	d09d      	beq.n	8009334 <_printf_i+0x160>
 80093f8:	3501      	adds	r5, #1
 80093fa:	68e3      	ldr	r3, [r4, #12]
 80093fc:	9903      	ldr	r1, [sp, #12]
 80093fe:	1a5b      	subs	r3, r3, r1
 8009400:	42ab      	cmp	r3, r5
 8009402:	dcf2      	bgt.n	80093ea <_printf_i+0x216>
 8009404:	e7eb      	b.n	80093de <_printf_i+0x20a>
 8009406:	2500      	movs	r5, #0
 8009408:	f104 0619 	add.w	r6, r4, #25
 800940c:	e7f5      	b.n	80093fa <_printf_i+0x226>
 800940e:	bf00      	nop
 8009410:	08009e79 	.word	0x08009e79
 8009414:	08009e8a 	.word	0x08009e8a

08009418 <__sflush_r>:
 8009418:	898a      	ldrh	r2, [r1, #12]
 800941a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800941e:	4605      	mov	r5, r0
 8009420:	0710      	lsls	r0, r2, #28
 8009422:	460c      	mov	r4, r1
 8009424:	d458      	bmi.n	80094d8 <__sflush_r+0xc0>
 8009426:	684b      	ldr	r3, [r1, #4]
 8009428:	2b00      	cmp	r3, #0
 800942a:	dc05      	bgt.n	8009438 <__sflush_r+0x20>
 800942c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800942e:	2b00      	cmp	r3, #0
 8009430:	dc02      	bgt.n	8009438 <__sflush_r+0x20>
 8009432:	2000      	movs	r0, #0
 8009434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009438:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800943a:	2e00      	cmp	r6, #0
 800943c:	d0f9      	beq.n	8009432 <__sflush_r+0x1a>
 800943e:	2300      	movs	r3, #0
 8009440:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009444:	682f      	ldr	r7, [r5, #0]
 8009446:	6a21      	ldr	r1, [r4, #32]
 8009448:	602b      	str	r3, [r5, #0]
 800944a:	d032      	beq.n	80094b2 <__sflush_r+0x9a>
 800944c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800944e:	89a3      	ldrh	r3, [r4, #12]
 8009450:	075a      	lsls	r2, r3, #29
 8009452:	d505      	bpl.n	8009460 <__sflush_r+0x48>
 8009454:	6863      	ldr	r3, [r4, #4]
 8009456:	1ac0      	subs	r0, r0, r3
 8009458:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800945a:	b10b      	cbz	r3, 8009460 <__sflush_r+0x48>
 800945c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800945e:	1ac0      	subs	r0, r0, r3
 8009460:	2300      	movs	r3, #0
 8009462:	4602      	mov	r2, r0
 8009464:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009466:	6a21      	ldr	r1, [r4, #32]
 8009468:	4628      	mov	r0, r5
 800946a:	47b0      	blx	r6
 800946c:	1c43      	adds	r3, r0, #1
 800946e:	89a3      	ldrh	r3, [r4, #12]
 8009470:	d106      	bne.n	8009480 <__sflush_r+0x68>
 8009472:	6829      	ldr	r1, [r5, #0]
 8009474:	291d      	cmp	r1, #29
 8009476:	d82b      	bhi.n	80094d0 <__sflush_r+0xb8>
 8009478:	4a29      	ldr	r2, [pc, #164]	; (8009520 <__sflush_r+0x108>)
 800947a:	410a      	asrs	r2, r1
 800947c:	07d6      	lsls	r6, r2, #31
 800947e:	d427      	bmi.n	80094d0 <__sflush_r+0xb8>
 8009480:	2200      	movs	r2, #0
 8009482:	6062      	str	r2, [r4, #4]
 8009484:	04d9      	lsls	r1, r3, #19
 8009486:	6922      	ldr	r2, [r4, #16]
 8009488:	6022      	str	r2, [r4, #0]
 800948a:	d504      	bpl.n	8009496 <__sflush_r+0x7e>
 800948c:	1c42      	adds	r2, r0, #1
 800948e:	d101      	bne.n	8009494 <__sflush_r+0x7c>
 8009490:	682b      	ldr	r3, [r5, #0]
 8009492:	b903      	cbnz	r3, 8009496 <__sflush_r+0x7e>
 8009494:	6560      	str	r0, [r4, #84]	; 0x54
 8009496:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009498:	602f      	str	r7, [r5, #0]
 800949a:	2900      	cmp	r1, #0
 800949c:	d0c9      	beq.n	8009432 <__sflush_r+0x1a>
 800949e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80094a2:	4299      	cmp	r1, r3
 80094a4:	d002      	beq.n	80094ac <__sflush_r+0x94>
 80094a6:	4628      	mov	r0, r5
 80094a8:	f7ff fbea 	bl	8008c80 <_free_r>
 80094ac:	2000      	movs	r0, #0
 80094ae:	6360      	str	r0, [r4, #52]	; 0x34
 80094b0:	e7c0      	b.n	8009434 <__sflush_r+0x1c>
 80094b2:	2301      	movs	r3, #1
 80094b4:	4628      	mov	r0, r5
 80094b6:	47b0      	blx	r6
 80094b8:	1c41      	adds	r1, r0, #1
 80094ba:	d1c8      	bne.n	800944e <__sflush_r+0x36>
 80094bc:	682b      	ldr	r3, [r5, #0]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d0c5      	beq.n	800944e <__sflush_r+0x36>
 80094c2:	2b1d      	cmp	r3, #29
 80094c4:	d001      	beq.n	80094ca <__sflush_r+0xb2>
 80094c6:	2b16      	cmp	r3, #22
 80094c8:	d101      	bne.n	80094ce <__sflush_r+0xb6>
 80094ca:	602f      	str	r7, [r5, #0]
 80094cc:	e7b1      	b.n	8009432 <__sflush_r+0x1a>
 80094ce:	89a3      	ldrh	r3, [r4, #12]
 80094d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094d4:	81a3      	strh	r3, [r4, #12]
 80094d6:	e7ad      	b.n	8009434 <__sflush_r+0x1c>
 80094d8:	690f      	ldr	r7, [r1, #16]
 80094da:	2f00      	cmp	r7, #0
 80094dc:	d0a9      	beq.n	8009432 <__sflush_r+0x1a>
 80094de:	0793      	lsls	r3, r2, #30
 80094e0:	680e      	ldr	r6, [r1, #0]
 80094e2:	bf08      	it	eq
 80094e4:	694b      	ldreq	r3, [r1, #20]
 80094e6:	600f      	str	r7, [r1, #0]
 80094e8:	bf18      	it	ne
 80094ea:	2300      	movne	r3, #0
 80094ec:	eba6 0807 	sub.w	r8, r6, r7
 80094f0:	608b      	str	r3, [r1, #8]
 80094f2:	f1b8 0f00 	cmp.w	r8, #0
 80094f6:	dd9c      	ble.n	8009432 <__sflush_r+0x1a>
 80094f8:	6a21      	ldr	r1, [r4, #32]
 80094fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80094fc:	4643      	mov	r3, r8
 80094fe:	463a      	mov	r2, r7
 8009500:	4628      	mov	r0, r5
 8009502:	47b0      	blx	r6
 8009504:	2800      	cmp	r0, #0
 8009506:	dc06      	bgt.n	8009516 <__sflush_r+0xfe>
 8009508:	89a3      	ldrh	r3, [r4, #12]
 800950a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800950e:	81a3      	strh	r3, [r4, #12]
 8009510:	f04f 30ff 	mov.w	r0, #4294967295
 8009514:	e78e      	b.n	8009434 <__sflush_r+0x1c>
 8009516:	4407      	add	r7, r0
 8009518:	eba8 0800 	sub.w	r8, r8, r0
 800951c:	e7e9      	b.n	80094f2 <__sflush_r+0xda>
 800951e:	bf00      	nop
 8009520:	dfbffffe 	.word	0xdfbffffe

08009524 <_fflush_r>:
 8009524:	b538      	push	{r3, r4, r5, lr}
 8009526:	690b      	ldr	r3, [r1, #16]
 8009528:	4605      	mov	r5, r0
 800952a:	460c      	mov	r4, r1
 800952c:	b913      	cbnz	r3, 8009534 <_fflush_r+0x10>
 800952e:	2500      	movs	r5, #0
 8009530:	4628      	mov	r0, r5
 8009532:	bd38      	pop	{r3, r4, r5, pc}
 8009534:	b118      	cbz	r0, 800953e <_fflush_r+0x1a>
 8009536:	6a03      	ldr	r3, [r0, #32]
 8009538:	b90b      	cbnz	r3, 800953e <_fflush_r+0x1a>
 800953a:	f7ff f98d 	bl	8008858 <__sinit>
 800953e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d0f3      	beq.n	800952e <_fflush_r+0xa>
 8009546:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009548:	07d0      	lsls	r0, r2, #31
 800954a:	d404      	bmi.n	8009556 <_fflush_r+0x32>
 800954c:	0599      	lsls	r1, r3, #22
 800954e:	d402      	bmi.n	8009556 <_fflush_r+0x32>
 8009550:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009552:	f7ff fb85 	bl	8008c60 <__retarget_lock_acquire_recursive>
 8009556:	4628      	mov	r0, r5
 8009558:	4621      	mov	r1, r4
 800955a:	f7ff ff5d 	bl	8009418 <__sflush_r>
 800955e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009560:	07da      	lsls	r2, r3, #31
 8009562:	4605      	mov	r5, r0
 8009564:	d4e4      	bmi.n	8009530 <_fflush_r+0xc>
 8009566:	89a3      	ldrh	r3, [r4, #12]
 8009568:	059b      	lsls	r3, r3, #22
 800956a:	d4e1      	bmi.n	8009530 <_fflush_r+0xc>
 800956c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800956e:	f7ff fb78 	bl	8008c62 <__retarget_lock_release_recursive>
 8009572:	e7dd      	b.n	8009530 <_fflush_r+0xc>

08009574 <__swhatbuf_r>:
 8009574:	b570      	push	{r4, r5, r6, lr}
 8009576:	460c      	mov	r4, r1
 8009578:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800957c:	2900      	cmp	r1, #0
 800957e:	b096      	sub	sp, #88	; 0x58
 8009580:	4615      	mov	r5, r2
 8009582:	461e      	mov	r6, r3
 8009584:	da0d      	bge.n	80095a2 <__swhatbuf_r+0x2e>
 8009586:	89a3      	ldrh	r3, [r4, #12]
 8009588:	f013 0f80 	tst.w	r3, #128	; 0x80
 800958c:	f04f 0100 	mov.w	r1, #0
 8009590:	bf0c      	ite	eq
 8009592:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009596:	2340      	movne	r3, #64	; 0x40
 8009598:	2000      	movs	r0, #0
 800959a:	6031      	str	r1, [r6, #0]
 800959c:	602b      	str	r3, [r5, #0]
 800959e:	b016      	add	sp, #88	; 0x58
 80095a0:	bd70      	pop	{r4, r5, r6, pc}
 80095a2:	466a      	mov	r2, sp
 80095a4:	f000 f848 	bl	8009638 <_fstat_r>
 80095a8:	2800      	cmp	r0, #0
 80095aa:	dbec      	blt.n	8009586 <__swhatbuf_r+0x12>
 80095ac:	9901      	ldr	r1, [sp, #4]
 80095ae:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80095b2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80095b6:	4259      	negs	r1, r3
 80095b8:	4159      	adcs	r1, r3
 80095ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095be:	e7eb      	b.n	8009598 <__swhatbuf_r+0x24>

080095c0 <__smakebuf_r>:
 80095c0:	898b      	ldrh	r3, [r1, #12]
 80095c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80095c4:	079d      	lsls	r5, r3, #30
 80095c6:	4606      	mov	r6, r0
 80095c8:	460c      	mov	r4, r1
 80095ca:	d507      	bpl.n	80095dc <__smakebuf_r+0x1c>
 80095cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80095d0:	6023      	str	r3, [r4, #0]
 80095d2:	6123      	str	r3, [r4, #16]
 80095d4:	2301      	movs	r3, #1
 80095d6:	6163      	str	r3, [r4, #20]
 80095d8:	b002      	add	sp, #8
 80095da:	bd70      	pop	{r4, r5, r6, pc}
 80095dc:	ab01      	add	r3, sp, #4
 80095de:	466a      	mov	r2, sp
 80095e0:	f7ff ffc8 	bl	8009574 <__swhatbuf_r>
 80095e4:	9900      	ldr	r1, [sp, #0]
 80095e6:	4605      	mov	r5, r0
 80095e8:	4630      	mov	r0, r6
 80095ea:	f7ff fbb5 	bl	8008d58 <_malloc_r>
 80095ee:	b948      	cbnz	r0, 8009604 <__smakebuf_r+0x44>
 80095f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095f4:	059a      	lsls	r2, r3, #22
 80095f6:	d4ef      	bmi.n	80095d8 <__smakebuf_r+0x18>
 80095f8:	f023 0303 	bic.w	r3, r3, #3
 80095fc:	f043 0302 	orr.w	r3, r3, #2
 8009600:	81a3      	strh	r3, [r4, #12]
 8009602:	e7e3      	b.n	80095cc <__smakebuf_r+0xc>
 8009604:	89a3      	ldrh	r3, [r4, #12]
 8009606:	6020      	str	r0, [r4, #0]
 8009608:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800960c:	81a3      	strh	r3, [r4, #12]
 800960e:	9b00      	ldr	r3, [sp, #0]
 8009610:	6163      	str	r3, [r4, #20]
 8009612:	9b01      	ldr	r3, [sp, #4]
 8009614:	6120      	str	r0, [r4, #16]
 8009616:	b15b      	cbz	r3, 8009630 <__smakebuf_r+0x70>
 8009618:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800961c:	4630      	mov	r0, r6
 800961e:	f000 f81d 	bl	800965c <_isatty_r>
 8009622:	b128      	cbz	r0, 8009630 <__smakebuf_r+0x70>
 8009624:	89a3      	ldrh	r3, [r4, #12]
 8009626:	f023 0303 	bic.w	r3, r3, #3
 800962a:	f043 0301 	orr.w	r3, r3, #1
 800962e:	81a3      	strh	r3, [r4, #12]
 8009630:	89a3      	ldrh	r3, [r4, #12]
 8009632:	431d      	orrs	r5, r3
 8009634:	81a5      	strh	r5, [r4, #12]
 8009636:	e7cf      	b.n	80095d8 <__smakebuf_r+0x18>

08009638 <_fstat_r>:
 8009638:	b538      	push	{r3, r4, r5, lr}
 800963a:	4d07      	ldr	r5, [pc, #28]	; (8009658 <_fstat_r+0x20>)
 800963c:	2300      	movs	r3, #0
 800963e:	4604      	mov	r4, r0
 8009640:	4608      	mov	r0, r1
 8009642:	4611      	mov	r1, r2
 8009644:	602b      	str	r3, [r5, #0]
 8009646:	f7f8 feae 	bl	80023a6 <_fstat>
 800964a:	1c43      	adds	r3, r0, #1
 800964c:	d102      	bne.n	8009654 <_fstat_r+0x1c>
 800964e:	682b      	ldr	r3, [r5, #0]
 8009650:	b103      	cbz	r3, 8009654 <_fstat_r+0x1c>
 8009652:	6023      	str	r3, [r4, #0]
 8009654:	bd38      	pop	{r3, r4, r5, pc}
 8009656:	bf00      	nop
 8009658:	20000a44 	.word	0x20000a44

0800965c <_isatty_r>:
 800965c:	b538      	push	{r3, r4, r5, lr}
 800965e:	4d06      	ldr	r5, [pc, #24]	; (8009678 <_isatty_r+0x1c>)
 8009660:	2300      	movs	r3, #0
 8009662:	4604      	mov	r4, r0
 8009664:	4608      	mov	r0, r1
 8009666:	602b      	str	r3, [r5, #0]
 8009668:	f7f8 fead 	bl	80023c6 <_isatty>
 800966c:	1c43      	adds	r3, r0, #1
 800966e:	d102      	bne.n	8009676 <_isatty_r+0x1a>
 8009670:	682b      	ldr	r3, [r5, #0]
 8009672:	b103      	cbz	r3, 8009676 <_isatty_r+0x1a>
 8009674:	6023      	str	r3, [r4, #0]
 8009676:	bd38      	pop	{r3, r4, r5, pc}
 8009678:	20000a44 	.word	0x20000a44

0800967c <_sbrk_r>:
 800967c:	b538      	push	{r3, r4, r5, lr}
 800967e:	4d06      	ldr	r5, [pc, #24]	; (8009698 <_sbrk_r+0x1c>)
 8009680:	2300      	movs	r3, #0
 8009682:	4604      	mov	r4, r0
 8009684:	4608      	mov	r0, r1
 8009686:	602b      	str	r3, [r5, #0]
 8009688:	f7f8 feb6 	bl	80023f8 <_sbrk>
 800968c:	1c43      	adds	r3, r0, #1
 800968e:	d102      	bne.n	8009696 <_sbrk_r+0x1a>
 8009690:	682b      	ldr	r3, [r5, #0]
 8009692:	b103      	cbz	r3, 8009696 <_sbrk_r+0x1a>
 8009694:	6023      	str	r3, [r4, #0]
 8009696:	bd38      	pop	{r3, r4, r5, pc}
 8009698:	20000a44 	.word	0x20000a44

0800969c <_init>:
 800969c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800969e:	bf00      	nop
 80096a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096a2:	bc08      	pop	{r3}
 80096a4:	469e      	mov	lr, r3
 80096a6:	4770      	bx	lr

080096a8 <_fini>:
 80096a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096aa:	bf00      	nop
 80096ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096ae:	bc08      	pop	{r3}
 80096b0:	469e      	mov	lr, r3
 80096b2:	4770      	bx	lr
