<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head><title> DMA1_NS </title>
    </head>
    <body>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Register</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x0</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#SCFG_CHSEC0">SCFG_CHSEC0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#SCFG_TRIGINSEC0">SCFG_TRIGINSEC0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x40</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#SCFG_CTRL">SCFG_CTRL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x44</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#SCFG_INTRSTATUS">SCFG_INTRSTATUS</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x100</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#SEC_CHINTRSTATUS0">SEC_CHINTRSTATUS0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x108</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#SEC_STATUS">SEC_STATUS</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x10c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#SEC_CTRL">SEC_CTRL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x114</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#SEC_CHPTR">SEC_CHPTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x118</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#SEC_CHCFG">SEC_CHCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1f0</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#SEC_STATUSPTR">SEC_STATUSPTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1f4</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#SEC_STATUSVAL">SEC_STATUSVAL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1f8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#SEC_SIGNALPTR">SEC_SIGNALPTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1fc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#SEC_SIGNALVAL">SEC_SIGNALVAL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x200</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#NSEC_CHINTRSTATUS0">NSEC_CHINTRSTATUS0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x208</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#NSEC_STATUS">NSEC_STATUS</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x20c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#NSEC_CTRL">NSEC_CTRL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x214</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#NSEC_CHPTR">NSEC_CHPTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x218</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#NSEC_CHCFG">NSEC_CHCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x2f0</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#NSEC_STATUSPTR">NSEC_STATUSPTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x2f4</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#NSEC_STATUSVAL">NSEC_STATUSVAL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x2f8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#NSEC_SIGNALPTR">NSEC_SIGNALPTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x2fc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#NSEC_SIGNALVAL">NSEC_SIGNALVAL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xfb0</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMA_BUILDCFG0">DMA_BUILDCFG0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xfb4</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMA_BUILDCFG1">DMA_BUILDCFG1</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xfb8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMA_BUILDCFG2">DMA_BUILDCFG2</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xfc8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#IIDR">IIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xfcc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#AIDR">AIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xfd0</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#PIDR4">PIDR4</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xfe0</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#PIDR0">PIDR0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xfe4</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#PIDR1">PIDR1</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xfe8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#PIDR2">PIDR2</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xfec</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#PIDR3">PIDR3</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xff0</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#CIDR0">CIDR0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xff4</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#CIDR1">CIDR1</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xff8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#CIDR2">CIDR2</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0xffc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#CIDR3">CIDR3</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1000</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_CMD">DMACH0_CH_CMD</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1004</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_STATUS">DMACH0_CH_STATUS</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1008</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_INTREN">DMACH0_CH_INTREN</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x100c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_CTRL">DMACH0_CH_CTRL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1010</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_SRCADDR">DMACH0_CH_SRCADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1014</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_SRCADDRHI">DMACH0_CH_SRCADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1018</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_DESADDR">DMACH0_CH_DESADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x101c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_DESADDRHI">DMACH0_CH_DESADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1020</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_XSIZE">DMACH0_CH_XSIZE</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1024</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_XSIZEHI">DMACH0_CH_XSIZEHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1028</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_SRCTRANSCFG">DMACH0_CH_SRCTRANSCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x102c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_DESTRANSCFG">DMACH0_CH_DESTRANSCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1030</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_XADDRINC">DMACH0_CH_XADDRINC</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1034</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_YADDRSTRIDE">DMACH0_CH_YADDRSTRIDE</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1038</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_FILLVAL">DMACH0_CH_FILLVAL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x103c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_YSIZE">DMACH0_CH_YSIZE</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1040</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_TMPLTCFG">DMACH0_CH_TMPLTCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1044</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_SRCTMPLT">DMACH0_CH_SRCTMPLT</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1048</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_DESTMPLT">DMACH0_CH_DESTMPLT</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x104c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_SRCTRIGINCFG">DMACH0_CH_SRCTRIGINCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1050</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_DESTRIGINCFG">DMACH0_CH_DESTRIGINCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1054</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_TRIGOUTCFG">DMACH0_CH_TRIGOUTCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1070</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_LINKATTR">DMACH0_CH_LINKATTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1074</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_AUTOCFG">DMACH0_CH_AUTOCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1078</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_LINKADDR">DMACH0_CH_LINKADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x107c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_LINKADDRHI">DMACH0_CH_LINKADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1088</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_WRKREGPTR">DMACH0_CH_WRKREGPTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x108c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_WRKREGVAL">DMACH0_CH_WRKREGVAL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1090</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_ERRINFO">DMACH0_CH_ERRINFO</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x10c8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_IIDR">DMACH0_CH_IIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x10cc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_AIDR">DMACH0_CH_AIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x10e8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_ISSUECAP">DMACH0_CH_ISSUECAP</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x10f8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_BUILDCFG0">DMACH0_CH_BUILDCFG0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x10fc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH0_CH_BUILDCFG1">DMACH0_CH_BUILDCFG1</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1100</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_CMD">DMACH1_CH_CMD</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1104</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_STATUS">DMACH1_CH_STATUS</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1108</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_INTREN">DMACH1_CH_INTREN</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x110c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_CTRL">DMACH1_CH_CTRL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1110</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_SRCADDR">DMACH1_CH_SRCADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1114</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_SRCADDRHI">DMACH1_CH_SRCADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1118</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_DESADDR">DMACH1_CH_DESADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x111c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_DESADDRHI">DMACH1_CH_DESADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1120</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_XSIZE">DMACH1_CH_XSIZE</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1124</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_XSIZEHI">DMACH1_CH_XSIZEHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1128</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_SRCTRANSCFG">DMACH1_CH_SRCTRANSCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x112c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_DESTRANSCFG">DMACH1_CH_DESTRANSCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1130</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_XADDRINC">DMACH1_CH_XADDRINC</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1134</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_YADDRSTRIDE">DMACH1_CH_YADDRSTRIDE</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1138</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_FILLVAL">DMACH1_CH_FILLVAL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x113c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_YSIZE">DMACH1_CH_YSIZE</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1140</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_TMPLTCFG">DMACH1_CH_TMPLTCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1144</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_SRCTMPLT">DMACH1_CH_SRCTMPLT</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1148</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_DESTMPLT">DMACH1_CH_DESTMPLT</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x114c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_SRCTRIGINCFG">DMACH1_CH_SRCTRIGINCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1150</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_DESTRIGINCFG">DMACH1_CH_DESTRIGINCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1154</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_TRIGOUTCFG">DMACH1_CH_TRIGOUTCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1170</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_LINKATTR">DMACH1_CH_LINKATTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1174</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_AUTOCFG">DMACH1_CH_AUTOCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1178</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_LINKADDR">DMACH1_CH_LINKADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x117c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_LINKADDRHI">DMACH1_CH_LINKADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1188</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_WRKREGPTR">DMACH1_CH_WRKREGPTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x118c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_WRKREGVAL">DMACH1_CH_WRKREGVAL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1190</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_ERRINFO">DMACH1_CH_ERRINFO</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x11c8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_IIDR">DMACH1_CH_IIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x11cc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_AIDR">DMACH1_CH_AIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x11e8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_ISSUECAP">DMACH1_CH_ISSUECAP</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x11f8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_BUILDCFG0">DMACH1_CH_BUILDCFG0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x11fc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH1_CH_BUILDCFG1">DMACH1_CH_BUILDCFG1</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1200</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_CMD">DMACH2_CH_CMD</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1204</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_STATUS">DMACH2_CH_STATUS</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1208</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_INTREN">DMACH2_CH_INTREN</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x120c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_CTRL">DMACH2_CH_CTRL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1210</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_SRCADDR">DMACH2_CH_SRCADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1214</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_SRCADDRHI">DMACH2_CH_SRCADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1218</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_DESADDR">DMACH2_CH_DESADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x121c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_DESADDRHI">DMACH2_CH_DESADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1220</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_XSIZE">DMACH2_CH_XSIZE</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1224</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_XSIZEHI">DMACH2_CH_XSIZEHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1228</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_SRCTRANSCFG">DMACH2_CH_SRCTRANSCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x122c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_DESTRANSCFG">DMACH2_CH_DESTRANSCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1230</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_XADDRINC">DMACH2_CH_XADDRINC</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1234</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_YADDRSTRIDE">DMACH2_CH_YADDRSTRIDE</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1238</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_FILLVAL">DMACH2_CH_FILLVAL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x123c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_YSIZE">DMACH2_CH_YSIZE</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1240</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_TMPLTCFG">DMACH2_CH_TMPLTCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1244</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_SRCTMPLT">DMACH2_CH_SRCTMPLT</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1248</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_DESTMPLT">DMACH2_CH_DESTMPLT</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x124c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_SRCTRIGINCFG">DMACH2_CH_SRCTRIGINCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1250</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_DESTRIGINCFG">DMACH2_CH_DESTRIGINCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1254</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_TRIGOUTCFG">DMACH2_CH_TRIGOUTCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1270</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_LINKATTR">DMACH2_CH_LINKATTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1274</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_AUTOCFG">DMACH2_CH_AUTOCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1278</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_LINKADDR">DMACH2_CH_LINKADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x127c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_LINKADDRHI">DMACH2_CH_LINKADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1288</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_WRKREGPTR">DMACH2_CH_WRKREGPTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x128c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_WRKREGVAL">DMACH2_CH_WRKREGVAL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1290</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_ERRINFO">DMACH2_CH_ERRINFO</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x12c8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_IIDR">DMACH2_CH_IIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x12cc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_AIDR">DMACH2_CH_AIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x12e8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_ISSUECAP">DMACH2_CH_ISSUECAP</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x12f8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_BUILDCFG0">DMACH2_CH_BUILDCFG0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x12fc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH2_CH_BUILDCFG1">DMACH2_CH_BUILDCFG1</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1300</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_CMD">DMACH3_CH_CMD</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1304</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_STATUS">DMACH3_CH_STATUS</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1308</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_INTREN">DMACH3_CH_INTREN</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x130c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_CTRL">DMACH3_CH_CTRL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1310</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_SRCADDR">DMACH3_CH_SRCADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1314</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_SRCADDRHI">DMACH3_CH_SRCADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1318</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_DESADDR">DMACH3_CH_DESADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x131c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_DESADDRHI">DMACH3_CH_DESADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1320</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_XSIZE">DMACH3_CH_XSIZE</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1324</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_XSIZEHI">DMACH3_CH_XSIZEHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1328</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_SRCTRANSCFG">DMACH3_CH_SRCTRANSCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x132c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_DESTRANSCFG">DMACH3_CH_DESTRANSCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1330</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_XADDRINC">DMACH3_CH_XADDRINC</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1334</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_YADDRSTRIDE">DMACH3_CH_YADDRSTRIDE</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1338</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_FILLVAL">DMACH3_CH_FILLVAL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x133c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_YSIZE">DMACH3_CH_YSIZE</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1340</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_TMPLTCFG">DMACH3_CH_TMPLTCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1344</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_SRCTMPLT">DMACH3_CH_SRCTMPLT</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1348</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_DESTMPLT">DMACH3_CH_DESTMPLT</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x134c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_SRCTRIGINCFG">DMACH3_CH_SRCTRIGINCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1350</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_DESTRIGINCFG">DMACH3_CH_DESTRIGINCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1354</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_TRIGOUTCFG">DMACH3_CH_TRIGOUTCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1370</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_LINKATTR">DMACH3_CH_LINKATTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1374</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_AUTOCFG">DMACH3_CH_AUTOCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1378</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_LINKADDR">DMACH3_CH_LINKADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x137c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_LINKADDRHI">DMACH3_CH_LINKADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1388</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_WRKREGPTR">DMACH3_CH_WRKREGPTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x138c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_WRKREGVAL">DMACH3_CH_WRKREGVAL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1390</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_ERRINFO">DMACH3_CH_ERRINFO</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x13c8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_IIDR">DMACH3_CH_IIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x13cc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_AIDR">DMACH3_CH_AIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x13e8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_ISSUECAP">DMACH3_CH_ISSUECAP</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x13f8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_BUILDCFG0">DMACH3_CH_BUILDCFG0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x13fc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH3_CH_BUILDCFG1">DMACH3_CH_BUILDCFG1</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1400</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_CMD">DMACH4_CH_CMD</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1404</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_STATUS">DMACH4_CH_STATUS</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1408</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_INTREN">DMACH4_CH_INTREN</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x140c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_CTRL">DMACH4_CH_CTRL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1410</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_SRCADDR">DMACH4_CH_SRCADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1414</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_SRCADDRHI">DMACH4_CH_SRCADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1418</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_DESADDR">DMACH4_CH_DESADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x141c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_DESADDRHI">DMACH4_CH_DESADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1420</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_XSIZE">DMACH4_CH_XSIZE</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1424</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_XSIZEHI">DMACH4_CH_XSIZEHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1428</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_SRCTRANSCFG">DMACH4_CH_SRCTRANSCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x142c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_DESTRANSCFG">DMACH4_CH_DESTRANSCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1430</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_XADDRINC">DMACH4_CH_XADDRINC</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x144c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_SRCTRIGINCFG">DMACH4_CH_SRCTRIGINCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1450</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_DESTRIGINCFG">DMACH4_CH_DESTRIGINCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1454</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_TRIGOUTCFG">DMACH4_CH_TRIGOUTCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1470</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_LINKATTR">DMACH4_CH_LINKATTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1474</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_AUTOCFG">DMACH4_CH_AUTOCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1478</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_LINKADDR">DMACH4_CH_LINKADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x147c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_LINKADDRHI">DMACH4_CH_LINKADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1488</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_WRKREGPTR">DMACH4_CH_WRKREGPTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x148c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_WRKREGVAL">DMACH4_CH_WRKREGVAL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1490</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_ERRINFO">DMACH4_CH_ERRINFO</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x14c8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_IIDR">DMACH4_CH_IIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x14cc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_AIDR">DMACH4_CH_AIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x14e8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_ISSUECAP">DMACH4_CH_ISSUECAP</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x14f8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_BUILDCFG0">DMACH4_CH_BUILDCFG0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x14fc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH4_CH_BUILDCFG1">DMACH4_CH_BUILDCFG1</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1500</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_CMD">DMACH5_CH_CMD</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1504</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_STATUS">DMACH5_CH_STATUS</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1508</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_INTREN">DMACH5_CH_INTREN</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x150c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_CTRL">DMACH5_CH_CTRL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1510</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_SRCADDR">DMACH5_CH_SRCADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1514</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_SRCADDRHI">DMACH5_CH_SRCADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1518</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_DESADDR">DMACH5_CH_DESADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x151c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_DESADDRHI">DMACH5_CH_DESADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1520</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_XSIZE">DMACH5_CH_XSIZE</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1524</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_XSIZEHI">DMACH5_CH_XSIZEHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1528</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_SRCTRANSCFG">DMACH5_CH_SRCTRANSCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x152c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_DESTRANSCFG">DMACH5_CH_DESTRANSCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1530</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_XADDRINC">DMACH5_CH_XADDRINC</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x154c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_SRCTRIGINCFG">DMACH5_CH_SRCTRIGINCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1550</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_DESTRIGINCFG">DMACH5_CH_DESTRIGINCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1554</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_TRIGOUTCFG">DMACH5_CH_TRIGOUTCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1570</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_LINKATTR">DMACH5_CH_LINKATTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1574</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_AUTOCFG">DMACH5_CH_AUTOCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1578</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_LINKADDR">DMACH5_CH_LINKADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x157c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_LINKADDRHI">DMACH5_CH_LINKADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1588</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_WRKREGPTR">DMACH5_CH_WRKREGPTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x158c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_WRKREGVAL">DMACH5_CH_WRKREGVAL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1590</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_ERRINFO">DMACH5_CH_ERRINFO</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x15c8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_IIDR">DMACH5_CH_IIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x15cc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_AIDR">DMACH5_CH_AIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x15e8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_ISSUECAP">DMACH5_CH_ISSUECAP</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x15f8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_BUILDCFG0">DMACH5_CH_BUILDCFG0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x15fc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH5_CH_BUILDCFG1">DMACH5_CH_BUILDCFG1</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1600</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_CMD">DMACH6_CH_CMD</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1604</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_STATUS">DMACH6_CH_STATUS</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1608</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_INTREN">DMACH6_CH_INTREN</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x160c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_CTRL">DMACH6_CH_CTRL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1610</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_SRCADDR">DMACH6_CH_SRCADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1614</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_SRCADDRHI">DMACH6_CH_SRCADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1618</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_DESADDR">DMACH6_CH_DESADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x161c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_DESADDRHI">DMACH6_CH_DESADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1620</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_XSIZE">DMACH6_CH_XSIZE</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1624</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_XSIZEHI">DMACH6_CH_XSIZEHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1628</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_SRCTRANSCFG">DMACH6_CH_SRCTRANSCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x162c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_DESTRANSCFG">DMACH6_CH_DESTRANSCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1630</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_XADDRINC">DMACH6_CH_XADDRINC</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x164c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_SRCTRIGINCFG">DMACH6_CH_SRCTRIGINCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1650</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_DESTRIGINCFG">DMACH6_CH_DESTRIGINCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1654</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_TRIGOUTCFG">DMACH6_CH_TRIGOUTCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1670</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_LINKATTR">DMACH6_CH_LINKATTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1674</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_AUTOCFG">DMACH6_CH_AUTOCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1678</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_LINKADDR">DMACH6_CH_LINKADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x167c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_LINKADDRHI">DMACH6_CH_LINKADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1688</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_WRKREGPTR">DMACH6_CH_WRKREGPTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x168c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_WRKREGVAL">DMACH6_CH_WRKREGVAL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1690</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_ERRINFO">DMACH6_CH_ERRINFO</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x16c8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_IIDR">DMACH6_CH_IIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x16cc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_AIDR">DMACH6_CH_AIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x16e8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_ISSUECAP">DMACH6_CH_ISSUECAP</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x16f8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_BUILDCFG0">DMACH6_CH_BUILDCFG0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x16fc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH6_CH_BUILDCFG1">DMACH6_CH_BUILDCFG1</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1700</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_CMD">DMACH7_CH_CMD</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1704</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_STATUS">DMACH7_CH_STATUS</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1708</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_INTREN">DMACH7_CH_INTREN</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x170c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_CTRL">DMACH7_CH_CTRL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1710</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_SRCADDR">DMACH7_CH_SRCADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1714</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_SRCADDRHI">DMACH7_CH_SRCADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1718</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_DESADDR">DMACH7_CH_DESADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x171c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_DESADDRHI">DMACH7_CH_DESADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1720</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_XSIZE">DMACH7_CH_XSIZE</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1724</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_XSIZEHI">DMACH7_CH_XSIZEHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1728</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_SRCTRANSCFG">DMACH7_CH_SRCTRANSCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x172c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_DESTRANSCFG">DMACH7_CH_DESTRANSCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1730</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_XADDRINC">DMACH7_CH_XADDRINC</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x174c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_SRCTRIGINCFG">DMACH7_CH_SRCTRIGINCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1750</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_DESTRIGINCFG">DMACH7_CH_DESTRIGINCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1754</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_TRIGOUTCFG">DMACH7_CH_TRIGOUTCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1770</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_LINKATTR">DMACH7_CH_LINKATTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1774</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_AUTOCFG">DMACH7_CH_AUTOCFG</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1778</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_LINKADDR">DMACH7_CH_LINKADDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x177c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_LINKADDRHI">DMACH7_CH_LINKADDRHI</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1788</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_WRKREGPTR">DMACH7_CH_WRKREGPTR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x178c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_WRKREGVAL">DMACH7_CH_WRKREGVAL</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x1790</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_ERRINFO">DMACH7_CH_ERRINFO</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x17c8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_IIDR">DMACH7_CH_IIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x17cc</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_AIDR">DMACH7_CH_AIDR</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x17e8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_ISSUECAP">DMACH7_CH_ISSUECAP</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">0x17f8</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a href="#DMACH7_CH_BUILDCFG0">DMACH7_CH_BUILDCFG0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x17fc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1"><a href="#DMACH7_CH_BUILDCFG1">DMACH7_CH_BUILDCFG1</a>
                    </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="SCFG_CHSEC0" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">SCFG_CHSEC0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x0</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Secure Configuration Channel Security Mapping Register 0

This register is used to define the security attribute of each channel from Channel 0 to Channel 31.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SCFGCHSEC0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Secure Configuration Channel Security Mapping for Channel 0 to 31. When [i] set to '1', CH<i> is Non-secure world, else Secure world. The NUM_CHANNELS parameter limits this field, unused bits are RAZWI. Value for bit[i] can only be changed if the selected channel is not enabled, so reading back the register content is needed to check the success of the change.</i></td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="SCFG_TRIGINSEC0" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">SCFG_TRIGINSEC0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Secure Configuration Trigger Input Security Mapping Register 0

This register is used to define the security attribute of each trigger input.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SCFGTRIGINSEC0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Secure Configuration Tigger Input Security Mapping. When [i] set to '1', Trigger Input <i> is Non-secure world, else Secure world. The NUM_TRIGGER_IN parameter limits this field, unused bits are RAZWI. Value for bit[i] can only be changed if the trigger input port is not in use, so reading back the register content is needed to check the success of the change.</i></td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="SCFG_CTRL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">SCFG_CTRL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x40</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Secure Configuration Control

This register defines the behavior of the DMAC when security violation occurs and also allows the security configuration to be locked until the next reset.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:31]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SEC_CFG_LCK</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Security Configuration Lock. When set to '1', only SCFG.STAT_SECACCVIO can be cleared, all other register fields in the this block become read-only. Once set to '1', this field can only be set back to '0' by reset.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[30:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSPTYPE_SECACCVIO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Secure Access Violation response type configuration.
 - 0: RAZWI
 - 1: bus error.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTREN_SECACCVIO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Secure Access Violation Interrupt Enable.
 - 0: no interrupt
 - 1: interrupt raised for security violation.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="SCFG_INTRSTATUS" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">SCFG_INTRSTATUS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x44</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Secure Configuration Interrupt Status

This register shows the interrupt status for security access violations.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_SECACCVIO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Secure Access Violation Status. Set to '1' when a security violation occurred. Write '1' to clear.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTR_SECACCVIO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Secure Access Violation Interrupt Status. Set to '1' when SCFG.STAT_SECACCVIO is asserted and SCFG.INTREN_SECACCVIO = 1. Cleared automatically when STAT_SECACCVIO is cleared.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="SEC_CHINTRSTATUS0" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">SEC_CHINTRSTATUS0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x100</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Secure Channel Interrupt Status Register 0

This register shows the overall interrupt status of every Secure channel from Channel 0 to Channel 31.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">CHINTRSTATUS0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Collated Secure Channel Interrupt flags for channel 0 to Channel 31. Limited by NUM_CHANNELS, all unimplemented bits are reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="SEC_STATUS" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">SEC_STATUS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x108</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Secure Status Register

This register provides information about the overall status of the Secure channels.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_ALLCHPAUSED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Secure Channel Paused Status. Set to '1' whenever all Secure DMA channel is in paused or inactive state and the ALLCHPAUSE request is active. Not set when channels reach the paused state for other reasons. All Secure channels are forced to an immediate pause until ALLCHPAUSE request is asserted even if they were enabled after the request. Cleared by writing '1' to this bit which results in all secure channels to resume their operation. The ALLCHPAUSE request is also cleared when this bit is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_ALLCHSTOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Secure Channel Stopped Status. Set to '1' whenever all Secure DMA channels are in stopped or inactive state and the ALLCHSTOP request is active. Not set when channels reach the stopped state for other reasons. All Secure channels are forced to an immediate stopped state until ALLCHSTOP request is asserted even if they were enabled after the request. Cleared by writing '1' to this bit. The ALLCHSTOP request is also cleared when this bit is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_ALLCHIDLE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Secure Channel Idle Status. Set to '1' whenever all Secure DMA channel is in idle state after at least one channel was running. Cleared by writing '1' to this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_ALLCHPAUSED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Secure Channel Paused Interrupt Status. Set to '1' when SECCTRL.STAT_ALLCHPAUSED is asserted and SECCTRL.INTREN_ALLCHPAUSED = 1. Cleared automatically when STAT_ALLCHPAUSED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_ALLCHSTOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Secure Channel Stopped Interrupt Status. Set to '1' when SECCTRL.STAT_ALLCHSTOPPED is asserted and SECCTRL.INTREN_ALLCHSTOPPED = 1. Cleared automatically when STAT_ALLCHSTOPPED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_ALLCHIDLE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Secure Channel Idle Interrupt Status. Set to '1' when SECCTRL.STAT_ALLCHIDLE is asserted and SECCTRL.INTREN_ALLCHIDLE = 1. Cleared automatically when STAT_ALLCHIDLE is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTR_ANYCHINTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Combined Secure Channel Interrupt Flag. Set to '1' when any Secure channel has an interrupt request in CHINTRSTATUS0 and SECCTRL.INTREN_ANYCHINTR = 1. Cleared automatically when the source of the channel interrupt is cleared.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="SEC_CTRL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">SEC_CTRL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x10c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Secure Control Register

This registers can be used to adjust the interrupt generation and general behavior of the Secure channels.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:30]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DISMINPWR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Minimum Power state of the DMAC when at least one secure channel is present.
 - 00: OFF
 - 01: Retention
 - 10: ON
 - Others: Reserved</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[29:29]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">IDLERETEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Idle Channel Retention Enable. Allows retention for Secure channels that are enabled and waiting for an event in IDLE state.
 - 0: disabled
 - 1: enabled</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[28:28]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DBGHALTEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Debug Halt Enabled. When set to '0', the DMA ignores the halt request from an external debugger. Clearing this bit while halt is ongoing results in continuing the operation. When set to '1', the debugger request to halt the DMA is allowed for all channels. This field is common for non-secure and secure side of the DMA, but control can be limited by the SEC_CTRL.DBGHALTNSRO register field.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[27:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DBGHALTNSRO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Debug Halt Enable Non-Secure Read Only. When set to '1', the NSEC_CTRL.DBGHALTEN register becomes read-only. When set to '0', NSEC_CTRL.DBGHALTEN has read-write access. This register allows the secure SW to limit the non-secure SW adjusting the common DBGHALTEN register bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ALLCHPAUSE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Secure All Channel Pause Request. When set to '1', all Secure channels get a pause request. Stays asserted until the channels are paused and the STAT_ALLCHPAUSED status flag is set. Cleared automatically when the STAT_ALLCHPAUSED status flag is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ALLCHSTOP</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Secure All Channel Stop Request. When set to '1', all Secure channels get a stop request. Stays asserted until the STAT_ALLCHSTOPPED status flag is set. Cleared automatically when the STAT_ALLCHSTOPPED status flag is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_ALLCHPAUSED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Secure Channel Paused Interrupt Enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_ALLCHSTOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Secure Channels Stopped Interrupt Enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_ALLCHIDLE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Secure Channel Idle Interrupt Enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTREN_ANYCHINTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Combined Secure Channel Interrupt Enable</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="SEC_CHPTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">SEC_CHPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x114</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Secure Channel Pointer

This register is used to select one channel that needs to be configured through the following registers that have SEC_CH prefix.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[5:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">CHPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Secure Channel Pointer. Selects which channel settings can be adjusted by the following registers.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="SEC_CHCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">SEC_CHCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x118</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Secure Channel Configuration Register

This register provides configuration fields for channel attributes.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CHPRIV</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Secure Channel Privilege Enable. SECCHPTR selects the channel. When set to '1' it allows the channel to send transfers marked as Privileged only. The configuration registers of the selected channel are also given privileged only access rights. When set to '0' the channel is only allowed to send unprivileged transfers and the channel registers can be accessed by both privileged and unprivileged register accesses.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[16:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="SEC_STATUSPTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">SEC_STATUSPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1f0</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Secure Unit Status Pointer Register

This register can set a pointer to an internal status register that can show the global state of the Secure channels.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SECSTATUSPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Secure DMA Unit status pointer used to select which status value to view using STATUSVALUE register. Pointer values are:
 - 0: Channel Enabled Status for channel numbers [31 : 0].
 - 1: Reserved
 - 2: Channel Stopped Status for channel numbers [31 : 0].
 - 3: Reserved
 - 4: Channel Paused Status for channel numbers [31 : 0].
 - Others: Reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="SEC_STATUSVAL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">SEC_STATUSVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1f4</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Secure Unit Status Value Register

This register shows the current value of a status register on Secure channels selected by the pointer in SEC_STATUSPTR.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SECSTATUSVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Secure DMA Unit status value. Can be used for reading internal status values of the DMA Unit for debug purposes. Values shown here are dependent on STATUSPTR. Note that inputs are masked by security mapping before being presented here. This means that only status values mapped to Secure world are visible as non-Zero values.
All unimplemented bits are RAZWI. </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="SEC_SIGNALPTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">SEC_SIGNALPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1f8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Secure Unit Signal Pointer

This register can set a pointer to an internal register that shows the state of the Secure interfaces attached to the DMAC.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SECSIGNALPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Secure DMA Unit signal pointer used to select which inputs to view using SIGNALVAL register. Pointer values, x, are:
 - 0 to 7: Trigger Input Requests [31+32*x : 32*x]
 - 8 to 9: Trigger output Acknowledges [31+32*(x-8) : 32*(x-8)]
 - 10 to 11: GPO output value [31+32*(x-10) : 32*(x-10)], only present when HAS_GPOSEL is set.
 - Others: Reserved</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="SEC_SIGNALVAL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">SEC_SIGNALVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1fc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Secure Unit Signal Value Register

This register shows the current value of the Secure interfaces selected by the pointer in SEC_SIGNALPTR.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SECSIGNALVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Secure DMA Unit signal status. Can be used for reading signal values of triggers and GPOs for debug. Values shown here are dependent on SIGNALPTR. Note that inputs are masked by security mapping before being presented here. This means that only signal values mapped to Secure world are visible as non-zero values. Writing to this register has the following effect:
 - Writing '1' to a Trigger Input Request that are not selected by any DMA channel will cause a deny response for it. This can attempt to clear an unwanted trigger input.
 - Writing '1' to any Trigger Output Acknowledges status, GPO value and all Trigger Input Request selected by any DMA channel is ignored.
All unimplemented bits are RAZWI. </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="NSEC_CHINTRSTATUS0" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">NSEC_CHINTRSTATUS0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x200</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Non-Secure Channel Interrupt Status Register 0

This register shows the overall interrupt status of every Non-secure channel from Channel 0 to Channel 31.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">CHINTRSTATUS0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Collated Non-Secure Channel Interrupt flags for channel 0 to channel 31. Limited by NUM_CHANNELS, all unimplemented bits are reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="NSEC_STATUS" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">NSEC_STATUS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x208</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Non-Secure Status Register

This register provides information about the overall status of the Non-secure channels. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_ALLCHPAUSED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Non-Secure Channel Paused Status. Set to '1' whenever all Non-secure DMA channel is in paused or inactive state and the ALLCHPAUSE request is active. Not set when channels reach the paused state for other reasons. All Non-secure channels are forced to an immediate pause until ALLCHPAUSE request is asserted even if they were enabled after the request. Cleared by writing '1' to this bit which results in all Non-secure channels to resume their operation. The ALLCHPAUSE request is also cleared when this bit is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_ALLCHSTOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Non-Secure Channel Stopped Status. Set to '1' whenever all Non-secure DMA channels are in stopped or inactive state and the ALLCHSTOP request is active. Not set when channels reach the stopped state for other reasons. All Non-secure channels are forced to an immediate stopped state until ALLCHSTOP request is asserted even if they were enabled after the request. Cleared by writing '1' to this bit. The ALLCHSTOP request is also cleared when this bit is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_ALLCHIDLE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Non-Secure Channel Idle Status. Set to '1' whenever all Non-secure DMA channel is in idle state after at least one channel was running. Cleared by writing '1' to this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_ALLCHPAUSED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Non-Secure Channel Paused Interrupt Status. Set to '1' when NSECCTRL.STAT_ALLCHPAUSED is asserted and NSECCTRL.INTREN_ALLCHPAUSED = 1. Cleared automatically when STAT_ALLCHPAUSED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_ALLCHSTOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Non-Secure Channel Stopped Interrupt Status. Set to '1' when NSECCTRL.STAT_ALLCHSTOPPED is asserted and NSECCTRL.INTREN_ALLCHSTOPPED = 1. Cleared automatically when STAT_ALLCHSTOPPED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_ALLCHIDLE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Non-Secure Channel Idle Interrupt Status. Set to '1' when NSECCTRL.STAT_ALLCHIDLE is asserted and NSECCTRL.INTREN_ALLCHIDLE = 1. Cleared automatically when STAT_ALLCHIDLE is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTR_ANYCHINTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Combined Non-Secure Channel Interrupt Flag. Set to '1' when any Non-secure channel has an interrupt request in CHINTRSTATUS0 and NSECCTRL.INTREN_ANYCHINTR = 1. Cleared automatically when the source of the channel interrupt is cleared.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="NSEC_CTRL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">NSEC_CTRL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x20c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Non-Secure Control Register

This registers can be used to adjust the interrupt generation and general behavior of the Non-secure channels. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:30]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DISMINPWR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Minimum Power state of the DMAC when at least one non-secure channel is present.
 - 00: OFF
 - 01: Retention
 - 10: ON
 - Others: Reserved</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[29:29]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">IDLERETEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Idle Channel Retention Enable. Allows retention for non-secure channels that are enabled and waiting for an event in IDLE state.
 - 0: disabled
 - 1: enabled</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[28:28]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DBGHALTEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Debug Halt Enabled. When set to '0', the DMA ignores the halt request from an external debugger. Clearing this bit while halt is ongoing results in continuing the operation. When set to '1', the debugger request to halt the DMA is allowed. This field is common for non-secure and secure side of the DMA, but access to this register is limited by the DBGHALTNSRO register field.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[27:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DBGHALTNSRO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Debug Halt Enable Non-Secure Read Only. When set to '1', the NSEC_CTRL.DBGHALTEN register becomes read-only. When set to '0', NSEC_CTRL.DBGHALTEN has read-write access. This register is read-only for the non-secure SW.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ALLCHPAUSE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Non-Secure All Channel Pause Request. When set to '1', all Non-secure channels get a pause request. Stays asserted until the channels are paused and the STAT_ALLCHPAUSED status flag is set. Cleared automatically when the STAT_ALLCHPAUSED status flag is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ALLCHSTOP</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Non-Secure All Channel Stop Request. When set to '1', all Non-secure channels get a stop request. Stays asserted until the STAT_ALLCHSTOPPED status flag is set. Cleared automatically when the STAT_ALLCHSTOPPED status flag is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_ALLCHPAUSED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Non-Secure Channel Paused Interrupt Enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_ALLCHSTOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Non-Secure Channels Stopped Interrupt Enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_ALLCHIDLE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">All Non-Secure Channel Idle Interrupt Enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTREN_ANYCHINTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Combined Non-Secure Channel Interrupt Enable</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="NSEC_CHPTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">NSEC_CHPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x214</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Non-Secure Channel Pointer

This register is used to select one channel that needs to be configured through the following registers that have NSEC_CH prefix.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[5:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">CHPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Non-Secure Channel Pointer. Selects which channel settings can be adjusted by the following registers.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="NSEC_CHCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">NSEC_CHCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x218</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Non-Secure Channel Configuration Register

This register provides configuration fields for channel attributes.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CHPRIV</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Non-Secure Channel Privilege Enable. NSECCHPTR selects the channel. When set to '1' it allows the channel to send transfers marked as Privileged only. The configuration registers of the selected channel are also given privileged only access rights. When set to '0' the channel is only allowed to send unprivileged transfers and the channel registers can be accessed by both privileged and unprivileged register accesses.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[16:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="NSEC_STATUSPTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">NSEC_STATUSPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x2f0</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Non-Secure Unit Status Pointer Register

This register can set a pointer to an internal status register that can show the global state of the Non-secure channels.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">NSECSTATUSPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Non-Secure DMA Unit status pointer used to select which status value to view using STATUSVALUE register. Pointer values are:
 - 0: Channel Enabled Status for channel numbers [31 : 0].
 - 1: Reserved
 - 2: Channel Stopped Status for channel numbers [31 : 0].
 - 3: Reserved
 - 4: Channel Paused Status for channel numbers [31 : 0].
 - Others: Reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="NSEC_STATUSVAL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">NSEC_STATUSVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x2f4</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Non-Secure Unit Status Value Register

This register shows the current value of a status register on Non-secure channels selected by the pointer in NSEC_STATUSPTR.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">NSECSTATUSVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Non-Secure DMA Unit status value. Can be used for reading internal status values of the DMA Unit for debug purposes. Values shown here are dependent on STATUSPTR. Note that inputs are masked by security mapping before being presented here. This means that only status values mapped to Non-secure world are visible as non-Zero values.
All unimplemented bits are RAZWI. </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="NSEC_SIGNALPTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">NSEC_SIGNALPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x2f8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Non-Secure Unit Signal Pointer

This register can set a pointer to an internal register that shows the state of the Non-secure interfaces attached to the DMAC.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">NSECSIGNALPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Non-Secure DMA Unit signal pointer used to select which inputs or outputs to view using SIGNALVAL register. Pointer values, x, are:
 - 0 to 7: Trigger Input Requests [31+32*x : 32*x]
 - 8 to 9: Trigger output Acknowledges [31+32*(x-8) : 32*(x-8)]
 - 10 to 11: GPO output value [31+32*(x-10) : 32*(x-10)], only present when HAS_GPOSEL is set
 - Others: Reserved</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="NSEC_SIGNALVAL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">NSEC_SIGNALVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x2fc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Non-Secure Unit Signal Value Register

This register shows the current value of the Non-secure interfaces selected by the pointer in NSEC_SIGNALPTR.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">NSECSIGNALVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Non-Secure DMA Unit signal status. Can be used for reading signal values of triggers and GPOs for debug. Values shown here are dependent on SIGNALPTR. Note that inputs are masked by security mapping before being presented here. This means that only signals mapped to Non-secure world are visible as non-zero values. Writing to this register has the following effect:
 - Writing '1' to a Non-secure Trigger Input Request that are not selected by any DMA channel will cause a deny response for it. This can attempt to clear an unwanted trigger input.
 - Writing '1' to any Trigger Output Acknowledges status, GPO status and all Trigger Input Request already selected by any DMA channel is ignored.
All unimplemented bits are RAZWI. </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMA_BUILDCFG0" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMA_BUILDCFG0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0xfb0</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">DMA Build Configuration Register 0

This register is used to provide information about the configuration parameters of the DMAC.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CHID_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel ID Width. '0' means CHID is not present.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DATA_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Data Width.
 - 000: 8-bit
 - 001: 16-bit
 - 010: 32-bit
 - 011: 64-bit
 - 100: 128-bit
 - 101: 256-bit
 - 110: 512-bit
 - 111: 1024-bit</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ADDR_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Address Width in bits = ADDR_WIDTH + 1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x20</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">NUM_CHANNELS</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Number of Channels + 1 supported by the DMAC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x7</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">FRAMETYPE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Register Frame Type.
 - 000: Combined Frame,
 - 001: Security Configuration Frame,
 - 010: Secure Control Frame, or if TrustZone not implemented, Control Frame.
 - 011: Non-Secure Control Frame,
 - 100: DMA Channel Frame.
Note that each frame replicates the Information fields.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMA_BUILDCFG1" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMA_BUILDCFG1</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0xfb4</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">DMA Build Configuration Register 1

This register is used to provide information about the configuration parameters of the DMAC.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has Selectable Trigger Support</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[8:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">NUM_TRIGGER_IN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Number of Triggers Inputs. '0' means that no input triggers are present.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x20</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMA_BUILDCFG2" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMA_BUILDCFG2</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0xfb8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">DMA Build Configuration Register 2

This register is used to provide information about the configuration parameters of the DMAC.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_RET</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has Retention Support</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TZ</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has TrustZone Support</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:7]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_GPOSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has Shared and hence Selectable GPO Support.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[6:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="IIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">IIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0xfc8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Implementation Identification Register

This register provides information about the implementer of the DMAC.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">PRODUCTID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the product ID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3a0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">VARIANT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the major revision, or variant, of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REVISION</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the minor revision of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[11:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">IMPLEMENTER</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Contains the JEP106 code of the company that implemented the IP:
 - [11:8]: JEP106 continuation code of implementer.
 - [7]: Always 0.
 - [6:0]: JEP106 identity code of implementer.
For Arm this field reads as 0x43B.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x43b</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="AIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">AIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0xfcc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Architecture Identification Register

This register provides information about the architecture revision supported by the DMAC.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ARCH_MAJOR_REV</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Architecture Major Revision.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ARCH_MINOR_REV</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Architecture Minor Revision.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="PIDR4" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">PIDR4</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0xfd0</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Peripheral ID4 Register

This register returns byte[4] of the peripheral ID.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">4KB Count - the number of 4K pages used.
 - 0x00: 4K
 - 0x01: 8K
 - 0x02: 16K
 - 0x03: 32K</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DES_2</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">JEP106 Continuation Code</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x4</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="PIDR0" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">PIDR0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0xfe0</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Peripheral ID0 Register

This register returns byte[0] of the peripheral ID. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">PART_0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Part Number [7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0xa0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="PIDR1" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">PIDR1</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0xfe4</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Peripheral ID1 Register

This register returns byte[1] of the peripheral ID.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DES_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">JEP106 Identity Code [3:0]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xb</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">PART_1</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Part Number [11:8].</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x3</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="PIDR2" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">PIDR2</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0xfe8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Peripheral ID2 Register

This register returns byte[2] of the peripheral ID.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REVISION</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Revision Code</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">JEDEC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">JEDEC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DES_1</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">JEP106 Identity Code [6:4]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x3</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="PIDR3" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">PIDR3</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0xfec</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Peripheral ID 3 Register

This register returns byte[3] of the peripheral ID.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REVAND</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Manufacturer revision number</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">CMOD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Customer Modified</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="CIDR0" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">CIDR0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0xff0</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Component ID0 Register

This register returns byte[0] of the component ID.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">PRMBL_0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Preamble</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0xd</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="CIDR1" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">CIDR1</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0xff4</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Component ID1 Register

This register returns byte[1] of the component ID.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CLASS</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Component class</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">PRMBL_1</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Preamble</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="CIDR2" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">CIDR2</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0xff8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Component ID2 Register

This register returns byte[2] of the component ID.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">PRMBL_2</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Preamble</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x5</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="CIDR3" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">CIDR3</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0xffc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Component ID3 Register

This register returns byte[3] of the component ID.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">PRMBL_3</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Preamble</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0xb1</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_CMD" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_CMD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1000</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel DMA Command Register

This register allows the SW to control the operation of a DMA command.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SWTRIGOUTACK</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Trigger Output Acknowledge. Write '1' to acknowledge a Trigger Output request from the DMA. Once set to '1', this will remain high until the DMA Trigger Output is raised (either on the trigger output signal or as an interrupt) and the acknowledge is accepted. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:23]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[22:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSWTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Destination Trigger Input Request Type. Selects the trigger request type for the destination trigger input when the SW triggers the DESSWTRIGINREQ bit.
 - 00: Single request
 - 01: Last single request
 - 10: Block request
 - 11: Last block request
This field cannot be changed while the DESSWTRIGINREQ bit is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSWTRIGINREQ</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Destination Trigger Input Request. Write to '1' to create a SW trigger request to the DMA with the specified type in the DESSWTRIGINTYPE register. Once set to '1', this will remain high until the DMA is accepted the trigger and will return this to '0'. It will also be cleared automatically if the current command is completed without expecting another trigger event. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSWTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Source Trigger Input Request Type. Selects the trigger request type for the source trigger input when the SW triggers the SRCSWTRIGINREQ bit.
 - 00: Single request
 - 01: Last single request
 - 10: Block request
 - 11: Last block request
This field cannot be changed while the SRCSWTRIGINREQ bit is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSWTRIGINREQ</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Source Trigger Input Request. Write to '1' to create a SW trigger request to the DMA with the specified type in the SRCSWTRIGINTYPE register. Once set to '1', this will remain high until the DMA accepted the trigger and will return this to '0'. It will also be cleared automatically if the current command is completed without expecting another trigger event. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[5:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RESUMECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Resume Current DMA Operation. Writing this bit to '1' means that the DMAC can continue the operation of a paused channel. Can be set to '1' when the PAUSECMD or a STAT_DONE assertion with DONEPAUSEEN set HIGH results in pausing the current DMA channel operation indicated by the STAT_PAUSED and STAT_RESUMEWAIT bits. Otherwise, writes to this bit are ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">PAUSECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Pause Current DMA Operation. Once set to '1' the status cannot change until the DMA operation reached the paused state indicated by the STAT_PAUSED and STAT_RESUMEWAIT bits. The bit can be set by SW by writing it to '1', the current active DMA operation will be paused as soon as possible, but the ENABLECMD bit will remain HIGH to show that the operation is still active. Cleared automatically when STAT_RESUMEWAIT is set and the RESUMECMD bit is written to '1', meaning that the SW continues the operation of the channel. Note that each DMA channel can have other sources of a pause request and this field will not reflect the state of the other sources. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STOPCMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stop Current DMA Operation. Once set to '1', his will remain high until the DMA channel is stopped cleanly. Then this will return to '0' and ENABLECMD is also cleared. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored. Note that each DMA channel can have other sources of a stop request and this field will not reflect the state of the other sources.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DISABLECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disable DMA Operation at the end of the current DMA command operation. Once set to '1', this field will stay high and the current DMA command will be allowed to complete, but the DMA will not fetch the next linked command or will it auto-restart the DMA command even if they are set. Once the DMA has stopped, it will return to '0' and ENABLECMD is also cleared. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CLEARCMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DMA Clear command. When set to '1', it will remain high until all DMA channel registers and any internal queues and buffers are cleared, before returning to '0'. When set at the same time as ENABLECMD or while the DMA channel is already enabled, the clear will only occur after any ongoing DMA operation is either completed, stopped or disabled and the ENABLECMD bit is deasserted by the DMA.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ENABLECMD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Channel Enable. When set to '1', enables the channel to run its programmed task. When set to '1', it cannot be set back to zero, and this field will automatically clear to zero when a DMA process is completed. To force the DMA to stop prematurely, you must use CH_CMD.STOPCMD instead.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_STATUS" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_STATUS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1004</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Status Register

This register shows the internal status of the DMA command and also reports interrupts about internal events.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Status. This bit is set to HIGH when DMA channel starts waiting for output trigger acknowledgement. Automatically cleared when the output trigger acknowledgement is received either from HW or SW source.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Destination Trigger Status. This bit is set to HIGH when DMA channel starts waiting for destination input trigger request. Automatically cleared when the destination trigger request is received either from HW or SW source.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Status. This bit is set to HIGH when DMA channel starts waiting for source input trigger request. Automatically cleared when the source trigger request is received either from HW or SW source. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:22]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[21:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_RESUMEWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Waiting for resume from software Flag. This flag indicates that the DMA channel successfully paused the operation of the command and needs SW acknowledgment to resume the operation. Will be set to HIGH if STAT_PAUSED is asserted and the PAUSECMD bit set in the command register or when the STAT_DONE is asserted and the DONEPAUSEEN bit is set. Cleared when the RESUMECMD bit is set in the command register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_PAUSED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Paused Status Flag. This flag will be set to HIGH if the DMA channel successfully paused the operation of the command. The pause request can come from many internal or external sources. When the request to pause is not asserted anymore the bit will be cleared automatically and the command operation can continue.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Status Flag. This flag will be set to HIGH if the DMA channel successfully reached the stopped state. The stop request can come from many internal or external sources. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Status Flag. This flag will be set to HIGH if the DMA channel is successfully disabled using the DISABLECMD command. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Status Flag. This flag will be set to HIGH if the DMA encounters an error during its operation. The details about the error event can be found in the ERRINFO register. Write '1' to this bit to clear it. When cleared, it also clears the ERRINFO register. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DONE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done Status Flag. This flag will be set to HIGH when the DMA command reaches the state defined by the DONETYPE settings. When DONEPAUSEEN is set the DMA command operation is paused when this flag is asserted. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Interrupt Flag. This interrupt will be set to HIGH if the INTREN_TRIGOUTACKWAIT is set and the STAT_TRIGOUTACKWAIT status flag is asserted. Automatically cleared when STAT_TRIGOUTACKWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Destination Trigger Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DESTRIGINWAIT is set and the STAT_DESTRIGINWAIT status flag is asserted. Automatically cleared when STAT_DESTRIGINWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Interrupt Flag. This interrupt will be set to HIGH if the INTREN_SRCTRIGINWAIT is set and the STAT_SRCTRIGINWAIT status flag is asserted. Automatically cleared when STAT_SRCTRIGINWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Interrupt Flag. This interrupt will be set to HIGH if the INTREN_STOPPED is set and the STAT_STOPPED flag gets raised. Automatically cleared when STAT_STOPPED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DISABLED is set and the STAT_DISABLED flag gets raised. Automatically cleared when STAT_DISABLED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Interrupt Flag. This interrupt will be set to HIGH if the INTREN_ERR is set and the STAT_ERR status flag gets raised. Automatically cleared when STAT_ERR is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTR_DONE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Done Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DONE is set and the STAT_DONE status flag gets raised. Automatically cleared when STAT_DONE is cleared.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_INTREN" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_INTREN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1008</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Interrupt Enable Register

This register can enable the interrupt generation for internal events.

The content of this register can be updated during command linking by setting bit[2] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Interrupt Enable. When set to HIGH, enables INTR_TRIGOUTACKWAIT to be set and raise an interrupt when STAT_TRIGOUTACKWAIT status flag is asserted. When set to LOW, it prevents INTR_TRIGOUTACKWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for destination Trigger Interrupt Enable. When set to HIGH, enables INTR_DESTRIGINWAIT to be set and raise an interrupt when STAT_DESTRIGINWAIT status flag is asserted. When set to LOW, it prevents INTR_DESTRIGINWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Interrupt Enable. When set to HIGH, enables INTR_SRCTRIGINWAIT to be set and raise an interrupt when STAT_SRCTRIGINWAIT status flag is asserted. When set to LOW, it prevents INTR_SRCTRIGINWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Interrupt Enable. When set to HIGH, enables INTR_STOPPED to be set and raise an interrupt when STAT_STOPPED status flag is asserted. When set to LOW, it prevents INTR_STOPPED to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Interrupt Enable. When set to HIGH, enables INTR_DISABLED to be set and raise an interrupt when STAT_DISABLED status flag is asserted. When set to LOW, it prevents INTR_DISABLED to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Interrupt Enable. When set to HIGH, enables INTR_ERROR to be set and raise an interrupt when the STAT_ERR status flag is asserted. When set to LOW, it prevents INTR_ERR to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTREN_DONE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Done Interrupt Enable. When set to HIGH, enables the INTR_DONE to be set and raise an interrupt when the STAT_DONE status flag is asserted. When set to LOW, it prevents INTR_DONE to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_CTRL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_CTRL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x100c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Control Register

This register can be used to configure the type of the transfers and the resources needed by the currently executed DMA command. It also defines how the command shall behave when the command is complete.
The content of this register can be updated during command linking by setting bit[3] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:28]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[27:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USETRIGOUT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Trigger Output use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USEDESTRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Destination Trigger Input use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USESRCTRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Source Trigger Input use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DONEPAUSEEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done pause enable. When set to HIGH the assertion of the STAT_DONE flag results in an automatic pause request for the current DMA operation. When the paused state is reached the STAT_RESUMEWAIT flag is also set. When set to LOW the assertion of the STAT_DONE does not pause the progress of the command and the next operation of the channel will be started immediately after the STAT_DONE flag is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DONETYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done type selection. This field defines when the STAT_DONE status flag is asserted during the command operation.
 - 000: STAT_DONE flag is not asserted for this command.
 - 001: End of a command, before jumping to the next linked command. (default)
 - 011: End of an autorestart cycle, before starting the next cycle.
 - Others : Reserved.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REGRELOADTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Automatic register reload type. Defines how the DMA command reloads initial values at the end of a DMA command before autorestarting, ending or linking to a new DMA command:
 - 000: Reload Disabled.
 - 001: Reload source and destination size registers only.
 - 011: Reload source address only and all source and destination size registers.
 - 101: Reload destination address only and all source and destination size registers.
 - 111: Reload source and destination address and all source and destination size registers.
 - Others: Reserved.
NOTE: When CLEARCMD is set, the reloaded registers will also be cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:15]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[14:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">YTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Operation type for Y direction:
 - 000: "disable" - Only do 1D transfers. When HAS_2D is 0, meaning 2D capability is not supported in HW, the YTYPE is always "000".
 - 001: "continue" - Copy 2D data in a continuous manner from source area to the destination area by using the YSIZE registers. The copy stops when the source runs out of data or the destination runs out of space. Not supported when HAS_2D is 0 in HW.
 - 010: "wrap" - Wrap the 2D source area within the destination 2D area by starting to copy data from the beginning of the first source line to the remaining space in the destination area. If the destination area is smaller than the source area then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP or HAS_2D is 0 in HW.
 - 011: Fill the remainder of the destination area with FILLVAL when the source area runs out of data. If the destination area is smaller than the source area then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP or HAS_2D is 0 in HW
 - Others: Reserved</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">XTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Operation type for X direction:
 - 000: "disable" - No data transfer will take place for this command. This mode can be used to create empty commands that wait for an event or set GPOs.
 - 001: "continue" - Copy data in a continuous manner from source to the destination. For 1D operations it is expected that SRCXSIZE is equal to DESXSIZE, other combinations result in UNPREDICTABLE behavior. For 2D operations, this mode can be used for simple 2D to 2D copy but it also allows the reshaping of the data like 1D to 2D or 2D to 1D conversions. If the DESXSIZE is smaller than SRCXSIZE then the read data from the current source line goes to the next destination line. If SRCXSIZE is smaller than DESXSIZE then the reads start on the next line and data is written to the remainder of the current destination line. Note: For 1D to 2D the SRCYSIZE for 2D to 1D conversion the DESYSIZE needs to be set to 1 when using this mode.
 - 010: "wrap" - Wrap source data within a destination line when the end of the source line is reached. Read starts again from the beginning of the source line and copied to the remainder of the destination line. If the DESXSIZE is smaller than SRCXSIZE then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP is 0 in HW
 - 011: "fill" - Fill the remainder of the destination line with FILLVAL when the end of the source line is reached. If the DESXSIZE is smaller than SRCXSIZE then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP is 0 in HW.
 - Others: Reserved.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CHPRIO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel Priority.
 - 0: Lowest Priority
 - 15: Highest Priority</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TRANSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Transfer Entity Size. Size in bytes = 2^TRANSIZE.
 - 000: Byte
 - 001: Halfworld
 - 010: Word
 - 011: Doubleword
 - 100: 128bits
 - 101: 256bits
 - 110: 512bits
 - 111: 1024bits
Note that DATA_WIDTH limits this field. Address will be aligned to TRANSIZE by the DMAC by ignoring the lower bits.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_SRCADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_SRCADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1010</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Address Register

This register defines the 32-bit base address of the command to read the data from. When the register is read during the execution of the command it shows the actual address the DMA channel is going to read from.

The content of this register can be updated during command linking by setting bit[4] in the command link header. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address [31:0].</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_SRCADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_SRCADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1014</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Address Register High Bits [63:32]

This register defines the upper 32 bits of the read address in case more than 32-bit addressing is used in the system. When the register is read during the execution of the command it shows the actual address the DMA channel is going to read from.

The content of this register can be updated during command linking by setting bit[5] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address [63:32]. Allows 64-bit addressing but the system might need less address bits defined by ADDR_WIDTH. The not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_DESADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_DESADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1018</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Address Register

This register defines the 32-bit base address of the command to write the data to. When the register is read during the execution of the command it shows the actual address the DMA channel is going to write to.

The content of this register can be updated during command linking by setting bit[6] in the command link header. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Address[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_DESADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_DESADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x101c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Address Register, High Bits [63:32]

This register defines the upper 32 bits of the write address in case more than 32-bit addressing is used in the system. When the register is read during the execution of the command it shows the actual address the DMA channel is going to write to.

The content of this register can be updated during command linking by setting bit[7] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Address[63:32]. Allows 64-bit addressing but the system might need less address bits defined by ADDR_WIDTH. The not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_XSIZE" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_XSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1020</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Size Register, Lower Bits [15:0]

This register defines the number of data units copied during the DMA command up to 16 bits in the X dimension. The source and destination size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the remaining number of units in both read and write directions.

The content of this register can be updated during command linking by setting bit[8] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Number of Transfers in the X Dimension lower bits [15:0]. This register along with DESXSIZEHI defines the destination data block size of the DMA operation for or any 1D operation, and defines the X dimension of the 2D destination block for a 2D operation. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only and writing to SRCXSIZE will also update the value of this register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Number of Transfers in the X Dimension lower bits [15:0]. This register along with SRCXSIZEHI defines the source data block size of the DMA operation for any 1D operation, and defines the X dimension of the 2D source block for 2D operation.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_XSIZEHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_XSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1024</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Size Register, High Bits [31:16]

This register defines the number of data units copied during the DMA command up to 32 bits in the X dimension. The source and destination size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the higher bits of the remaining number of units in both read and write directions.

The content of this register can be updated during command linking by setting bit[9] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXSIZEHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Number of Transfers in the X Dimension high bits [31:16]. This register along with DESXSIZE defines the destination data block size of the DMA operation for or any 1D operation, and defines the X dimension of the 2D destination block for a 2D operation. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only and writing to SRCXSIZEHI will also update the value of this register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Number of Transfers in the X Dimension high bits [31:16]. This register along with SRCXSIZE defines the source data block size of the DMA operation for any 1D operation, and defines the X dimension of the 2D source block for 2D operation.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_SRCTRANSCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_SRCTRANSCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1028</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Transfer Configuration Register

This register provides transfer attribute settings in the read direction of the DMA command.

The content of this register can be updated during command linking by setting bit[10] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCMAXBURSTLEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Max Burst Length. Hint for the DMA on what is the maximum allowed burst size it can use for read transfers. The maximum number of beats sent by the DMA for a read burst is equal to SRCMAXBURSTLEN + 1. Default value is 16 beats, which allows the DMA to set all burst sizes. Note: Limited by the DATA_BUFF_SIZE so larger settings may not always result in larger bursts.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCPRIVATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Privilege Attribute.
 - 0: Unprivileged
 - 1: Privileged
 When a channel is unprivileged this bit is tied to 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCNONSECATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Non-secure Attribute.
 - 0: Secure
 - 1: Non-secure
 When a channel is Non-secure this bit is tied to 1. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Transfer Memory Attribute field [3:0].
When SRCMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When SRCMEMATTRHI is Normal memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_DESTRANSCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_DESTRANSCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x102c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Transfer Configuration Register

This register provides transfer attribute settings in the write direction of the DMA command.

The content of this register can be updated during command linking by setting bit[11] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESMAXBURSTLEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Max Burst Length. Hint for the DMA on what is the maximum allowed burst size it can use for write transfers. The maximum number of beats sent by the DMA for a write burst is equal to DESMAXBURSTLEN + 1. Default value is 16 beats, which allows the DMA to set all burst sizes. Note: Limited by the DATA_BUFF_SIZE so larger settings may not always result in larger bursts.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESPRIVATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Privilege Attribute.
 - 0: Unprivileged
 - 1: Privileged
 When a channel is unprivileged this bit is tied to 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESNONSECATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Non-secure Attribute.
 - 0: Secure
 - 1: Non-secure
 When a channel is Non-secure this bit is tied to 1. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Transfer Memory Attribute field [3:0].
When DESMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When DESMEMATTRHI is Normal Memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_XADDRINC" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_XADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1030</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Address Increment Register

This register sets the increment values used to update the source and destination addresses after each transferred data unit.

The content of this register can be updated during command linking by setting bit[12] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXADDRINC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination X dimension Address Increment. This value is used as the increment between each TRANSIZE transfer. When a single bit is used then only 0 and 1 can be set. For wider increment registers, two's complement used with a range between -32768 to 32767 when the counter is 16-bits wide. The width of the register is indicated by the INC_WIDTH parameter. DESADDR_next = DESADDR + 2^TRANSIZE * DESXADDRINC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source X dimension Address Increment. This value is used as the increment between each TRANSIZE transfer. When a single bit is used then only 0 and 1 can be set. For wider increment registers, two's complement used with a range between -32768 to 32767 when the counter is 16-bits wide. The width of the register is indicated by the INC_WIDTH parameter. SRCADDR_next = SRCADDR + 2^TRANSIZE * SRCXADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_YADDRSTRIDE" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_YADDRSTRIDE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1034</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Y Dimension Address Stride Register

This register sets the increment values used to update the source and destination line base addresses after each line is transferred.

The content of this register can be updated during command linking by setting bit[13] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESYADDRSTRIDE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Address Stride between lines. Calculated in TRANSIZE aligned steps. This value is used to increment the DESADDR after completing the transfer of a destination line. DESADDR_next_line_base = DESADDR_line_base + 2^TRANSIZE * DESYADDRSTRIDE. Two's complement used with a range between -32768 to 32767. When set to 0 the DESADDR is not incremented after completing one line. Not present when HAS_2D is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCYADDRSTRIDE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address Stride between lines. Calculated in TRANSIZE aligned steps. This value is used to increment the SRCADDR after completing the transfer of a source line. SRCADDR_next_line_base = SRCADDR_line_base + 2^TRANSIZE * SRCYADDRSTRIDE. Two's complement used with a range between -32768 to 32767. When set to 0 the SRCADDR is not incremented after completing one line. Not present when HAS_2D is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_FILLVAL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_FILLVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1038</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Fill Pattern Value Register

This register provides a predefined value to be used to fill the remaining part of the destination memory area when the source side of the command is finished.

The content of this register can be updated during command linking by setting bit[14] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">FILLVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Fill pattern value. When XTYPE or YTYPE is set to fill mode, then this register value is used on the write data bus when the command starts to fill the memory area. The TRANSIZE defines the width of the FILLVAL used for the command. For byte transfers the FILLVAL[7:0] is used, other bits are ignored. For halfword transfers the FILLVAL[15:0] is used, other bits are ignored. For 64-bit and wider transfers the FILLVAL[31:0] pattern is repeated on the full width of the data bus. Not present when HAS_WRAP is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_YSIZE" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_YSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x103c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Y Dimensions Size Register

This register defines the number of lines copied during the DMA command up to 16 bits in the Y dimension. The read and write size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the remaining number of lines in both read and write directions.

The content of this register can be updated during command linking by setting bit[15] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESYSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Y dimension or number of lines. Not present when HAS_2D is 0. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCYSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Y dimension or number of lines. Not present when HAS_2D is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_TMPLTCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_TMPLTCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1040</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Template Configuration Register

This register provides configuration settings when using template pattern based copy operations.

The content of this register can be updated during command linking by setting bit[16] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTMPLTSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Template Size in number of transfers plus one.
 - 0: Destination template is disabled.
 - 1 to 31: DESTMPLT[DESTMPLTSIZE:0] is used as the destination template. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:13]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[12:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTMPLTSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Template Size in number of transfers plus one.
 - 0: Source template is disabled.
 - 1 to 31: Bits SRCTMPLT[SRCTMPLTSIZE:0] is used as the source template. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_SRCTMPLT" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_SRCTMPLT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1044</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Template Pattern Register

This register sets the template pattern used for reading the source memory area.

The content of this register can be updated during command linking by setting bit[17] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTMPLT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Packing Template. Bit[0] is read only and always set to 1 as template patterns can only start from the base address of the transfer. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCTMPLTLSB</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Packing Template Least Significant Bit. This bit of the template is read only and always set to 1 as template patterns can only start from the base address of the transfer. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x1</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_DESTMPLT" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_DESTMPLT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1048</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Template Pattern Register

This register sets the template pattern used for writing the destination memory area.

The content of this register can be updated during command linking by setting bit[18] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTMPLT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Packing Template. Bit[0] is read only and always set to 1 as template patterns can only start from the base address of the transfer. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESTMPLTLSB</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Packing Template Least Significant Bit. This bit of the template is read only and always set to 1 as template patterns can only start from the base address of the transfer. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x1</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_SRCTRIGINCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_SRCTRIGINCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x104c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Trigger In Configuration Register

This register provides configuration settings when using source side trigger input for the current DMA command.

The content of this register can be updated during command linking by setting bit[19] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINBLKSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Default Transfer Size. Defined transfer size per trigger + 1.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINMODE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Mode:
 - 00: Command
 - 01: Reserved
 - 10: DMA driven Flow control. Only allowed when HAS_TRIGIN is enabled.
 - 11: Peripheral driven Flow control. Only allowed when HAS_TRIGIN is enabled.
Note: This field is ignored for Internal triggers as they only support Command triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Type:
 - 00: Software only Trigger Request. SRCTRIGINSEL is ignored.
 - 01: Reserved
 - 10: HW Trigger Request. Only allowed when HAS_TRIGIN is enabled. SRCTRIGINSEL selects between external trigger inputs if HAS_TRIGSEL is enabled.
 - 11: Internal Trigger Request. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Request. SRCTRIGINSEL selects between DMA channels.
Note: SW triggers are also available when HW or Internal types are selected, but is is not recommended and caution must be taken when the these modes are combined.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCTRIGINSEL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Trigger Input Select</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_DESTRIGINCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_DESTRIGINCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1050</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Trigger In Configuration Register

This register provides configuration settings when using destination side trigger input for the current DMA command.

The content of this register can be updated during command linking by setting bit[20] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINBLKSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Default Transfer Size. Defined transfer size per trigger + 1.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINMODE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Mode:
 - 00: Command
 - 01: Reserved
 - 10: DMA driven Flow control. Only allowed when HAS_TRIGIN is enabled.
 - 11: Peripheral driven Flow control. Only allowed when HAS_TRIGIN is enabled.
Note: This field is ignored for Internal triggers as they only support Command triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Type:
 - 00: Software only Trigger Request. DESTRIGINSEL is ignored.
 - 01: Reserved
 - 10: HW Trigger Request. Only allowed when HAS_TRIGIN is enabled. DESTRIGINSEL selects between external trigger inputs if HAS_TRIGSEL is enabled.
 - 11: Internal Trigger Request. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Request. DESTRIGINSEL selects between DMA channels.
Note: SW triggers are also available when HW or Internal types are selected, but is is not recommended and caution must be taken when the these modes are combined.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESTRIGINSEL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Trigger Input Select</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_TRIGOUTCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_TRIGOUTCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1054</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Trigger Out Configuration Register

This register provides configuration settings when using trigger output for the current DMA command.

The content of this register can be updated during command linking by setting bit[21] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TRIGOUTTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Trigger Output Type
 - 00: Software only Trigger Acknowledgement.
 - 01: Reserved
 - 10: HW Trigger Acknowledgement. Only allowed when HAS_TRIGOUT is enabled.
 - 11: Internal Trigger Acknowledgement. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Acknowledgement.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_LINKATTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_LINKATTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1070</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Memory Attributes Register

This register provides transfer attribute settings for the command link related read transfers. The security and privilege attributes cannot be adjusted, they match the attributes of the channel.

The content of this register can be updated during command linking by setting bit[28] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Read Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Link Address Read Transfer Memory Attribute field [3:0].
When LINKMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When LINKMEMATTRHI is Normal memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_AUTOCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_AUTOCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1074</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Automatic Command Restart Configuration Register

This register configures the automatic restart behavior of the currently running command.

The content of this register can be updated during command linking by setting bit[29] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CMDRESTARTINFEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Infinite Automatic Command Restart. When set, CMDRESTARTCNT is ignored and the command is always restarted after it is completed, including output triggering if enabled and autoreloading the registers but it will not perform a link to the next command. This means that the infinite loop of automatic restarts can only be broken by DISABLECMD or STOPCMD. When CMDRESTARTINFEN is set to '0', then the autorestarting of a command depends on CMDRESTARTCNT and when that counter is set to 0 the autorestarting is finished. In this case the next linked command is read or the command is complete.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">CMDRESTARTCNT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Automatic Command Restart Counter. Defines the number of times automatic restarting will occur at end of DMA command. Auto restarting will occur after the command is completed, including output triggering if enabled and autoreloading the registers, but it will only perfrom a link to the next command when CMDRESTARTCNT == 0. When CMDRESTARTCNT and CMDRESTARTINF are both set to '0', autorestart is disabled.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_LINKADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_LINKADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1078</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Register

This register sets the 32-bit address of the next element in a command link. When the command execution is finished and this register is set then the DMA channel starts loading the next command from this address.

The content of this register can be updated during command linking by setting bit[30] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKADDR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Pointer [31:2]. The DMAC fetches the next command from this address if LINKADDREN is set.
NOTE: Commands are fetched with the security and privilege attribute of the channel and cannot be adjusted for the command link reads.
</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKADDREN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Enable Link Address. When set to '1', the DMAC fetches the next command defined by LINKADDR. When set to '0' the DMAC will return to idle at the end of the current command.

NOTE: the linked command fetched by the DMAC needs to clear this field to mark the end of the command chain. Otherwise it may result in an infinite loop of the same command.
</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_LINKADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_LINKADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x107c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Register, High Bits [63:32]

This register sets the upper address bits of the next element in a command link.

The content of this register can be updated during command linking by setting bit[31] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Link Address Pointer [63:32]. Allows 64-bit addressing but the system might need less address bits. Limited by ADDR_WIDTH and the not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_WRKREGPTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_WRKREGPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1088</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Working Register Pointer Register

This register can be used to select an internal work register of the DMA channel that will be visible in the CH_WRKREGVAL register. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">WRKREGPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Internal Working Register Pointer. These pointer refers to the following:
 - 0: Reserved
 - 1: SRCADDR_INITIAL
 - 2: SRCADDRHI_INITIAL
 - 3: DESADDR_INITIAL
 - 4: DESADDRHI_INITIAL
 - 5: SRCXSIZEHI_INITIAL, SRCXSIZE_INITIAL
 - 6: DESXSIZEHI_INITIAL, DESXSIZE_INITIAL
 - 7: SRCADDR_LINEINITIAL
 - 8: SRCADDRHI_LINEINITIAL
 - 9: DESADDR_LINEINITIAL
 - 10: DESADDRHI_LINEINITIAL
 - 11: SRCYSIZE_INITIAL (HAS_2D only)
 - 12: DESYSIZE_INITIAL (HAS_2D only)
 - Others: Reserved.
NOTE: When the selected register is not supported by the DMA then it is read as 0 in the CH_WRKREGVAL register. For 1D modes the INITIAL and LINEINITIAL registers contain the same values.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_WRKREGVAL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_WRKREGVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x108c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel - Working Register Value Register

This register shows the internal value of a work register of the DMA channel selected by the CH_WRKREGPTR register.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">WRKREGVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Internal Working Register Values. WRKREGPTR points to the register that is visible here. The values are only guaranteed to be stable for the current command when STAT_PAUSED is asserted, otherwise they depend on the current status of the channel which makes them UNPREDICTABLE.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_ERRINFO" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_ERRINFO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1090</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Error Information Register

This register provides information about internal errors encountered during command exectuion by the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ERRINFO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error information Register. Additional information for the error that is encountered by the DMA. The meaning of the bits are detailed in the Error Handling section.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TRIGOUTSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Trigger Output Selection Error Flag. Set when the command selects a trigger output that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Selection Error Flag. Set when the command selects a destination trigger input that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Selection Error Flag. Set when the command selects a source trigger input that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CFGERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Configuration Error Flag. Set when the DMA command is enabled or a linked command is read but it is configured in a mode that is not supported by the implementation.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">BUSERR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Bus Error Flag. Set when the DMA encounters a bus error during data or command read transfers.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_IIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_IIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x10c8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Implementation Identification Register

This register provides information about the revision of the product implementing the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">PRODUCTID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the product ID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3a0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">VARIANT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the major revision, or variant, of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REVISION</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the minor revision of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[11:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">IMPLEMENTER</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Contains the JEP106 code of the company that implemented the IP:
 - [11:8]: JEP106 continuation code of implementer.
 - [7]: Always 0.
 - [6:0]: JEP106 identity code of implementer.
For Arm this field reads as 0x43B.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x43b</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_AIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_AIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x10cc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Architecture Identification Register

This register provides information about the architecture version supported by the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ARCH_MAJOR_REV</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Architecture Major Revision.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ARCH_MINOR_REV</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Architecture Minor Revision.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_ISSUECAP" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_ISSUECAP</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x10e8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Used for setting issuing capability threshold.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ISSUECAP</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ISSUECAP can be used by software to place a constraint on allowed issuing capability in both read and write direction.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x7</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_BUILDCFG0" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_BUILDCFG0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x10f8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Build Configuration and Capability Register 0

This register contains the configuration parameters can capabilities of the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:30]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[29:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INC_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Width of the increment register = INC_WIDTH + 1.
When set to 0, then only 0 and 1 can be set as an increment. When larger values are used, then negative increments can be set using 2's complement:
INC_WIDTH = 0: 0..1
INC_WIDTH = 1: -2..1
INC_WIDTH = 2: -4..3
INC_WIDTH = 3: -8..7
…
INC_WIDTH = 15: -32768..32767</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:22]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DATA_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Data Width.
 - 000: 8-bit
 - 001: 16-bit
 - 010: 32-bit
 - 011: 64-bit
 - 100: 128-bit
 - 101: 256-bit
 - 110: 512-bit
 - 111: 1024-bit</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[21:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ADDR_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Address Width in bits = ADDR_WIDTH + 1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x20</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CMD_BUFF_SIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Command Buffer Size in command words - 1. Total Size = (CMD_BUFF_SIZE + 1) * 4 bytes.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DATA_BUFF_SIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Data Buffer Size in entries - 1. Total Size = ((DATA_BUFF_SIZE + 1) * DATA_WIDTH /8) bytes.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0xf</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH0_CH_BUILDCFG1" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH0_CH_BUILDCFG1</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x10fc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Build Configuration and Capability Register 1

This register contains the configuration parameters can capabilities of the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_GPOSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has shared GPO ports between channels.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:13]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[12:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_STREAMSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has selectable stream interfaces.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_STREAM</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has stream interface support.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_WRKREG</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has internal register view capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_AUTO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has automatic reload and restart capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_CMDLINK</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has command link list capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:7]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has selectable triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[6:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGOUT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has hardware trigger output port.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[5:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has hardware trigger input ports.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIG</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has trigger capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TMPLT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has template based pack and unpack capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_2D</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has 2D capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_WRAP</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has wrap capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">HAS_XSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Has 32-bit XSIZE counters.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x1</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_CMD" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_CMD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1100</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel DMA Command Register

This register allows the SW to control the operation of a DMA command.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SWTRIGOUTACK</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Trigger Output Acknowledge. Write '1' to acknowledge a Trigger Output request from the DMA. Once set to '1', this will remain high until the DMA Trigger Output is raised (either on the trigger output signal or as an interrupt) and the acknowledge is accepted. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:23]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[22:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSWTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Destination Trigger Input Request Type. Selects the trigger request type for the destination trigger input when the SW triggers the DESSWTRIGINREQ bit.
 - 00: Single request
 - 01: Last single request
 - 10: Block request
 - 11: Last block request
This field cannot be changed while the DESSWTRIGINREQ bit is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSWTRIGINREQ</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Destination Trigger Input Request. Write to '1' to create a SW trigger request to the DMA with the specified type in the DESSWTRIGINTYPE register. Once set to '1', this will remain high until the DMA is accepted the trigger and will return this to '0'. It will also be cleared automatically if the current command is completed without expecting another trigger event. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSWTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Source Trigger Input Request Type. Selects the trigger request type for the source trigger input when the SW triggers the SRCSWTRIGINREQ bit.
 - 00: Single request
 - 01: Last single request
 - 10: Block request
 - 11: Last block request
This field cannot be changed while the SRCSWTRIGINREQ bit is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSWTRIGINREQ</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Source Trigger Input Request. Write to '1' to create a SW trigger request to the DMA with the specified type in the SRCSWTRIGINTYPE register. Once set to '1', this will remain high until the DMA accepted the trigger and will return this to '0'. It will also be cleared automatically if the current command is completed without expecting another trigger event. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[5:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RESUMECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Resume Current DMA Operation. Writing this bit to '1' means that the DMAC can continue the operation of a paused channel. Can be set to '1' when the PAUSECMD or a STAT_DONE assertion with DONEPAUSEEN set HIGH results in pausing the current DMA channel operation indicated by the STAT_PAUSED and STAT_RESUMEWAIT bits. Otherwise, writes to this bit are ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">PAUSECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Pause Current DMA Operation. Once set to '1' the status cannot change until the DMA operation reached the paused state indicated by the STAT_PAUSED and STAT_RESUMEWAIT bits. The bit can be set by SW by writing it to '1', the current active DMA operation will be paused as soon as possible, but the ENABLECMD bit will remain HIGH to show that the operation is still active. Cleared automatically when STAT_RESUMEWAIT is set and the RESUMECMD bit is written to '1', meaning that the SW continues the operation of the channel. Note that each DMA channel can have other sources of a pause request and this field will not reflect the state of the other sources. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STOPCMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stop Current DMA Operation. Once set to '1', his will remain high until the DMA channel is stopped cleanly. Then this will return to '0' and ENABLECMD is also cleared. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored. Note that each DMA channel can have other sources of a stop request and this field will not reflect the state of the other sources.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DISABLECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disable DMA Operation at the end of the current DMA command operation. Once set to '1', this field will stay high and the current DMA command will be allowed to complete, but the DMA will not fetch the next linked command or will it auto-restart the DMA command even if they are set. Once the DMA has stopped, it will return to '0' and ENABLECMD is also cleared. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CLEARCMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DMA Clear command. When set to '1', it will remain high until all DMA channel registers and any internal queues and buffers are cleared, before returning to '0'. When set at the same time as ENABLECMD or while the DMA channel is already enabled, the clear will only occur after any ongoing DMA operation is either completed, stopped or disabled and the ENABLECMD bit is deasserted by the DMA.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ENABLECMD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Channel Enable. When set to '1', enables the channel to run its programmed task. When set to '1', it cannot be set back to zero, and this field will automatically clear to zero when a DMA process is completed. To force the DMA to stop prematurely, you must use CH_CMD.STOPCMD instead.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_STATUS" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_STATUS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1104</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Status Register

This register shows the internal status of the DMA command and also reports interrupts about internal events.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Status. This bit is set to HIGH when DMA channel starts waiting for output trigger acknowledgement. Automatically cleared when the output trigger acknowledgement is received either from HW or SW source.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Destination Trigger Status. This bit is set to HIGH when DMA channel starts waiting for destination input trigger request. Automatically cleared when the destination trigger request is received either from HW or SW source.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Status. This bit is set to HIGH when DMA channel starts waiting for source input trigger request. Automatically cleared when the source trigger request is received either from HW or SW source. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:22]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[21:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_RESUMEWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Waiting for resume from software Flag. This flag indicates that the DMA channel successfully paused the operation of the command and needs SW acknowledgment to resume the operation. Will be set to HIGH if STAT_PAUSED is asserted and the PAUSECMD bit set in the command register or when the STAT_DONE is asserted and the DONEPAUSEEN bit is set. Cleared when the RESUMECMD bit is set in the command register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_PAUSED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Paused Status Flag. This flag will be set to HIGH if the DMA channel successfully paused the operation of the command. The pause request can come from many internal or external sources. When the request to pause is not asserted anymore the bit will be cleared automatically and the command operation can continue.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Status Flag. This flag will be set to HIGH if the DMA channel successfully reached the stopped state. The stop request can come from many internal or external sources. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Status Flag. This flag will be set to HIGH if the DMA channel is successfully disabled using the DISABLECMD command. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Status Flag. This flag will be set to HIGH if the DMA encounters an error during its operation. The details about the error event can be found in the ERRINFO register. Write '1' to this bit to clear it. When cleared, it also clears the ERRINFO register. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DONE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done Status Flag. This flag will be set to HIGH when the DMA command reaches the state defined by the DONETYPE settings. When DONEPAUSEEN is set the DMA command operation is paused when this flag is asserted. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Interrupt Flag. This interrupt will be set to HIGH if the INTREN_TRIGOUTACKWAIT is set and the STAT_TRIGOUTACKWAIT status flag is asserted. Automatically cleared when STAT_TRIGOUTACKWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Destination Trigger Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DESTRIGINWAIT is set and the STAT_DESTRIGINWAIT status flag is asserted. Automatically cleared when STAT_DESTRIGINWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Interrupt Flag. This interrupt will be set to HIGH if the INTREN_SRCTRIGINWAIT is set and the STAT_SRCTRIGINWAIT status flag is asserted. Automatically cleared when STAT_SRCTRIGINWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Interrupt Flag. This interrupt will be set to HIGH if the INTREN_STOPPED is set and the STAT_STOPPED flag gets raised. Automatically cleared when STAT_STOPPED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DISABLED is set and the STAT_DISABLED flag gets raised. Automatically cleared when STAT_DISABLED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Interrupt Flag. This interrupt will be set to HIGH if the INTREN_ERR is set and the STAT_ERR status flag gets raised. Automatically cleared when STAT_ERR is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTR_DONE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Done Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DONE is set and the STAT_DONE status flag gets raised. Automatically cleared when STAT_DONE is cleared.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_INTREN" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_INTREN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1108</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Interrupt Enable Register

This register can enable the interrupt generation for internal events.

The content of this register can be updated during command linking by setting bit[2] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Interrupt Enable. When set to HIGH, enables INTR_TRIGOUTACKWAIT to be set and raise an interrupt when STAT_TRIGOUTACKWAIT status flag is asserted. When set to LOW, it prevents INTR_TRIGOUTACKWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for destination Trigger Interrupt Enable. When set to HIGH, enables INTR_DESTRIGINWAIT to be set and raise an interrupt when STAT_DESTRIGINWAIT status flag is asserted. When set to LOW, it prevents INTR_DESTRIGINWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Interrupt Enable. When set to HIGH, enables INTR_SRCTRIGINWAIT to be set and raise an interrupt when STAT_SRCTRIGINWAIT status flag is asserted. When set to LOW, it prevents INTR_SRCTRIGINWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Interrupt Enable. When set to HIGH, enables INTR_STOPPED to be set and raise an interrupt when STAT_STOPPED status flag is asserted. When set to LOW, it prevents INTR_STOPPED to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Interrupt Enable. When set to HIGH, enables INTR_DISABLED to be set and raise an interrupt when STAT_DISABLED status flag is asserted. When set to LOW, it prevents INTR_DISABLED to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Interrupt Enable. When set to HIGH, enables INTR_ERROR to be set and raise an interrupt when the STAT_ERR status flag is asserted. When set to LOW, it prevents INTR_ERR to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTREN_DONE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Done Interrupt Enable. When set to HIGH, enables the INTR_DONE to be set and raise an interrupt when the STAT_DONE status flag is asserted. When set to LOW, it prevents INTR_DONE to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_CTRL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_CTRL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x110c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Control Register

This register can be used to configure the type of the transfers and the resources needed by the currently executed DMA command. It also defines how the command shall behave when the command is complete.
The content of this register can be updated during command linking by setting bit[3] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:28]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[27:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USETRIGOUT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Trigger Output use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USEDESTRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Destination Trigger Input use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USESRCTRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Source Trigger Input use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DONEPAUSEEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done pause enable. When set to HIGH the assertion of the STAT_DONE flag results in an automatic pause request for the current DMA operation. When the paused state is reached the STAT_RESUMEWAIT flag is also set. When set to LOW the assertion of the STAT_DONE does not pause the progress of the command and the next operation of the channel will be started immediately after the STAT_DONE flag is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DONETYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done type selection. This field defines when the STAT_DONE status flag is asserted during the command operation.
 - 000: STAT_DONE flag is not asserted for this command.
 - 001: End of a command, before jumping to the next linked command. (default)
 - 011: End of an autorestart cycle, before starting the next cycle.
 - Others : Reserved.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REGRELOADTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Automatic register reload type. Defines how the DMA command reloads initial values at the end of a DMA command before autorestarting, ending or linking to a new DMA command:
 - 000: Reload Disabled.
 - 001: Reload source and destination size registers only.
 - 011: Reload source address only and all source and destination size registers.
 - 101: Reload destination address only and all source and destination size registers.
 - 111: Reload source and destination address and all source and destination size registers.
 - Others: Reserved.
NOTE: When CLEARCMD is set, the reloaded registers will also be cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:15]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[14:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">YTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Operation type for Y direction:
 - 000: "disable" - Only do 1D transfers. When HAS_2D is 0, meaning 2D capability is not supported in HW, the YTYPE is always "000".
 - 001: "continue" - Copy 2D data in a continuous manner from source area to the destination area by using the YSIZE registers. The copy stops when the source runs out of data or the destination runs out of space. Not supported when HAS_2D is 0 in HW.
 - 010: "wrap" - Wrap the 2D source area within the destination 2D area by starting to copy data from the beginning of the first source line to the remaining space in the destination area. If the destination area is smaller than the source area then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP or HAS_2D is 0 in HW.
 - 011: Fill the remainder of the destination area with FILLVAL when the source area runs out of data. If the destination area is smaller than the source area then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP or HAS_2D is 0 in HW
 - Others: Reserved</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">XTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Operation type for X direction:
 - 000: "disable" - No data transfer will take place for this command. This mode can be used to create empty commands that wait for an event or set GPOs.
 - 001: "continue" - Copy data in a continuous manner from source to the destination. For 1D operations it is expected that SRCXSIZE is equal to DESXSIZE, other combinations result in UNPREDICTABLE behavior. For 2D operations, this mode can be used for simple 2D to 2D copy but it also allows the reshaping of the data like 1D to 2D or 2D to 1D conversions. If the DESXSIZE is smaller than SRCXSIZE then the read data from the current source line goes to the next destination line. If SRCXSIZE is smaller than DESXSIZE then the reads start on the next line and data is written to the remainder of the current destination line. Note: For 1D to 2D the SRCYSIZE for 2D to 1D conversion the DESYSIZE needs to be set to 1 when using this mode.
 - 010: "wrap" - Wrap source data within a destination line when the end of the source line is reached. Read starts again from the beginning of the source line and copied to the remainder of the destination line. If the DESXSIZE is smaller than SRCXSIZE then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP is 0 in HW
 - 011: "fill" - Fill the remainder of the destination line with FILLVAL when the end of the source line is reached. If the DESXSIZE is smaller than SRCXSIZE then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP is 0 in HW.
 - Others: Reserved.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CHPRIO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel Priority.
 - 0: Lowest Priority
 - 15: Highest Priority</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TRANSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Transfer Entity Size. Size in bytes = 2^TRANSIZE.
 - 000: Byte
 - 001: Halfworld
 - 010: Word
 - 011: Doubleword
 - 100: 128bits
 - 101: 256bits
 - 110: 512bits
 - 111: 1024bits
Note that DATA_WIDTH limits this field. Address will be aligned to TRANSIZE by the DMAC by ignoring the lower bits.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_SRCADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_SRCADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1110</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Address Register

This register defines the 32-bit base address of the command to read the data from. When the register is read during the execution of the command it shows the actual address the DMA channel is going to read from.

The content of this register can be updated during command linking by setting bit[4] in the command link header. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address [31:0].</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_SRCADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_SRCADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1114</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Address Register High Bits [63:32]

This register defines the upper 32 bits of the read address in case more than 32-bit addressing is used in the system. When the register is read during the execution of the command it shows the actual address the DMA channel is going to read from.

The content of this register can be updated during command linking by setting bit[5] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address [63:32]. Allows 64-bit addressing but the system might need less address bits defined by ADDR_WIDTH. The not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_DESADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_DESADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1118</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Address Register

This register defines the 32-bit base address of the command to write the data to. When the register is read during the execution of the command it shows the actual address the DMA channel is going to write to.

The content of this register can be updated during command linking by setting bit[6] in the command link header. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Address[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_DESADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_DESADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x111c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Address Register, High Bits [63:32]

This register defines the upper 32 bits of the write address in case more than 32-bit addressing is used in the system. When the register is read during the execution of the command it shows the actual address the DMA channel is going to write to.

The content of this register can be updated during command linking by setting bit[7] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Address[63:32]. Allows 64-bit addressing but the system might need less address bits defined by ADDR_WIDTH. The not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_XSIZE" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_XSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1120</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Size Register, Lower Bits [15:0]

This register defines the number of data units copied during the DMA command up to 16 bits in the X dimension. The source and destination size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the remaining number of units in both read and write directions.

The content of this register can be updated during command linking by setting bit[8] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Number of Transfers in the X Dimension lower bits [15:0]. This register along with DESXSIZEHI defines the destination data block size of the DMA operation for or any 1D operation, and defines the X dimension of the 2D destination block for a 2D operation. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only and writing to SRCXSIZE will also update the value of this register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Number of Transfers in the X Dimension lower bits [15:0]. This register along with SRCXSIZEHI defines the source data block size of the DMA operation for any 1D operation, and defines the X dimension of the 2D source block for 2D operation.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_XSIZEHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_XSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1124</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Size Register, High Bits [31:16]

This register defines the number of data units copied during the DMA command up to 32 bits in the X dimension. The source and destination size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the higher bits of the remaining number of units in both read and write directions.

The content of this register can be updated during command linking by setting bit[9] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXSIZEHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Number of Transfers in the X Dimension high bits [31:16]. This register along with DESXSIZE defines the destination data block size of the DMA operation for or any 1D operation, and defines the X dimension of the 2D destination block for a 2D operation. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only and writing to SRCXSIZEHI will also update the value of this register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Number of Transfers in the X Dimension high bits [31:16]. This register along with SRCXSIZE defines the source data block size of the DMA operation for any 1D operation, and defines the X dimension of the 2D source block for 2D operation.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_SRCTRANSCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_SRCTRANSCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1128</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Transfer Configuration Register

This register provides transfer attribute settings in the read direction of the DMA command.

The content of this register can be updated during command linking by setting bit[10] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCMAXBURSTLEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Max Burst Length. Hint for the DMA on what is the maximum allowed burst size it can use for read transfers. The maximum number of beats sent by the DMA for a read burst is equal to SRCMAXBURSTLEN + 1. Default value is 16 beats, which allows the DMA to set all burst sizes. Note: Limited by the DATA_BUFF_SIZE so larger settings may not always result in larger bursts.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCPRIVATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Privilege Attribute.
 - 0: Unprivileged
 - 1: Privileged
 When a channel is unprivileged this bit is tied to 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCNONSECATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Non-secure Attribute.
 - 0: Secure
 - 1: Non-secure
 When a channel is Non-secure this bit is tied to 1. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Transfer Memory Attribute field [3:0].
When SRCMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When SRCMEMATTRHI is Normal memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_DESTRANSCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_DESTRANSCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x112c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Transfer Configuration Register

This register provides transfer attribute settings in the write direction of the DMA command.

The content of this register can be updated during command linking by setting bit[11] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESMAXBURSTLEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Max Burst Length. Hint for the DMA on what is the maximum allowed burst size it can use for write transfers. The maximum number of beats sent by the DMA for a write burst is equal to DESMAXBURSTLEN + 1. Default value is 16 beats, which allows the DMA to set all burst sizes. Note: Limited by the DATA_BUFF_SIZE so larger settings may not always result in larger bursts.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESPRIVATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Privilege Attribute.
 - 0: Unprivileged
 - 1: Privileged
 When a channel is unprivileged this bit is tied to 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESNONSECATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Non-secure Attribute.
 - 0: Secure
 - 1: Non-secure
 When a channel is Non-secure this bit is tied to 1. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Transfer Memory Attribute field [3:0].
When DESMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When DESMEMATTRHI is Normal Memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_XADDRINC" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_XADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1130</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Address Increment Register

This register sets the increment values used to update the source and destination addresses after each transferred data unit.

The content of this register can be updated during command linking by setting bit[12] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXADDRINC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination X dimension Address Increment. This value is used as the increment between each TRANSIZE transfer. When a single bit is used then only 0 and 1 can be set. For wider increment registers, two's complement used with a range between -32768 to 32767 when the counter is 16-bits wide. The width of the register is indicated by the INC_WIDTH parameter. DESADDR_next = DESADDR + 2^TRANSIZE * DESXADDRINC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source X dimension Address Increment. This value is used as the increment between each TRANSIZE transfer. When a single bit is used then only 0 and 1 can be set. For wider increment registers, two's complement used with a range between -32768 to 32767 when the counter is 16-bits wide. The width of the register is indicated by the INC_WIDTH parameter. SRCADDR_next = SRCADDR + 2^TRANSIZE * SRCXADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_YADDRSTRIDE" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_YADDRSTRIDE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1134</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Y Dimension Address Stride Register

This register sets the increment values used to update the source and destination line base addresses after each line is transferred.

The content of this register can be updated during command linking by setting bit[13] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESYADDRSTRIDE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Address Stride between lines. Calculated in TRANSIZE aligned steps. This value is used to increment the DESADDR after completing the transfer of a destination line. DESADDR_next_line_base = DESADDR_line_base + 2^TRANSIZE * DESYADDRSTRIDE. Two's complement used with a range between -32768 to 32767. When set to 0 the DESADDR is not incremented after completing one line. Not present when HAS_2D is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCYADDRSTRIDE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address Stride between lines. Calculated in TRANSIZE aligned steps. This value is used to increment the SRCADDR after completing the transfer of a source line. SRCADDR_next_line_base = SRCADDR_line_base + 2^TRANSIZE * SRCYADDRSTRIDE. Two's complement used with a range between -32768 to 32767. When set to 0 the SRCADDR is not incremented after completing one line. Not present when HAS_2D is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_FILLVAL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_FILLVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1138</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Fill Pattern Value Register

This register provides a predefined value to be used to fill the remaining part of the destination memory area when the source side of the command is finished.

The content of this register can be updated during command linking by setting bit[14] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">FILLVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Fill pattern value. When XTYPE or YTYPE is set to fill mode, then this register value is used on the write data bus when the command starts to fill the memory area. The TRANSIZE defines the width of the FILLVAL used for the command. For byte transfers the FILLVAL[7:0] is used, other bits are ignored. For halfword transfers the FILLVAL[15:0] is used, other bits are ignored. For 64-bit and wider transfers the FILLVAL[31:0] pattern is repeated on the full width of the data bus. Not present when HAS_WRAP is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_YSIZE" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_YSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x113c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Y Dimensions Size Register

This register defines the number of lines copied during the DMA command up to 16 bits in the Y dimension. The read and write size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the remaining number of lines in both read and write directions.

The content of this register can be updated during command linking by setting bit[15] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESYSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Y dimension or number of lines. Not present when HAS_2D is 0. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCYSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Y dimension or number of lines. Not present when HAS_2D is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_TMPLTCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_TMPLTCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1140</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Template Configuration Register

This register provides configuration settings when using template pattern based copy operations.

The content of this register can be updated during command linking by setting bit[16] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTMPLTSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Template Size in number of transfers plus one.
 - 0: Destination template is disabled.
 - 1 to 31: DESTMPLT[DESTMPLTSIZE:0] is used as the destination template. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:13]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[12:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTMPLTSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Template Size in number of transfers plus one.
 - 0: Source template is disabled.
 - 1 to 31: Bits SRCTMPLT[SRCTMPLTSIZE:0] is used as the source template. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_SRCTMPLT" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_SRCTMPLT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1144</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Template Pattern Register

This register sets the template pattern used for reading the source memory area.

The content of this register can be updated during command linking by setting bit[17] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTMPLT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Packing Template. Bit[0] is read only and always set to 1 as template patterns can only start from the base address of the transfer. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCTMPLTLSB</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Packing Template Least Significant Bit. This bit of the template is read only and always set to 1 as template patterns can only start from the base address of the transfer. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x1</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_DESTMPLT" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_DESTMPLT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1148</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Template Pattern Register

This register sets the template pattern used for writing the destination memory area.

The content of this register can be updated during command linking by setting bit[18] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTMPLT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Packing Template. Bit[0] is read only and always set to 1 as template patterns can only start from the base address of the transfer. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESTMPLTLSB</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Packing Template Least Significant Bit. This bit of the template is read only and always set to 1 as template patterns can only start from the base address of the transfer. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x1</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_SRCTRIGINCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_SRCTRIGINCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x114c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Trigger In Configuration Register

This register provides configuration settings when using source side trigger input for the current DMA command.

The content of this register can be updated during command linking by setting bit[19] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINBLKSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Default Transfer Size. Defined transfer size per trigger + 1.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINMODE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Mode:
 - 00: Command
 - 01: Reserved
 - 10: DMA driven Flow control. Only allowed when HAS_TRIGIN is enabled.
 - 11: Peripheral driven Flow control. Only allowed when HAS_TRIGIN is enabled.
Note: This field is ignored for Internal triggers as they only support Command triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Type:
 - 00: Software only Trigger Request. SRCTRIGINSEL is ignored.
 - 01: Reserved
 - 10: HW Trigger Request. Only allowed when HAS_TRIGIN is enabled. SRCTRIGINSEL selects between external trigger inputs if HAS_TRIGSEL is enabled.
 - 11: Internal Trigger Request. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Request. SRCTRIGINSEL selects between DMA channels.
Note: SW triggers are also available when HW or Internal types are selected, but is is not recommended and caution must be taken when the these modes are combined.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCTRIGINSEL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Trigger Input Select</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_DESTRIGINCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_DESTRIGINCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1150</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Trigger In Configuration Register

This register provides configuration settings when using destination side trigger input for the current DMA command.

The content of this register can be updated during command linking by setting bit[20] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINBLKSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Default Transfer Size. Defined transfer size per trigger + 1.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINMODE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Mode:
 - 00: Command
 - 01: Reserved
 - 10: DMA driven Flow control. Only allowed when HAS_TRIGIN is enabled.
 - 11: Peripheral driven Flow control. Only allowed when HAS_TRIGIN is enabled.
Note: This field is ignored for Internal triggers as they only support Command triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Type:
 - 00: Software only Trigger Request. DESTRIGINSEL is ignored.
 - 01: Reserved
 - 10: HW Trigger Request. Only allowed when HAS_TRIGIN is enabled. DESTRIGINSEL selects between external trigger inputs if HAS_TRIGSEL is enabled.
 - 11: Internal Trigger Request. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Request. DESTRIGINSEL selects between DMA channels.
Note: SW triggers are also available when HW or Internal types are selected, but is is not recommended and caution must be taken when the these modes are combined.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESTRIGINSEL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Trigger Input Select</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_TRIGOUTCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_TRIGOUTCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1154</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Trigger Out Configuration Register

This register provides configuration settings when using trigger output for the current DMA command.

The content of this register can be updated during command linking by setting bit[21] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TRIGOUTTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Trigger Output Type
 - 00: Software only Trigger Acknowledgement.
 - 01: Reserved
 - 10: HW Trigger Acknowledgement. Only allowed when HAS_TRIGOUT is enabled.
 - 11: Internal Trigger Acknowledgement. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Acknowledgement.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_LINKATTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_LINKATTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1170</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Memory Attributes Register

This register provides transfer attribute settings for the command link related read transfers. The security and privilege attributes cannot be adjusted, they match the attributes of the channel.

The content of this register can be updated during command linking by setting bit[28] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Read Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Link Address Read Transfer Memory Attribute field [3:0].
When LINKMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When LINKMEMATTRHI is Normal memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_AUTOCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_AUTOCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1174</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Automatic Command Restart Configuration Register

This register configures the automatic restart behavior of the currently running command.

The content of this register can be updated during command linking by setting bit[29] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CMDRESTARTINFEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Infinite Automatic Command Restart. When set, CMDRESTARTCNT is ignored and the command is always restarted after it is completed, including output triggering if enabled and autoreloading the registers but it will not perform a link to the next command. This means that the infinite loop of automatic restarts can only be broken by DISABLECMD or STOPCMD. When CMDRESTARTINFEN is set to '0', then the autorestarting of a command depends on CMDRESTARTCNT and when that counter is set to 0 the autorestarting is finished. In this case the next linked command is read or the command is complete.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">CMDRESTARTCNT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Automatic Command Restart Counter. Defines the number of times automatic restarting will occur at end of DMA command. Auto restarting will occur after the command is completed, including output triggering if enabled and autoreloading the registers, but it will only perfrom a link to the next command when CMDRESTARTCNT == 0. When CMDRESTARTCNT and CMDRESTARTINF are both set to '0', autorestart is disabled.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_LINKADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_LINKADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1178</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Register

This register sets the 32-bit address of the next element in a command link. When the command execution is finished and this register is set then the DMA channel starts loading the next command from this address.

The content of this register can be updated during command linking by setting bit[30] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKADDR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Pointer [31:2]. The DMAC fetches the next command from this address if LINKADDREN is set.
NOTE: Commands are fetched with the security and privilege attribute of the channel and cannot be adjusted for the command link reads.
</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKADDREN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Enable Link Address. When set to '1', the DMAC fetches the next command defined by LINKADDR. When set to '0' the DMAC will return to idle at the end of the current command.

NOTE: the linked command fetched by the DMAC needs to clear this field to mark the end of the command chain. Otherwise it may result in an infinite loop of the same command.
</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_LINKADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_LINKADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x117c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Register, High Bits [63:32]

This register sets the upper address bits of the next element in a command link.

The content of this register can be updated during command linking by setting bit[31] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Link Address Pointer [63:32]. Allows 64-bit addressing but the system might need less address bits. Limited by ADDR_WIDTH and the not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_WRKREGPTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_WRKREGPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1188</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Working Register Pointer Register

This register can be used to select an internal work register of the DMA channel that will be visible in the CH_WRKREGVAL register. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">WRKREGPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Internal Working Register Pointer. These pointer refers to the following:
 - 0: Reserved
 - 1: SRCADDR_INITIAL
 - 2: SRCADDRHI_INITIAL
 - 3: DESADDR_INITIAL
 - 4: DESADDRHI_INITIAL
 - 5: SRCXSIZEHI_INITIAL, SRCXSIZE_INITIAL
 - 6: DESXSIZEHI_INITIAL, DESXSIZE_INITIAL
 - 7: SRCADDR_LINEINITIAL
 - 8: SRCADDRHI_LINEINITIAL
 - 9: DESADDR_LINEINITIAL
 - 10: DESADDRHI_LINEINITIAL
 - 11: SRCYSIZE_INITIAL (HAS_2D only)
 - 12: DESYSIZE_INITIAL (HAS_2D only)
 - Others: Reserved.
NOTE: When the selected register is not supported by the DMA then it is read as 0 in the CH_WRKREGVAL register. For 1D modes the INITIAL and LINEINITIAL registers contain the same values.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_WRKREGVAL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_WRKREGVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x118c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel - Working Register Value Register

This register shows the internal value of a work register of the DMA channel selected by the CH_WRKREGPTR register.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">WRKREGVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Internal Working Register Values. WRKREGPTR points to the register that is visible here. The values are only guaranteed to be stable for the current command when STAT_PAUSED is asserted, otherwise they depend on the current status of the channel which makes them UNPREDICTABLE.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_ERRINFO" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_ERRINFO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1190</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Error Information Register

This register provides information about internal errors encountered during command exectuion by the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ERRINFO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error information Register. Additional information for the error that is encountered by the DMA. The meaning of the bits are detailed in the Error Handling section.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TRIGOUTSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Trigger Output Selection Error Flag. Set when the command selects a trigger output that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Selection Error Flag. Set when the command selects a destination trigger input that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Selection Error Flag. Set when the command selects a source trigger input that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CFGERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Configuration Error Flag. Set when the DMA command is enabled or a linked command is read but it is configured in a mode that is not supported by the implementation.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">BUSERR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Bus Error Flag. Set when the DMA encounters a bus error during data or command read transfers.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_IIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_IIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x11c8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Implementation Identification Register

This register provides information about the revision of the product implementing the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">PRODUCTID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the product ID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3a0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">VARIANT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the major revision, or variant, of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REVISION</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the minor revision of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[11:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">IMPLEMENTER</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Contains the JEP106 code of the company that implemented the IP:
 - [11:8]: JEP106 continuation code of implementer.
 - [7]: Always 0.
 - [6:0]: JEP106 identity code of implementer.
For Arm this field reads as 0x43B.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x43b</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_AIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_AIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x11cc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Architecture Identification Register

This register provides information about the architecture version supported by the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ARCH_MAJOR_REV</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Architecture Major Revision.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ARCH_MINOR_REV</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Architecture Minor Revision.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_ISSUECAP" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_ISSUECAP</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x11e8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Used for setting issuing capability threshold.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ISSUECAP</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ISSUECAP can be used by software to place a constraint on allowed issuing capability in both read and write direction.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x7</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_BUILDCFG0" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_BUILDCFG0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x11f8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Build Configuration and Capability Register 0

This register contains the configuration parameters can capabilities of the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:30]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[29:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INC_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Width of the increment register = INC_WIDTH + 1.
When set to 0, then only 0 and 1 can be set as an increment. When larger values are used, then negative increments can be set using 2's complement:
INC_WIDTH = 0: 0..1
INC_WIDTH = 1: -2..1
INC_WIDTH = 2: -4..3
INC_WIDTH = 3: -8..7
…
INC_WIDTH = 15: -32768..32767</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:22]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DATA_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Data Width.
 - 000: 8-bit
 - 001: 16-bit
 - 010: 32-bit
 - 011: 64-bit
 - 100: 128-bit
 - 101: 256-bit
 - 110: 512-bit
 - 111: 1024-bit</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[21:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ADDR_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Address Width in bits = ADDR_WIDTH + 1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x20</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CMD_BUFF_SIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Command Buffer Size in command words - 1. Total Size = (CMD_BUFF_SIZE + 1) * 4 bytes.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DATA_BUFF_SIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Data Buffer Size in entries - 1. Total Size = ((DATA_BUFF_SIZE + 1) * DATA_WIDTH /8) bytes.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0xf</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH1_CH_BUILDCFG1" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH1_CH_BUILDCFG1</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x11fc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Build Configuration and Capability Register 1

This register contains the configuration parameters can capabilities of the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_GPOSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has shared GPO ports between channels.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:13]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[12:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_STREAMSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has selectable stream interfaces.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_STREAM</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has stream interface support.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_WRKREG</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has internal register view capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_AUTO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has automatic reload and restart capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_CMDLINK</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has command link list capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:7]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has selectable triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[6:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGOUT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has hardware trigger output port.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[5:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has hardware trigger input ports.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIG</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has trigger capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TMPLT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has template based pack and unpack capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_2D</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has 2D capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_WRAP</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has wrap capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">HAS_XSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Has 32-bit XSIZE counters.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x1</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_CMD" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_CMD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1200</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel DMA Command Register

This register allows the SW to control the operation of a DMA command.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SWTRIGOUTACK</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Trigger Output Acknowledge. Write '1' to acknowledge a Trigger Output request from the DMA. Once set to '1', this will remain high until the DMA Trigger Output is raised (either on the trigger output signal or as an interrupt) and the acknowledge is accepted. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:23]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[22:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSWTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Destination Trigger Input Request Type. Selects the trigger request type for the destination trigger input when the SW triggers the DESSWTRIGINREQ bit.
 - 00: Single request
 - 01: Last single request
 - 10: Block request
 - 11: Last block request
This field cannot be changed while the DESSWTRIGINREQ bit is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSWTRIGINREQ</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Destination Trigger Input Request. Write to '1' to create a SW trigger request to the DMA with the specified type in the DESSWTRIGINTYPE register. Once set to '1', this will remain high until the DMA is accepted the trigger and will return this to '0'. It will also be cleared automatically if the current command is completed without expecting another trigger event. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSWTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Source Trigger Input Request Type. Selects the trigger request type for the source trigger input when the SW triggers the SRCSWTRIGINREQ bit.
 - 00: Single request
 - 01: Last single request
 - 10: Block request
 - 11: Last block request
This field cannot be changed while the SRCSWTRIGINREQ bit is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSWTRIGINREQ</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Source Trigger Input Request. Write to '1' to create a SW trigger request to the DMA with the specified type in the SRCSWTRIGINTYPE register. Once set to '1', this will remain high until the DMA accepted the trigger and will return this to '0'. It will also be cleared automatically if the current command is completed without expecting another trigger event. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[5:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RESUMECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Resume Current DMA Operation. Writing this bit to '1' means that the DMAC can continue the operation of a paused channel. Can be set to '1' when the PAUSECMD or a STAT_DONE assertion with DONEPAUSEEN set HIGH results in pausing the current DMA channel operation indicated by the STAT_PAUSED and STAT_RESUMEWAIT bits. Otherwise, writes to this bit are ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">PAUSECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Pause Current DMA Operation. Once set to '1' the status cannot change until the DMA operation reached the paused state indicated by the STAT_PAUSED and STAT_RESUMEWAIT bits. The bit can be set by SW by writing it to '1', the current active DMA operation will be paused as soon as possible, but the ENABLECMD bit will remain HIGH to show that the operation is still active. Cleared automatically when STAT_RESUMEWAIT is set and the RESUMECMD bit is written to '1', meaning that the SW continues the operation of the channel. Note that each DMA channel can have other sources of a pause request and this field will not reflect the state of the other sources. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STOPCMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stop Current DMA Operation. Once set to '1', his will remain high until the DMA channel is stopped cleanly. Then this will return to '0' and ENABLECMD is also cleared. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored. Note that each DMA channel can have other sources of a stop request and this field will not reflect the state of the other sources.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DISABLECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disable DMA Operation at the end of the current DMA command operation. Once set to '1', this field will stay high and the current DMA command will be allowed to complete, but the DMA will not fetch the next linked command or will it auto-restart the DMA command even if they are set. Once the DMA has stopped, it will return to '0' and ENABLECMD is also cleared. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CLEARCMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DMA Clear command. When set to '1', it will remain high until all DMA channel registers and any internal queues and buffers are cleared, before returning to '0'. When set at the same time as ENABLECMD or while the DMA channel is already enabled, the clear will only occur after any ongoing DMA operation is either completed, stopped or disabled and the ENABLECMD bit is deasserted by the DMA.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ENABLECMD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Channel Enable. When set to '1', enables the channel to run its programmed task. When set to '1', it cannot be set back to zero, and this field will automatically clear to zero when a DMA process is completed. To force the DMA to stop prematurely, you must use CH_CMD.STOPCMD instead.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_STATUS" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_STATUS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1204</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Status Register

This register shows the internal status of the DMA command and also reports interrupts about internal events.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Status. This bit is set to HIGH when DMA channel starts waiting for output trigger acknowledgement. Automatically cleared when the output trigger acknowledgement is received either from HW or SW source.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Destination Trigger Status. This bit is set to HIGH when DMA channel starts waiting for destination input trigger request. Automatically cleared when the destination trigger request is received either from HW or SW source.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Status. This bit is set to HIGH when DMA channel starts waiting for source input trigger request. Automatically cleared when the source trigger request is received either from HW or SW source. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:22]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[21:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_RESUMEWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Waiting for resume from software Flag. This flag indicates that the DMA channel successfully paused the operation of the command and needs SW acknowledgment to resume the operation. Will be set to HIGH if STAT_PAUSED is asserted and the PAUSECMD bit set in the command register or when the STAT_DONE is asserted and the DONEPAUSEEN bit is set. Cleared when the RESUMECMD bit is set in the command register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_PAUSED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Paused Status Flag. This flag will be set to HIGH if the DMA channel successfully paused the operation of the command. The pause request can come from many internal or external sources. When the request to pause is not asserted anymore the bit will be cleared automatically and the command operation can continue.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Status Flag. This flag will be set to HIGH if the DMA channel successfully reached the stopped state. The stop request can come from many internal or external sources. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Status Flag. This flag will be set to HIGH if the DMA channel is successfully disabled using the DISABLECMD command. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Status Flag. This flag will be set to HIGH if the DMA encounters an error during its operation. The details about the error event can be found in the ERRINFO register. Write '1' to this bit to clear it. When cleared, it also clears the ERRINFO register. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DONE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done Status Flag. This flag will be set to HIGH when the DMA command reaches the state defined by the DONETYPE settings. When DONEPAUSEEN is set the DMA command operation is paused when this flag is asserted. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Interrupt Flag. This interrupt will be set to HIGH if the INTREN_TRIGOUTACKWAIT is set and the STAT_TRIGOUTACKWAIT status flag is asserted. Automatically cleared when STAT_TRIGOUTACKWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Destination Trigger Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DESTRIGINWAIT is set and the STAT_DESTRIGINWAIT status flag is asserted. Automatically cleared when STAT_DESTRIGINWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Interrupt Flag. This interrupt will be set to HIGH if the INTREN_SRCTRIGINWAIT is set and the STAT_SRCTRIGINWAIT status flag is asserted. Automatically cleared when STAT_SRCTRIGINWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Interrupt Flag. This interrupt will be set to HIGH if the INTREN_STOPPED is set and the STAT_STOPPED flag gets raised. Automatically cleared when STAT_STOPPED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DISABLED is set and the STAT_DISABLED flag gets raised. Automatically cleared when STAT_DISABLED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Interrupt Flag. This interrupt will be set to HIGH if the INTREN_ERR is set and the STAT_ERR status flag gets raised. Automatically cleared when STAT_ERR is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTR_DONE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Done Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DONE is set and the STAT_DONE status flag gets raised. Automatically cleared when STAT_DONE is cleared.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_INTREN" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_INTREN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1208</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Interrupt Enable Register

This register can enable the interrupt generation for internal events.

The content of this register can be updated during command linking by setting bit[2] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Interrupt Enable. When set to HIGH, enables INTR_TRIGOUTACKWAIT to be set and raise an interrupt when STAT_TRIGOUTACKWAIT status flag is asserted. When set to LOW, it prevents INTR_TRIGOUTACKWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for destination Trigger Interrupt Enable. When set to HIGH, enables INTR_DESTRIGINWAIT to be set and raise an interrupt when STAT_DESTRIGINWAIT status flag is asserted. When set to LOW, it prevents INTR_DESTRIGINWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Interrupt Enable. When set to HIGH, enables INTR_SRCTRIGINWAIT to be set and raise an interrupt when STAT_SRCTRIGINWAIT status flag is asserted. When set to LOW, it prevents INTR_SRCTRIGINWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Interrupt Enable. When set to HIGH, enables INTR_STOPPED to be set and raise an interrupt when STAT_STOPPED status flag is asserted. When set to LOW, it prevents INTR_STOPPED to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Interrupt Enable. When set to HIGH, enables INTR_DISABLED to be set and raise an interrupt when STAT_DISABLED status flag is asserted. When set to LOW, it prevents INTR_DISABLED to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Interrupt Enable. When set to HIGH, enables INTR_ERROR to be set and raise an interrupt when the STAT_ERR status flag is asserted. When set to LOW, it prevents INTR_ERR to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTREN_DONE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Done Interrupt Enable. When set to HIGH, enables the INTR_DONE to be set and raise an interrupt when the STAT_DONE status flag is asserted. When set to LOW, it prevents INTR_DONE to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_CTRL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_CTRL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x120c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Control Register

This register can be used to configure the type of the transfers and the resources needed by the currently executed DMA command. It also defines how the command shall behave when the command is complete.
The content of this register can be updated during command linking by setting bit[3] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:28]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[27:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USETRIGOUT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Trigger Output use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USEDESTRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Destination Trigger Input use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USESRCTRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Source Trigger Input use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DONEPAUSEEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done pause enable. When set to HIGH the assertion of the STAT_DONE flag results in an automatic pause request for the current DMA operation. When the paused state is reached the STAT_RESUMEWAIT flag is also set. When set to LOW the assertion of the STAT_DONE does not pause the progress of the command and the next operation of the channel will be started immediately after the STAT_DONE flag is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DONETYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done type selection. This field defines when the STAT_DONE status flag is asserted during the command operation.
 - 000: STAT_DONE flag is not asserted for this command.
 - 001: End of a command, before jumping to the next linked command. (default)
 - 011: End of an autorestart cycle, before starting the next cycle.
 - Others : Reserved.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REGRELOADTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Automatic register reload type. Defines how the DMA command reloads initial values at the end of a DMA command before autorestarting, ending or linking to a new DMA command:
 - 000: Reload Disabled.
 - 001: Reload source and destination size registers only.
 - 011: Reload source address only and all source and destination size registers.
 - 101: Reload destination address only and all source and destination size registers.
 - 111: Reload source and destination address and all source and destination size registers.
 - Others: Reserved.
NOTE: When CLEARCMD is set, the reloaded registers will also be cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:15]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[14:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">YTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Operation type for Y direction:
 - 000: "disable" - Only do 1D transfers. When HAS_2D is 0, meaning 2D capability is not supported in HW, the YTYPE is always "000".
 - 001: "continue" - Copy 2D data in a continuous manner from source area to the destination area by using the YSIZE registers. The copy stops when the source runs out of data or the destination runs out of space. Not supported when HAS_2D is 0 in HW.
 - 010: "wrap" - Wrap the 2D source area within the destination 2D area by starting to copy data from the beginning of the first source line to the remaining space in the destination area. If the destination area is smaller than the source area then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP or HAS_2D is 0 in HW.
 - 011: Fill the remainder of the destination area with FILLVAL when the source area runs out of data. If the destination area is smaller than the source area then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP or HAS_2D is 0 in HW
 - Others: Reserved</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">XTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Operation type for X direction:
 - 000: "disable" - No data transfer will take place for this command. This mode can be used to create empty commands that wait for an event or set GPOs.
 - 001: "continue" - Copy data in a continuous manner from source to the destination. For 1D operations it is expected that SRCXSIZE is equal to DESXSIZE, other combinations result in UNPREDICTABLE behavior. For 2D operations, this mode can be used for simple 2D to 2D copy but it also allows the reshaping of the data like 1D to 2D or 2D to 1D conversions. If the DESXSIZE is smaller than SRCXSIZE then the read data from the current source line goes to the next destination line. If SRCXSIZE is smaller than DESXSIZE then the reads start on the next line and data is written to the remainder of the current destination line. Note: For 1D to 2D the SRCYSIZE for 2D to 1D conversion the DESYSIZE needs to be set to 1 when using this mode.
 - 010: "wrap" - Wrap source data within a destination line when the end of the source line is reached. Read starts again from the beginning of the source line and copied to the remainder of the destination line. If the DESXSIZE is smaller than SRCXSIZE then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP is 0 in HW
 - 011: "fill" - Fill the remainder of the destination line with FILLVAL when the end of the source line is reached. If the DESXSIZE is smaller than SRCXSIZE then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP is 0 in HW.
 - Others: Reserved.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CHPRIO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel Priority.
 - 0: Lowest Priority
 - 15: Highest Priority</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TRANSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Transfer Entity Size. Size in bytes = 2^TRANSIZE.
 - 000: Byte
 - 001: Halfworld
 - 010: Word
 - 011: Doubleword
 - 100: 128bits
 - 101: 256bits
 - 110: 512bits
 - 111: 1024bits
Note that DATA_WIDTH limits this field. Address will be aligned to TRANSIZE by the DMAC by ignoring the lower bits.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_SRCADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_SRCADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1210</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Address Register

This register defines the 32-bit base address of the command to read the data from. When the register is read during the execution of the command it shows the actual address the DMA channel is going to read from.

The content of this register can be updated during command linking by setting bit[4] in the command link header. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address [31:0].</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_SRCADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_SRCADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1214</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Address Register High Bits [63:32]

This register defines the upper 32 bits of the read address in case more than 32-bit addressing is used in the system. When the register is read during the execution of the command it shows the actual address the DMA channel is going to read from.

The content of this register can be updated during command linking by setting bit[5] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address [63:32]. Allows 64-bit addressing but the system might need less address bits defined by ADDR_WIDTH. The not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_DESADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_DESADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1218</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Address Register

This register defines the 32-bit base address of the command to write the data to. When the register is read during the execution of the command it shows the actual address the DMA channel is going to write to.

The content of this register can be updated during command linking by setting bit[6] in the command link header. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Address[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_DESADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_DESADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x121c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Address Register, High Bits [63:32]

This register defines the upper 32 bits of the write address in case more than 32-bit addressing is used in the system. When the register is read during the execution of the command it shows the actual address the DMA channel is going to write to.

The content of this register can be updated during command linking by setting bit[7] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Address[63:32]. Allows 64-bit addressing but the system might need less address bits defined by ADDR_WIDTH. The not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_XSIZE" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_XSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1220</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Size Register, Lower Bits [15:0]

This register defines the number of data units copied during the DMA command up to 16 bits in the X dimension. The source and destination size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the remaining number of units in both read and write directions.

The content of this register can be updated during command linking by setting bit[8] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Number of Transfers in the X Dimension lower bits [15:0]. This register along with DESXSIZEHI defines the destination data block size of the DMA operation for or any 1D operation, and defines the X dimension of the 2D destination block for a 2D operation. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only and writing to SRCXSIZE will also update the value of this register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Number of Transfers in the X Dimension lower bits [15:0]. This register along with SRCXSIZEHI defines the source data block size of the DMA operation for any 1D operation, and defines the X dimension of the 2D source block for 2D operation.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_XSIZEHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_XSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1224</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Size Register, High Bits [31:16]

This register defines the number of data units copied during the DMA command up to 32 bits in the X dimension. The source and destination size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the higher bits of the remaining number of units in both read and write directions.

The content of this register can be updated during command linking by setting bit[9] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXSIZEHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Number of Transfers in the X Dimension high bits [31:16]. This register along with DESXSIZE defines the destination data block size of the DMA operation for or any 1D operation, and defines the X dimension of the 2D destination block for a 2D operation. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only and writing to SRCXSIZEHI will also update the value of this register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Number of Transfers in the X Dimension high bits [31:16]. This register along with SRCXSIZE defines the source data block size of the DMA operation for any 1D operation, and defines the X dimension of the 2D source block for 2D operation.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_SRCTRANSCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_SRCTRANSCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1228</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Transfer Configuration Register

This register provides transfer attribute settings in the read direction of the DMA command.

The content of this register can be updated during command linking by setting bit[10] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCMAXBURSTLEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Max Burst Length. Hint for the DMA on what is the maximum allowed burst size it can use for read transfers. The maximum number of beats sent by the DMA for a read burst is equal to SRCMAXBURSTLEN + 1. Default value is 16 beats, which allows the DMA to set all burst sizes. Note: Limited by the DATA_BUFF_SIZE so larger settings may not always result in larger bursts.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCPRIVATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Privilege Attribute.
 - 0: Unprivileged
 - 1: Privileged
 When a channel is unprivileged this bit is tied to 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCNONSECATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Non-secure Attribute.
 - 0: Secure
 - 1: Non-secure
 When a channel is Non-secure this bit is tied to 1. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Transfer Memory Attribute field [3:0].
When SRCMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When SRCMEMATTRHI is Normal memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_DESTRANSCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_DESTRANSCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x122c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Transfer Configuration Register

This register provides transfer attribute settings in the write direction of the DMA command.

The content of this register can be updated during command linking by setting bit[11] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESMAXBURSTLEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Max Burst Length. Hint for the DMA on what is the maximum allowed burst size it can use for write transfers. The maximum number of beats sent by the DMA for a write burst is equal to DESMAXBURSTLEN + 1. Default value is 16 beats, which allows the DMA to set all burst sizes. Note: Limited by the DATA_BUFF_SIZE so larger settings may not always result in larger bursts.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESPRIVATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Privilege Attribute.
 - 0: Unprivileged
 - 1: Privileged
 When a channel is unprivileged this bit is tied to 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESNONSECATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Non-secure Attribute.
 - 0: Secure
 - 1: Non-secure
 When a channel is Non-secure this bit is tied to 1. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Transfer Memory Attribute field [3:0].
When DESMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When DESMEMATTRHI is Normal Memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_XADDRINC" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_XADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1230</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Address Increment Register

This register sets the increment values used to update the source and destination addresses after each transferred data unit.

The content of this register can be updated during command linking by setting bit[12] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXADDRINC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination X dimension Address Increment. This value is used as the increment between each TRANSIZE transfer. When a single bit is used then only 0 and 1 can be set. For wider increment registers, two's complement used with a range between -32768 to 32767 when the counter is 16-bits wide. The width of the register is indicated by the INC_WIDTH parameter. DESADDR_next = DESADDR + 2^TRANSIZE * DESXADDRINC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source X dimension Address Increment. This value is used as the increment between each TRANSIZE transfer. When a single bit is used then only 0 and 1 can be set. For wider increment registers, two's complement used with a range between -32768 to 32767 when the counter is 16-bits wide. The width of the register is indicated by the INC_WIDTH parameter. SRCADDR_next = SRCADDR + 2^TRANSIZE * SRCXADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_YADDRSTRIDE" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_YADDRSTRIDE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1234</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Y Dimension Address Stride Register

This register sets the increment values used to update the source and destination line base addresses after each line is transferred.

The content of this register can be updated during command linking by setting bit[13] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESYADDRSTRIDE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Address Stride between lines. Calculated in TRANSIZE aligned steps. This value is used to increment the DESADDR after completing the transfer of a destination line. DESADDR_next_line_base = DESADDR_line_base + 2^TRANSIZE * DESYADDRSTRIDE. Two's complement used with a range between -32768 to 32767. When set to 0 the DESADDR is not incremented after completing one line. Not present when HAS_2D is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCYADDRSTRIDE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address Stride between lines. Calculated in TRANSIZE aligned steps. This value is used to increment the SRCADDR after completing the transfer of a source line. SRCADDR_next_line_base = SRCADDR_line_base + 2^TRANSIZE * SRCYADDRSTRIDE. Two's complement used with a range between -32768 to 32767. When set to 0 the SRCADDR is not incremented after completing one line. Not present when HAS_2D is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_FILLVAL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_FILLVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1238</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Fill Pattern Value Register

This register provides a predefined value to be used to fill the remaining part of the destination memory area when the source side of the command is finished.

The content of this register can be updated during command linking by setting bit[14] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">FILLVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Fill pattern value. When XTYPE or YTYPE is set to fill mode, then this register value is used on the write data bus when the command starts to fill the memory area. The TRANSIZE defines the width of the FILLVAL used for the command. For byte transfers the FILLVAL[7:0] is used, other bits are ignored. For halfword transfers the FILLVAL[15:0] is used, other bits are ignored. For 64-bit and wider transfers the FILLVAL[31:0] pattern is repeated on the full width of the data bus. Not present when HAS_WRAP is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_YSIZE" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_YSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x123c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Y Dimensions Size Register

This register defines the number of lines copied during the DMA command up to 16 bits in the Y dimension. The read and write size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the remaining number of lines in both read and write directions.

The content of this register can be updated during command linking by setting bit[15] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESYSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Y dimension or number of lines. Not present when HAS_2D is 0. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCYSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Y dimension or number of lines. Not present when HAS_2D is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_TMPLTCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_TMPLTCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1240</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Template Configuration Register

This register provides configuration settings when using template pattern based copy operations.

The content of this register can be updated during command linking by setting bit[16] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTMPLTSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Template Size in number of transfers plus one.
 - 0: Destination template is disabled.
 - 1 to 31: DESTMPLT[DESTMPLTSIZE:0] is used as the destination template. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:13]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[12:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTMPLTSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Template Size in number of transfers plus one.
 - 0: Source template is disabled.
 - 1 to 31: Bits SRCTMPLT[SRCTMPLTSIZE:0] is used as the source template. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_SRCTMPLT" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_SRCTMPLT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1244</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Template Pattern Register

This register sets the template pattern used for reading the source memory area.

The content of this register can be updated during command linking by setting bit[17] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTMPLT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Packing Template. Bit[0] is read only and always set to 1 as template patterns can only start from the base address of the transfer. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCTMPLTLSB</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Packing Template Least Significant Bit. This bit of the template is read only and always set to 1 as template patterns can only start from the base address of the transfer. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x1</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_DESTMPLT" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_DESTMPLT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1248</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Template Pattern Register

This register sets the template pattern used for writing the destination memory area.

The content of this register can be updated during command linking by setting bit[18] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTMPLT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Packing Template. Bit[0] is read only and always set to 1 as template patterns can only start from the base address of the transfer. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESTMPLTLSB</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Packing Template Least Significant Bit. This bit of the template is read only and always set to 1 as template patterns can only start from the base address of the transfer. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x1</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_SRCTRIGINCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_SRCTRIGINCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x124c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Trigger In Configuration Register

This register provides configuration settings when using source side trigger input for the current DMA command.

The content of this register can be updated during command linking by setting bit[19] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINBLKSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Default Transfer Size. Defined transfer size per trigger + 1.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINMODE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Mode:
 - 00: Command
 - 01: Reserved
 - 10: DMA driven Flow control. Only allowed when HAS_TRIGIN is enabled.
 - 11: Peripheral driven Flow control. Only allowed when HAS_TRIGIN is enabled.
Note: This field is ignored for Internal triggers as they only support Command triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Type:
 - 00: Software only Trigger Request. SRCTRIGINSEL is ignored.
 - 01: Reserved
 - 10: HW Trigger Request. Only allowed when HAS_TRIGIN is enabled. SRCTRIGINSEL selects between external trigger inputs if HAS_TRIGSEL is enabled.
 - 11: Internal Trigger Request. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Request. SRCTRIGINSEL selects between DMA channels.
Note: SW triggers are also available when HW or Internal types are selected, but is is not recommended and caution must be taken when the these modes are combined.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCTRIGINSEL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Trigger Input Select</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_DESTRIGINCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_DESTRIGINCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1250</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Trigger In Configuration Register

This register provides configuration settings when using destination side trigger input for the current DMA command.

The content of this register can be updated during command linking by setting bit[20] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINBLKSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Default Transfer Size. Defined transfer size per trigger + 1.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINMODE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Mode:
 - 00: Command
 - 01: Reserved
 - 10: DMA driven Flow control. Only allowed when HAS_TRIGIN is enabled.
 - 11: Peripheral driven Flow control. Only allowed when HAS_TRIGIN is enabled.
Note: This field is ignored for Internal triggers as they only support Command triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Type:
 - 00: Software only Trigger Request. DESTRIGINSEL is ignored.
 - 01: Reserved
 - 10: HW Trigger Request. Only allowed when HAS_TRIGIN is enabled. DESTRIGINSEL selects between external trigger inputs if HAS_TRIGSEL is enabled.
 - 11: Internal Trigger Request. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Request. DESTRIGINSEL selects between DMA channels.
Note: SW triggers are also available when HW or Internal types are selected, but is is not recommended and caution must be taken when the these modes are combined.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESTRIGINSEL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Trigger Input Select</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_TRIGOUTCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_TRIGOUTCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1254</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Trigger Out Configuration Register

This register provides configuration settings when using trigger output for the current DMA command.

The content of this register can be updated during command linking by setting bit[21] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TRIGOUTTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Trigger Output Type
 - 00: Software only Trigger Acknowledgement.
 - 01: Reserved
 - 10: HW Trigger Acknowledgement. Only allowed when HAS_TRIGOUT is enabled.
 - 11: Internal Trigger Acknowledgement. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Acknowledgement.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_LINKATTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_LINKATTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1270</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Memory Attributes Register

This register provides transfer attribute settings for the command link related read transfers. The security and privilege attributes cannot be adjusted, they match the attributes of the channel.

The content of this register can be updated during command linking by setting bit[28] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Read Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Link Address Read Transfer Memory Attribute field [3:0].
When LINKMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When LINKMEMATTRHI is Normal memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_AUTOCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_AUTOCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1274</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Automatic Command Restart Configuration Register

This register configures the automatic restart behavior of the currently running command.

The content of this register can be updated during command linking by setting bit[29] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CMDRESTARTINFEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Infinite Automatic Command Restart. When set, CMDRESTARTCNT is ignored and the command is always restarted after it is completed, including output triggering if enabled and autoreloading the registers but it will not perform a link to the next command. This means that the infinite loop of automatic restarts can only be broken by DISABLECMD or STOPCMD. When CMDRESTARTINFEN is set to '0', then the autorestarting of a command depends on CMDRESTARTCNT and when that counter is set to 0 the autorestarting is finished. In this case the next linked command is read or the command is complete.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">CMDRESTARTCNT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Automatic Command Restart Counter. Defines the number of times automatic restarting will occur at end of DMA command. Auto restarting will occur after the command is completed, including output triggering if enabled and autoreloading the registers, but it will only perfrom a link to the next command when CMDRESTARTCNT == 0. When CMDRESTARTCNT and CMDRESTARTINF are both set to '0', autorestart is disabled.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_LINKADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_LINKADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1278</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Register

This register sets the 32-bit address of the next element in a command link. When the command execution is finished and this register is set then the DMA channel starts loading the next command from this address.

The content of this register can be updated during command linking by setting bit[30] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKADDR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Pointer [31:2]. The DMAC fetches the next command from this address if LINKADDREN is set.
NOTE: Commands are fetched with the security and privilege attribute of the channel and cannot be adjusted for the command link reads.
</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKADDREN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Enable Link Address. When set to '1', the DMAC fetches the next command defined by LINKADDR. When set to '0' the DMAC will return to idle at the end of the current command.

NOTE: the linked command fetched by the DMAC needs to clear this field to mark the end of the command chain. Otherwise it may result in an infinite loop of the same command.
</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_LINKADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_LINKADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x127c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Register, High Bits [63:32]

This register sets the upper address bits of the next element in a command link.

The content of this register can be updated during command linking by setting bit[31] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Link Address Pointer [63:32]. Allows 64-bit addressing but the system might need less address bits. Limited by ADDR_WIDTH and the not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_WRKREGPTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_WRKREGPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1288</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Working Register Pointer Register

This register can be used to select an internal work register of the DMA channel that will be visible in the CH_WRKREGVAL register. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">WRKREGPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Internal Working Register Pointer. These pointer refers to the following:
 - 0: Reserved
 - 1: SRCADDR_INITIAL
 - 2: SRCADDRHI_INITIAL
 - 3: DESADDR_INITIAL
 - 4: DESADDRHI_INITIAL
 - 5: SRCXSIZEHI_INITIAL, SRCXSIZE_INITIAL
 - 6: DESXSIZEHI_INITIAL, DESXSIZE_INITIAL
 - 7: SRCADDR_LINEINITIAL
 - 8: SRCADDRHI_LINEINITIAL
 - 9: DESADDR_LINEINITIAL
 - 10: DESADDRHI_LINEINITIAL
 - 11: SRCYSIZE_INITIAL (HAS_2D only)
 - 12: DESYSIZE_INITIAL (HAS_2D only)
 - Others: Reserved.
NOTE: When the selected register is not supported by the DMA then it is read as 0 in the CH_WRKREGVAL register. For 1D modes the INITIAL and LINEINITIAL registers contain the same values.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_WRKREGVAL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_WRKREGVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x128c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel - Working Register Value Register

This register shows the internal value of a work register of the DMA channel selected by the CH_WRKREGPTR register.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">WRKREGVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Internal Working Register Values. WRKREGPTR points to the register that is visible here. The values are only guaranteed to be stable for the current command when STAT_PAUSED is asserted, otherwise they depend on the current status of the channel which makes them UNPREDICTABLE.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_ERRINFO" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_ERRINFO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1290</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Error Information Register

This register provides information about internal errors encountered during command exectuion by the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ERRINFO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error information Register. Additional information for the error that is encountered by the DMA. The meaning of the bits are detailed in the Error Handling section.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TRIGOUTSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Trigger Output Selection Error Flag. Set when the command selects a trigger output that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Selection Error Flag. Set when the command selects a destination trigger input that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Selection Error Flag. Set when the command selects a source trigger input that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CFGERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Configuration Error Flag. Set when the DMA command is enabled or a linked command is read but it is configured in a mode that is not supported by the implementation.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">BUSERR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Bus Error Flag. Set when the DMA encounters a bus error during data or command read transfers.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_IIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_IIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x12c8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Implementation Identification Register

This register provides information about the revision of the product implementing the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">PRODUCTID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the product ID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3a0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">VARIANT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the major revision, or variant, of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REVISION</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the minor revision of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[11:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">IMPLEMENTER</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Contains the JEP106 code of the company that implemented the IP:
 - [11:8]: JEP106 continuation code of implementer.
 - [7]: Always 0.
 - [6:0]: JEP106 identity code of implementer.
For Arm this field reads as 0x43B.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x43b</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_AIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_AIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x12cc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Architecture Identification Register

This register provides information about the architecture version supported by the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ARCH_MAJOR_REV</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Architecture Major Revision.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ARCH_MINOR_REV</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Architecture Minor Revision.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_ISSUECAP" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_ISSUECAP</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x12e8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Used for setting issuing capability threshold.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ISSUECAP</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ISSUECAP can be used by software to place a constraint on allowed issuing capability in both read and write direction.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x7</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_BUILDCFG0" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_BUILDCFG0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x12f8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Build Configuration and Capability Register 0

This register contains the configuration parameters can capabilities of the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:30]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[29:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INC_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Width of the increment register = INC_WIDTH + 1.
When set to 0, then only 0 and 1 can be set as an increment. When larger values are used, then negative increments can be set using 2's complement:
INC_WIDTH = 0: 0..1
INC_WIDTH = 1: -2..1
INC_WIDTH = 2: -4..3
INC_WIDTH = 3: -8..7
…
INC_WIDTH = 15: -32768..32767</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:22]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DATA_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Data Width.
 - 000: 8-bit
 - 001: 16-bit
 - 010: 32-bit
 - 011: 64-bit
 - 100: 128-bit
 - 101: 256-bit
 - 110: 512-bit
 - 111: 1024-bit</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[21:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ADDR_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Address Width in bits = ADDR_WIDTH + 1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x20</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CMD_BUFF_SIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Command Buffer Size in command words - 1. Total Size = (CMD_BUFF_SIZE + 1) * 4 bytes.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DATA_BUFF_SIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Data Buffer Size in entries - 1. Total Size = ((DATA_BUFF_SIZE + 1) * DATA_WIDTH /8) bytes.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x3</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH2_CH_BUILDCFG1" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH2_CH_BUILDCFG1</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x12fc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Build Configuration and Capability Register 1

This register contains the configuration parameters can capabilities of the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_GPOSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has shared GPO ports between channels.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:13]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[12:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_STREAMSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has selectable stream interfaces.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_STREAM</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has stream interface support.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_WRKREG</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has internal register view capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_AUTO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has automatic reload and restart capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_CMDLINK</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has command link list capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:7]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has selectable triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[6:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGOUT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has hardware trigger output port.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[5:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has hardware trigger input ports.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIG</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has trigger capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TMPLT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has template based pack and unpack capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_2D</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has 2D capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_WRAP</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has wrap capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">HAS_XSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Has 32-bit XSIZE counters.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x1</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_CMD" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_CMD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1300</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel DMA Command Register

This register allows the SW to control the operation of a DMA command.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SWTRIGOUTACK</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Trigger Output Acknowledge. Write '1' to acknowledge a Trigger Output request from the DMA. Once set to '1', this will remain high until the DMA Trigger Output is raised (either on the trigger output signal or as an interrupt) and the acknowledge is accepted. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:23]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[22:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSWTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Destination Trigger Input Request Type. Selects the trigger request type for the destination trigger input when the SW triggers the DESSWTRIGINREQ bit.
 - 00: Single request
 - 01: Last single request
 - 10: Block request
 - 11: Last block request
This field cannot be changed while the DESSWTRIGINREQ bit is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSWTRIGINREQ</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Destination Trigger Input Request. Write to '1' to create a SW trigger request to the DMA with the specified type in the DESSWTRIGINTYPE register. Once set to '1', this will remain high until the DMA is accepted the trigger and will return this to '0'. It will also be cleared automatically if the current command is completed without expecting another trigger event. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSWTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Source Trigger Input Request Type. Selects the trigger request type for the source trigger input when the SW triggers the SRCSWTRIGINREQ bit.
 - 00: Single request
 - 01: Last single request
 - 10: Block request
 - 11: Last block request
This field cannot be changed while the SRCSWTRIGINREQ bit is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSWTRIGINREQ</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Source Trigger Input Request. Write to '1' to create a SW trigger request to the DMA with the specified type in the SRCSWTRIGINTYPE register. Once set to '1', this will remain high until the DMA accepted the trigger and will return this to '0'. It will also be cleared automatically if the current command is completed without expecting another trigger event. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[5:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RESUMECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Resume Current DMA Operation. Writing this bit to '1' means that the DMAC can continue the operation of a paused channel. Can be set to '1' when the PAUSECMD or a STAT_DONE assertion with DONEPAUSEEN set HIGH results in pausing the current DMA channel operation indicated by the STAT_PAUSED and STAT_RESUMEWAIT bits. Otherwise, writes to this bit are ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">PAUSECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Pause Current DMA Operation. Once set to '1' the status cannot change until the DMA operation reached the paused state indicated by the STAT_PAUSED and STAT_RESUMEWAIT bits. The bit can be set by SW by writing it to '1', the current active DMA operation will be paused as soon as possible, but the ENABLECMD bit will remain HIGH to show that the operation is still active. Cleared automatically when STAT_RESUMEWAIT is set and the RESUMECMD bit is written to '1', meaning that the SW continues the operation of the channel. Note that each DMA channel can have other sources of a pause request and this field will not reflect the state of the other sources. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STOPCMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stop Current DMA Operation. Once set to '1', his will remain high until the DMA channel is stopped cleanly. Then this will return to '0' and ENABLECMD is also cleared. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored. Note that each DMA channel can have other sources of a stop request and this field will not reflect the state of the other sources.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DISABLECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disable DMA Operation at the end of the current DMA command operation. Once set to '1', this field will stay high and the current DMA command will be allowed to complete, but the DMA will not fetch the next linked command or will it auto-restart the DMA command even if they are set. Once the DMA has stopped, it will return to '0' and ENABLECMD is also cleared. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CLEARCMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DMA Clear command. When set to '1', it will remain high until all DMA channel registers and any internal queues and buffers are cleared, before returning to '0'. When set at the same time as ENABLECMD or while the DMA channel is already enabled, the clear will only occur after any ongoing DMA operation is either completed, stopped or disabled and the ENABLECMD bit is deasserted by the DMA.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ENABLECMD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Channel Enable. When set to '1', enables the channel to run its programmed task. When set to '1', it cannot be set back to zero, and this field will automatically clear to zero when a DMA process is completed. To force the DMA to stop prematurely, you must use CH_CMD.STOPCMD instead.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_STATUS" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_STATUS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1304</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Status Register

This register shows the internal status of the DMA command and also reports interrupts about internal events.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Status. This bit is set to HIGH when DMA channel starts waiting for output trigger acknowledgement. Automatically cleared when the output trigger acknowledgement is received either from HW or SW source.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Destination Trigger Status. This bit is set to HIGH when DMA channel starts waiting for destination input trigger request. Automatically cleared when the destination trigger request is received either from HW or SW source.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Status. This bit is set to HIGH when DMA channel starts waiting for source input trigger request. Automatically cleared when the source trigger request is received either from HW or SW source. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:22]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[21:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_RESUMEWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Waiting for resume from software Flag. This flag indicates that the DMA channel successfully paused the operation of the command and needs SW acknowledgment to resume the operation. Will be set to HIGH if STAT_PAUSED is asserted and the PAUSECMD bit set in the command register or when the STAT_DONE is asserted and the DONEPAUSEEN bit is set. Cleared when the RESUMECMD bit is set in the command register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_PAUSED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Paused Status Flag. This flag will be set to HIGH if the DMA channel successfully paused the operation of the command. The pause request can come from many internal or external sources. When the request to pause is not asserted anymore the bit will be cleared automatically and the command operation can continue.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Status Flag. This flag will be set to HIGH if the DMA channel successfully reached the stopped state. The stop request can come from many internal or external sources. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Status Flag. This flag will be set to HIGH if the DMA channel is successfully disabled using the DISABLECMD command. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Status Flag. This flag will be set to HIGH if the DMA encounters an error during its operation. The details about the error event can be found in the ERRINFO register. Write '1' to this bit to clear it. When cleared, it also clears the ERRINFO register. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DONE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done Status Flag. This flag will be set to HIGH when the DMA command reaches the state defined by the DONETYPE settings. When DONEPAUSEEN is set the DMA command operation is paused when this flag is asserted. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Interrupt Flag. This interrupt will be set to HIGH if the INTREN_TRIGOUTACKWAIT is set and the STAT_TRIGOUTACKWAIT status flag is asserted. Automatically cleared when STAT_TRIGOUTACKWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Destination Trigger Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DESTRIGINWAIT is set and the STAT_DESTRIGINWAIT status flag is asserted. Automatically cleared when STAT_DESTRIGINWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Interrupt Flag. This interrupt will be set to HIGH if the INTREN_SRCTRIGINWAIT is set and the STAT_SRCTRIGINWAIT status flag is asserted. Automatically cleared when STAT_SRCTRIGINWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Interrupt Flag. This interrupt will be set to HIGH if the INTREN_STOPPED is set and the STAT_STOPPED flag gets raised. Automatically cleared when STAT_STOPPED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DISABLED is set and the STAT_DISABLED flag gets raised. Automatically cleared when STAT_DISABLED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Interrupt Flag. This interrupt will be set to HIGH if the INTREN_ERR is set and the STAT_ERR status flag gets raised. Automatically cleared when STAT_ERR is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTR_DONE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Done Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DONE is set and the STAT_DONE status flag gets raised. Automatically cleared when STAT_DONE is cleared.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_INTREN" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_INTREN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1308</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Interrupt Enable Register

This register can enable the interrupt generation for internal events.

The content of this register can be updated during command linking by setting bit[2] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Interrupt Enable. When set to HIGH, enables INTR_TRIGOUTACKWAIT to be set and raise an interrupt when STAT_TRIGOUTACKWAIT status flag is asserted. When set to LOW, it prevents INTR_TRIGOUTACKWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for destination Trigger Interrupt Enable. When set to HIGH, enables INTR_DESTRIGINWAIT to be set and raise an interrupt when STAT_DESTRIGINWAIT status flag is asserted. When set to LOW, it prevents INTR_DESTRIGINWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Interrupt Enable. When set to HIGH, enables INTR_SRCTRIGINWAIT to be set and raise an interrupt when STAT_SRCTRIGINWAIT status flag is asserted. When set to LOW, it prevents INTR_SRCTRIGINWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Interrupt Enable. When set to HIGH, enables INTR_STOPPED to be set and raise an interrupt when STAT_STOPPED status flag is asserted. When set to LOW, it prevents INTR_STOPPED to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Interrupt Enable. When set to HIGH, enables INTR_DISABLED to be set and raise an interrupt when STAT_DISABLED status flag is asserted. When set to LOW, it prevents INTR_DISABLED to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Interrupt Enable. When set to HIGH, enables INTR_ERROR to be set and raise an interrupt when the STAT_ERR status flag is asserted. When set to LOW, it prevents INTR_ERR to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTREN_DONE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Done Interrupt Enable. When set to HIGH, enables the INTR_DONE to be set and raise an interrupt when the STAT_DONE status flag is asserted. When set to LOW, it prevents INTR_DONE to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_CTRL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_CTRL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x130c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Control Register

This register can be used to configure the type of the transfers and the resources needed by the currently executed DMA command. It also defines how the command shall behave when the command is complete.
The content of this register can be updated during command linking by setting bit[3] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:28]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[27:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USETRIGOUT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Trigger Output use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USEDESTRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Destination Trigger Input use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USESRCTRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Source Trigger Input use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DONEPAUSEEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done pause enable. When set to HIGH the assertion of the STAT_DONE flag results in an automatic pause request for the current DMA operation. When the paused state is reached the STAT_RESUMEWAIT flag is also set. When set to LOW the assertion of the STAT_DONE does not pause the progress of the command and the next operation of the channel will be started immediately after the STAT_DONE flag is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DONETYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done type selection. This field defines when the STAT_DONE status flag is asserted during the command operation.
 - 000: STAT_DONE flag is not asserted for this command.
 - 001: End of a command, before jumping to the next linked command. (default)
 - 011: End of an autorestart cycle, before starting the next cycle.
 - Others : Reserved.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REGRELOADTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Automatic register reload type. Defines how the DMA command reloads initial values at the end of a DMA command before autorestarting, ending or linking to a new DMA command:
 - 000: Reload Disabled.
 - 001: Reload source and destination size registers only.
 - 011: Reload source address only and all source and destination size registers.
 - 101: Reload destination address only and all source and destination size registers.
 - 111: Reload source and destination address and all source and destination size registers.
 - Others: Reserved.
NOTE: When CLEARCMD is set, the reloaded registers will also be cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:15]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[14:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">YTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Operation type for Y direction:
 - 000: "disable" - Only do 1D transfers. When HAS_2D is 0, meaning 2D capability is not supported in HW, the YTYPE is always "000".
 - 001: "continue" - Copy 2D data in a continuous manner from source area to the destination area by using the YSIZE registers. The copy stops when the source runs out of data or the destination runs out of space. Not supported when HAS_2D is 0 in HW.
 - 010: "wrap" - Wrap the 2D source area within the destination 2D area by starting to copy data from the beginning of the first source line to the remaining space in the destination area. If the destination area is smaller than the source area then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP or HAS_2D is 0 in HW.
 - 011: Fill the remainder of the destination area with FILLVAL when the source area runs out of data. If the destination area is smaller than the source area then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP or HAS_2D is 0 in HW
 - Others: Reserved</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">XTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Operation type for X direction:
 - 000: "disable" - No data transfer will take place for this command. This mode can be used to create empty commands that wait for an event or set GPOs.
 - 001: "continue" - Copy data in a continuous manner from source to the destination. For 1D operations it is expected that SRCXSIZE is equal to DESXSIZE, other combinations result in UNPREDICTABLE behavior. For 2D operations, this mode can be used for simple 2D to 2D copy but it also allows the reshaping of the data like 1D to 2D or 2D to 1D conversions. If the DESXSIZE is smaller than SRCXSIZE then the read data from the current source line goes to the next destination line. If SRCXSIZE is smaller than DESXSIZE then the reads start on the next line and data is written to the remainder of the current destination line. Note: For 1D to 2D the SRCYSIZE for 2D to 1D conversion the DESYSIZE needs to be set to 1 when using this mode.
 - 010: "wrap" - Wrap source data within a destination line when the end of the source line is reached. Read starts again from the beginning of the source line and copied to the remainder of the destination line. If the DESXSIZE is smaller than SRCXSIZE then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP is 0 in HW
 - 011: "fill" - Fill the remainder of the destination line with FILLVAL when the end of the source line is reached. If the DESXSIZE is smaller than SRCXSIZE then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP is 0 in HW.
 - Others: Reserved.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CHPRIO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel Priority.
 - 0: Lowest Priority
 - 15: Highest Priority</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TRANSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Transfer Entity Size. Size in bytes = 2^TRANSIZE.
 - 000: Byte
 - 001: Halfworld
 - 010: Word
 - 011: Doubleword
 - 100: 128bits
 - 101: 256bits
 - 110: 512bits
 - 111: 1024bits
Note that DATA_WIDTH limits this field. Address will be aligned to TRANSIZE by the DMAC by ignoring the lower bits.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_SRCADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_SRCADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1310</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Address Register

This register defines the 32-bit base address of the command to read the data from. When the register is read during the execution of the command it shows the actual address the DMA channel is going to read from.

The content of this register can be updated during command linking by setting bit[4] in the command link header. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address [31:0].</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_SRCADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_SRCADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1314</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Address Register High Bits [63:32]

This register defines the upper 32 bits of the read address in case more than 32-bit addressing is used in the system. When the register is read during the execution of the command it shows the actual address the DMA channel is going to read from.

The content of this register can be updated during command linking by setting bit[5] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address [63:32]. Allows 64-bit addressing but the system might need less address bits defined by ADDR_WIDTH. The not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_DESADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_DESADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1318</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Address Register

This register defines the 32-bit base address of the command to write the data to. When the register is read during the execution of the command it shows the actual address the DMA channel is going to write to.

The content of this register can be updated during command linking by setting bit[6] in the command link header. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Address[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_DESADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_DESADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x131c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Address Register, High Bits [63:32]

This register defines the upper 32 bits of the write address in case more than 32-bit addressing is used in the system. When the register is read during the execution of the command it shows the actual address the DMA channel is going to write to.

The content of this register can be updated during command linking by setting bit[7] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Address[63:32]. Allows 64-bit addressing but the system might need less address bits defined by ADDR_WIDTH. The not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_XSIZE" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_XSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1320</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Size Register, Lower Bits [15:0]

This register defines the number of data units copied during the DMA command up to 16 bits in the X dimension. The source and destination size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the remaining number of units in both read and write directions.

The content of this register can be updated during command linking by setting bit[8] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Number of Transfers in the X Dimension lower bits [15:0]. This register along with DESXSIZEHI defines the destination data block size of the DMA operation for or any 1D operation, and defines the X dimension of the 2D destination block for a 2D operation. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only and writing to SRCXSIZE will also update the value of this register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Number of Transfers in the X Dimension lower bits [15:0]. This register along with SRCXSIZEHI defines the source data block size of the DMA operation for any 1D operation, and defines the X dimension of the 2D source block for 2D operation.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_XSIZEHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_XSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1324</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Size Register, High Bits [31:16]

This register defines the number of data units copied during the DMA command up to 32 bits in the X dimension. The source and destination size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the higher bits of the remaining number of units in both read and write directions.

The content of this register can be updated during command linking by setting bit[9] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXSIZEHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Number of Transfers in the X Dimension high bits [31:16]. This register along with DESXSIZE defines the destination data block size of the DMA operation for or any 1D operation, and defines the X dimension of the 2D destination block for a 2D operation. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only and writing to SRCXSIZEHI will also update the value of this register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Number of Transfers in the X Dimension high bits [31:16]. This register along with SRCXSIZE defines the source data block size of the DMA operation for any 1D operation, and defines the X dimension of the 2D source block for 2D operation.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_SRCTRANSCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_SRCTRANSCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1328</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Transfer Configuration Register

This register provides transfer attribute settings in the read direction of the DMA command.

The content of this register can be updated during command linking by setting bit[10] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCMAXBURSTLEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Max Burst Length. Hint for the DMA on what is the maximum allowed burst size it can use for read transfers. The maximum number of beats sent by the DMA for a read burst is equal to SRCMAXBURSTLEN + 1. Default value is 16 beats, which allows the DMA to set all burst sizes. Note: Limited by the DATA_BUFF_SIZE so larger settings may not always result in larger bursts.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCPRIVATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Privilege Attribute.
 - 0: Unprivileged
 - 1: Privileged
 When a channel is unprivileged this bit is tied to 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCNONSECATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Non-secure Attribute.
 - 0: Secure
 - 1: Non-secure
 When a channel is Non-secure this bit is tied to 1. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Transfer Memory Attribute field [3:0].
When SRCMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When SRCMEMATTRHI is Normal memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_DESTRANSCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_DESTRANSCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x132c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Transfer Configuration Register

This register provides transfer attribute settings in the write direction of the DMA command.

The content of this register can be updated during command linking by setting bit[11] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESMAXBURSTLEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Max Burst Length. Hint for the DMA on what is the maximum allowed burst size it can use for write transfers. The maximum number of beats sent by the DMA for a write burst is equal to DESMAXBURSTLEN + 1. Default value is 16 beats, which allows the DMA to set all burst sizes. Note: Limited by the DATA_BUFF_SIZE so larger settings may not always result in larger bursts.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESPRIVATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Privilege Attribute.
 - 0: Unprivileged
 - 1: Privileged
 When a channel is unprivileged this bit is tied to 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESNONSECATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Non-secure Attribute.
 - 0: Secure
 - 1: Non-secure
 When a channel is Non-secure this bit is tied to 1. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Transfer Memory Attribute field [3:0].
When DESMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When DESMEMATTRHI is Normal Memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_XADDRINC" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_XADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1330</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Address Increment Register

This register sets the increment values used to update the source and destination addresses after each transferred data unit.

The content of this register can be updated during command linking by setting bit[12] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXADDRINC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination X dimension Address Increment. This value is used as the increment between each TRANSIZE transfer. When a single bit is used then only 0 and 1 can be set. For wider increment registers, two's complement used with a range between -32768 to 32767 when the counter is 16-bits wide. The width of the register is indicated by the INC_WIDTH parameter. DESADDR_next = DESADDR + 2^TRANSIZE * DESXADDRINC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source X dimension Address Increment. This value is used as the increment between each TRANSIZE transfer. When a single bit is used then only 0 and 1 can be set. For wider increment registers, two's complement used with a range between -32768 to 32767 when the counter is 16-bits wide. The width of the register is indicated by the INC_WIDTH parameter. SRCADDR_next = SRCADDR + 2^TRANSIZE * SRCXADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_YADDRSTRIDE" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_YADDRSTRIDE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1334</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Y Dimension Address Stride Register

This register sets the increment values used to update the source and destination line base addresses after each line is transferred.

The content of this register can be updated during command linking by setting bit[13] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESYADDRSTRIDE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Address Stride between lines. Calculated in TRANSIZE aligned steps. This value is used to increment the DESADDR after completing the transfer of a destination line. DESADDR_next_line_base = DESADDR_line_base + 2^TRANSIZE * DESYADDRSTRIDE. Two's complement used with a range between -32768 to 32767. When set to 0 the DESADDR is not incremented after completing one line. Not present when HAS_2D is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCYADDRSTRIDE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address Stride between lines. Calculated in TRANSIZE aligned steps. This value is used to increment the SRCADDR after completing the transfer of a source line. SRCADDR_next_line_base = SRCADDR_line_base + 2^TRANSIZE * SRCYADDRSTRIDE. Two's complement used with a range between -32768 to 32767. When set to 0 the SRCADDR is not incremented after completing one line. Not present when HAS_2D is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_FILLVAL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_FILLVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1338</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Fill Pattern Value Register

This register provides a predefined value to be used to fill the remaining part of the destination memory area when the source side of the command is finished.

The content of this register can be updated during command linking by setting bit[14] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">FILLVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Fill pattern value. When XTYPE or YTYPE is set to fill mode, then this register value is used on the write data bus when the command starts to fill the memory area. The TRANSIZE defines the width of the FILLVAL used for the command. For byte transfers the FILLVAL[7:0] is used, other bits are ignored. For halfword transfers the FILLVAL[15:0] is used, other bits are ignored. For 64-bit and wider transfers the FILLVAL[31:0] pattern is repeated on the full width of the data bus. Not present when HAS_WRAP is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_YSIZE" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_YSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x133c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Y Dimensions Size Register

This register defines the number of lines copied during the DMA command up to 16 bits in the Y dimension. The read and write size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the remaining number of lines in both read and write directions.

The content of this register can be updated during command linking by setting bit[15] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESYSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Y dimension or number of lines. Not present when HAS_2D is 0. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCYSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Y dimension or number of lines. Not present when HAS_2D is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_TMPLTCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_TMPLTCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1340</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Template Configuration Register

This register provides configuration settings when using template pattern based copy operations.

The content of this register can be updated during command linking by setting bit[16] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTMPLTSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Template Size in number of transfers plus one.
 - 0: Destination template is disabled.
 - 1 to 31: DESTMPLT[DESTMPLTSIZE:0] is used as the destination template. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:13]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[12:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTMPLTSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Template Size in number of transfers plus one.
 - 0: Source template is disabled.
 - 1 to 31: Bits SRCTMPLT[SRCTMPLTSIZE:0] is used as the source template. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_SRCTMPLT" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_SRCTMPLT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1344</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Template Pattern Register

This register sets the template pattern used for reading the source memory area.

The content of this register can be updated during command linking by setting bit[17] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTMPLT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Packing Template. Bit[0] is read only and always set to 1 as template patterns can only start from the base address of the transfer. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCTMPLTLSB</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Packing Template Least Significant Bit. This bit of the template is read only and always set to 1 as template patterns can only start from the base address of the transfer. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x1</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_DESTMPLT" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_DESTMPLT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1348</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Template Pattern Register

This register sets the template pattern used for writing the destination memory area.

The content of this register can be updated during command linking by setting bit[18] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTMPLT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Packing Template. Bit[0] is read only and always set to 1 as template patterns can only start from the base address of the transfer. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESTMPLTLSB</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Packing Template Least Significant Bit. This bit of the template is read only and always set to 1 as template patterns can only start from the base address of the transfer. Not present when HAS_TMPLT is 0.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x1</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_SRCTRIGINCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_SRCTRIGINCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x134c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Trigger In Configuration Register

This register provides configuration settings when using source side trigger input for the current DMA command.

The content of this register can be updated during command linking by setting bit[19] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINBLKSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Default Transfer Size. Defined transfer size per trigger + 1.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINMODE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Mode:
 - 00: Command
 - 01: Reserved
 - 10: DMA driven Flow control. Only allowed when HAS_TRIGIN is enabled.
 - 11: Peripheral driven Flow control. Only allowed when HAS_TRIGIN is enabled.
Note: This field is ignored for Internal triggers as they only support Command triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Type:
 - 00: Software only Trigger Request. SRCTRIGINSEL is ignored.
 - 01: Reserved
 - 10: HW Trigger Request. Only allowed when HAS_TRIGIN is enabled. SRCTRIGINSEL selects between external trigger inputs if HAS_TRIGSEL is enabled.
 - 11: Internal Trigger Request. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Request. SRCTRIGINSEL selects between DMA channels.
Note: SW triggers are also available when HW or Internal types are selected, but is is not recommended and caution must be taken when the these modes are combined.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCTRIGINSEL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Trigger Input Select</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_DESTRIGINCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_DESTRIGINCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1350</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Trigger In Configuration Register

This register provides configuration settings when using destination side trigger input for the current DMA command.

The content of this register can be updated during command linking by setting bit[20] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINBLKSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Default Transfer Size. Defined transfer size per trigger + 1.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINMODE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Mode:
 - 00: Command
 - 01: Reserved
 - 10: DMA driven Flow control. Only allowed when HAS_TRIGIN is enabled.
 - 11: Peripheral driven Flow control. Only allowed when HAS_TRIGIN is enabled.
Note: This field is ignored for Internal triggers as they only support Command triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Type:
 - 00: Software only Trigger Request. DESTRIGINSEL is ignored.
 - 01: Reserved
 - 10: HW Trigger Request. Only allowed when HAS_TRIGIN is enabled. DESTRIGINSEL selects between external trigger inputs if HAS_TRIGSEL is enabled.
 - 11: Internal Trigger Request. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Request. DESTRIGINSEL selects between DMA channels.
Note: SW triggers are also available when HW or Internal types are selected, but is is not recommended and caution must be taken when the these modes are combined.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESTRIGINSEL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Trigger Input Select</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_TRIGOUTCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_TRIGOUTCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1354</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Trigger Out Configuration Register

This register provides configuration settings when using trigger output for the current DMA command.

The content of this register can be updated during command linking by setting bit[21] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TRIGOUTTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Trigger Output Type
 - 00: Software only Trigger Acknowledgement.
 - 01: Reserved
 - 10: HW Trigger Acknowledgement. Only allowed when HAS_TRIGOUT is enabled.
 - 11: Internal Trigger Acknowledgement. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Acknowledgement.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_LINKATTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_LINKATTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1370</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Memory Attributes Register

This register provides transfer attribute settings for the command link related read transfers. The security and privilege attributes cannot be adjusted, they match the attributes of the channel.

The content of this register can be updated during command linking by setting bit[28] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Read Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Link Address Read Transfer Memory Attribute field [3:0].
When LINKMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When LINKMEMATTRHI is Normal memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_AUTOCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_AUTOCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1374</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Automatic Command Restart Configuration Register

This register configures the automatic restart behavior of the currently running command.

The content of this register can be updated during command linking by setting bit[29] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CMDRESTARTINFEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Infinite Automatic Command Restart. When set, CMDRESTARTCNT is ignored and the command is always restarted after it is completed, including output triggering if enabled and autoreloading the registers but it will not perform a link to the next command. This means that the infinite loop of automatic restarts can only be broken by DISABLECMD or STOPCMD. When CMDRESTARTINFEN is set to '0', then the autorestarting of a command depends on CMDRESTARTCNT and when that counter is set to 0 the autorestarting is finished. In this case the next linked command is read or the command is complete.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">CMDRESTARTCNT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Automatic Command Restart Counter. Defines the number of times automatic restarting will occur at end of DMA command. Auto restarting will occur after the command is completed, including output triggering if enabled and autoreloading the registers, but it will only perfrom a link to the next command when CMDRESTARTCNT == 0. When CMDRESTARTCNT and CMDRESTARTINF are both set to '0', autorestart is disabled.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_LINKADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_LINKADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1378</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Register

This register sets the 32-bit address of the next element in a command link. When the command execution is finished and this register is set then the DMA channel starts loading the next command from this address.

The content of this register can be updated during command linking by setting bit[30] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKADDR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Pointer [31:2]. The DMAC fetches the next command from this address if LINKADDREN is set.
NOTE: Commands are fetched with the security and privilege attribute of the channel and cannot be adjusted for the command link reads.
</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKADDREN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Enable Link Address. When set to '1', the DMAC fetches the next command defined by LINKADDR. When set to '0' the DMAC will return to idle at the end of the current command.

NOTE: the linked command fetched by the DMAC needs to clear this field to mark the end of the command chain. Otherwise it may result in an infinite loop of the same command.
</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_LINKADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_LINKADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x137c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Register, High Bits [63:32]

This register sets the upper address bits of the next element in a command link.

The content of this register can be updated during command linking by setting bit[31] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Link Address Pointer [63:32]. Allows 64-bit addressing but the system might need less address bits. Limited by ADDR_WIDTH and the not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_WRKREGPTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_WRKREGPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1388</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Working Register Pointer Register

This register can be used to select an internal work register of the DMA channel that will be visible in the CH_WRKREGVAL register. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">WRKREGPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Internal Working Register Pointer. These pointer refers to the following:
 - 0: Reserved
 - 1: SRCADDR_INITIAL
 - 2: SRCADDRHI_INITIAL
 - 3: DESADDR_INITIAL
 - 4: DESADDRHI_INITIAL
 - 5: SRCXSIZEHI_INITIAL, SRCXSIZE_INITIAL
 - 6: DESXSIZEHI_INITIAL, DESXSIZE_INITIAL
 - 7: SRCADDR_LINEINITIAL
 - 8: SRCADDRHI_LINEINITIAL
 - 9: DESADDR_LINEINITIAL
 - 10: DESADDRHI_LINEINITIAL
 - 11: SRCYSIZE_INITIAL (HAS_2D only)
 - 12: DESYSIZE_INITIAL (HAS_2D only)
 - Others: Reserved.
NOTE: When the selected register is not supported by the DMA then it is read as 0 in the CH_WRKREGVAL register. For 1D modes the INITIAL and LINEINITIAL registers contain the same values.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_WRKREGVAL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_WRKREGVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x138c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel - Working Register Value Register

This register shows the internal value of a work register of the DMA channel selected by the CH_WRKREGPTR register.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">WRKREGVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Internal Working Register Values. WRKREGPTR points to the register that is visible here. The values are only guaranteed to be stable for the current command when STAT_PAUSED is asserted, otherwise they depend on the current status of the channel which makes them UNPREDICTABLE.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_ERRINFO" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_ERRINFO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1390</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Error Information Register

This register provides information about internal errors encountered during command exectuion by the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ERRINFO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error information Register. Additional information for the error that is encountered by the DMA. The meaning of the bits are detailed in the Error Handling section.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TRIGOUTSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Trigger Output Selection Error Flag. Set when the command selects a trigger output that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Selection Error Flag. Set when the command selects a destination trigger input that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Selection Error Flag. Set when the command selects a source trigger input that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CFGERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Configuration Error Flag. Set when the DMA command is enabled or a linked command is read but it is configured in a mode that is not supported by the implementation.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">BUSERR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Bus Error Flag. Set when the DMA encounters a bus error during data or command read transfers.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_IIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_IIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x13c8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Implementation Identification Register

This register provides information about the revision of the product implementing the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">PRODUCTID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the product ID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3a0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">VARIANT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the major revision, or variant, of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REVISION</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the minor revision of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[11:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">IMPLEMENTER</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Contains the JEP106 code of the company that implemented the IP:
 - [11:8]: JEP106 continuation code of implementer.
 - [7]: Always 0.
 - [6:0]: JEP106 identity code of implementer.
For Arm this field reads as 0x43B.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x43b</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_AIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_AIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x13cc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Architecture Identification Register

This register provides information about the architecture version supported by the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ARCH_MAJOR_REV</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Architecture Major Revision.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ARCH_MINOR_REV</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Architecture Minor Revision.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_ISSUECAP" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_ISSUECAP</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x13e8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Used for setting issuing capability threshold.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ISSUECAP</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ISSUECAP can be used by software to place a constraint on allowed issuing capability in both read and write direction.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x7</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_BUILDCFG0" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_BUILDCFG0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x13f8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Build Configuration and Capability Register 0

This register contains the configuration parameters can capabilities of the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:30]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[29:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INC_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Width of the increment register = INC_WIDTH + 1.
When set to 0, then only 0 and 1 can be set as an increment. When larger values are used, then negative increments can be set using 2's complement:
INC_WIDTH = 0: 0..1
INC_WIDTH = 1: -2..1
INC_WIDTH = 2: -4..3
INC_WIDTH = 3: -8..7
…
INC_WIDTH = 15: -32768..32767</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:22]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DATA_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Data Width.
 - 000: 8-bit
 - 001: 16-bit
 - 010: 32-bit
 - 011: 64-bit
 - 100: 128-bit
 - 101: 256-bit
 - 110: 512-bit
 - 111: 1024-bit</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[21:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ADDR_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Address Width in bits = ADDR_WIDTH + 1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x20</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CMD_BUFF_SIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Command Buffer Size in command words - 1. Total Size = (CMD_BUFF_SIZE + 1) * 4 bytes.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DATA_BUFF_SIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Data Buffer Size in entries - 1. Total Size = ((DATA_BUFF_SIZE + 1) * DATA_WIDTH /8) bytes.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x3</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH3_CH_BUILDCFG1" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH3_CH_BUILDCFG1</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x13fc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Build Configuration and Capability Register 1

This register contains the configuration parameters can capabilities of the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_GPOSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has shared GPO ports between channels.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:13]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[12:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_STREAMSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has selectable stream interfaces.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_STREAM</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has stream interface support.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_WRKREG</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has internal register view capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_AUTO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has automatic reload and restart capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_CMDLINK</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has command link list capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:7]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has selectable triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[6:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGOUT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has hardware trigger output port.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[5:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has hardware trigger input ports.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIG</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has trigger capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TMPLT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has template based pack and unpack capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_2D</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has 2D capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_WRAP</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has wrap capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">HAS_XSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Has 32-bit XSIZE counters.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x1</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_CMD" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_CMD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1400</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel DMA Command Register

This register allows the SW to control the operation of a DMA command.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SWTRIGOUTACK</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Trigger Output Acknowledge. Write '1' to acknowledge a Trigger Output request from the DMA. Once set to '1', this will remain high until the DMA Trigger Output is raised (either on the trigger output signal or as an interrupt) and the acknowledge is accepted. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:23]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[22:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSWTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Destination Trigger Input Request Type. Selects the trigger request type for the destination trigger input when the SW triggers the DESSWTRIGINREQ bit.
 - 00: Single request
 - 01: Last single request
 - 10: Block request
 - 11: Last block request
This field cannot be changed while the DESSWTRIGINREQ bit is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSWTRIGINREQ</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Destination Trigger Input Request. Write to '1' to create a SW trigger request to the DMA with the specified type in the DESSWTRIGINTYPE register. Once set to '1', this will remain high until the DMA is accepted the trigger and will return this to '0'. It will also be cleared automatically if the current command is completed without expecting another trigger event. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSWTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Source Trigger Input Request Type. Selects the trigger request type for the source trigger input when the SW triggers the SRCSWTRIGINREQ bit.
 - 00: Single request
 - 01: Last single request
 - 10: Block request
 - 11: Last block request
This field cannot be changed while the SRCSWTRIGINREQ bit is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSWTRIGINREQ</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Source Trigger Input Request. Write to '1' to create a SW trigger request to the DMA with the specified type in the SRCSWTRIGINTYPE register. Once set to '1', this will remain high until the DMA accepted the trigger and will return this to '0'. It will also be cleared automatically if the current command is completed without expecting another trigger event. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[5:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RESUMECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Resume Current DMA Operation. Writing this bit to '1' means that the DMAC can continue the operation of a paused channel. Can be set to '1' when the PAUSECMD or a STAT_DONE assertion with DONEPAUSEEN set HIGH results in pausing the current DMA channel operation indicated by the STAT_PAUSED and STAT_RESUMEWAIT bits. Otherwise, writes to this bit are ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">PAUSECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Pause Current DMA Operation. Once set to '1' the status cannot change until the DMA operation reached the paused state indicated by the STAT_PAUSED and STAT_RESUMEWAIT bits. The bit can be set by SW by writing it to '1', the current active DMA operation will be paused as soon as possible, but the ENABLECMD bit will remain HIGH to show that the operation is still active. Cleared automatically when STAT_RESUMEWAIT is set and the RESUMECMD bit is written to '1', meaning that the SW continues the operation of the channel. Note that each DMA channel can have other sources of a pause request and this field will not reflect the state of the other sources. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STOPCMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stop Current DMA Operation. Once set to '1', his will remain high until the DMA channel is stopped cleanly. Then this will return to '0' and ENABLECMD is also cleared. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored. Note that each DMA channel can have other sources of a stop request and this field will not reflect the state of the other sources.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DISABLECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disable DMA Operation at the end of the current DMA command operation. Once set to '1', this field will stay high and the current DMA command will be allowed to complete, but the DMA will not fetch the next linked command or will it auto-restart the DMA command even if they are set. Once the DMA has stopped, it will return to '0' and ENABLECMD is also cleared. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CLEARCMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DMA Clear command. When set to '1', it will remain high until all DMA channel registers and any internal queues and buffers are cleared, before returning to '0'. When set at the same time as ENABLECMD or while the DMA channel is already enabled, the clear will only occur after any ongoing DMA operation is either completed, stopped or disabled and the ENABLECMD bit is deasserted by the DMA.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ENABLECMD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Channel Enable. When set to '1', enables the channel to run its programmed task. When set to '1', it cannot be set back to zero, and this field will automatically clear to zero when a DMA process is completed. To force the DMA to stop prematurely, you must use CH_CMD.STOPCMD instead.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_STATUS" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_STATUS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1404</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Status Register

This register shows the internal status of the DMA command and also reports interrupts about internal events.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Status. This bit is set to HIGH when DMA channel starts waiting for output trigger acknowledgement. Automatically cleared when the output trigger acknowledgement is received either from HW or SW source.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Destination Trigger Status. This bit is set to HIGH when DMA channel starts waiting for destination input trigger request. Automatically cleared when the destination trigger request is received either from HW or SW source.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Status. This bit is set to HIGH when DMA channel starts waiting for source input trigger request. Automatically cleared when the source trigger request is received either from HW or SW source. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:22]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[21:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_RESUMEWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Waiting for resume from software Flag. This flag indicates that the DMA channel successfully paused the operation of the command and needs SW acknowledgment to resume the operation. Will be set to HIGH if STAT_PAUSED is asserted and the PAUSECMD bit set in the command register or when the STAT_DONE is asserted and the DONEPAUSEEN bit is set. Cleared when the RESUMECMD bit is set in the command register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_PAUSED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Paused Status Flag. This flag will be set to HIGH if the DMA channel successfully paused the operation of the command. The pause request can come from many internal or external sources. When the request to pause is not asserted anymore the bit will be cleared automatically and the command operation can continue.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Status Flag. This flag will be set to HIGH if the DMA channel successfully reached the stopped state. The stop request can come from many internal or external sources. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Status Flag. This flag will be set to HIGH if the DMA channel is successfully disabled using the DISABLECMD command. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Status Flag. This flag will be set to HIGH if the DMA encounters an error during its operation. The details about the error event can be found in the ERRINFO register. Write '1' to this bit to clear it. When cleared, it also clears the ERRINFO register. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DONE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done Status Flag. This flag will be set to HIGH when the DMA command reaches the state defined by the DONETYPE settings. When DONEPAUSEEN is set the DMA command operation is paused when this flag is asserted. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Interrupt Flag. This interrupt will be set to HIGH if the INTREN_TRIGOUTACKWAIT is set and the STAT_TRIGOUTACKWAIT status flag is asserted. Automatically cleared when STAT_TRIGOUTACKWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Destination Trigger Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DESTRIGINWAIT is set and the STAT_DESTRIGINWAIT status flag is asserted. Automatically cleared when STAT_DESTRIGINWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Interrupt Flag. This interrupt will be set to HIGH if the INTREN_SRCTRIGINWAIT is set and the STAT_SRCTRIGINWAIT status flag is asserted. Automatically cleared when STAT_SRCTRIGINWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Interrupt Flag. This interrupt will be set to HIGH if the INTREN_STOPPED is set and the STAT_STOPPED flag gets raised. Automatically cleared when STAT_STOPPED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DISABLED is set and the STAT_DISABLED flag gets raised. Automatically cleared when STAT_DISABLED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Interrupt Flag. This interrupt will be set to HIGH if the INTREN_ERR is set and the STAT_ERR status flag gets raised. Automatically cleared when STAT_ERR is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTR_DONE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Done Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DONE is set and the STAT_DONE status flag gets raised. Automatically cleared when STAT_DONE is cleared.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_INTREN" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_INTREN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1408</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Interrupt Enable Register

This register can enable the interrupt generation for internal events.

The content of this register can be updated during command linking by setting bit[2] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Interrupt Enable. When set to HIGH, enables INTR_TRIGOUTACKWAIT to be set and raise an interrupt when STAT_TRIGOUTACKWAIT status flag is asserted. When set to LOW, it prevents INTR_TRIGOUTACKWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for destination Trigger Interrupt Enable. When set to HIGH, enables INTR_DESTRIGINWAIT to be set and raise an interrupt when STAT_DESTRIGINWAIT status flag is asserted. When set to LOW, it prevents INTR_DESTRIGINWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Interrupt Enable. When set to HIGH, enables INTR_SRCTRIGINWAIT to be set and raise an interrupt when STAT_SRCTRIGINWAIT status flag is asserted. When set to LOW, it prevents INTR_SRCTRIGINWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Interrupt Enable. When set to HIGH, enables INTR_STOPPED to be set and raise an interrupt when STAT_STOPPED status flag is asserted. When set to LOW, it prevents INTR_STOPPED to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Interrupt Enable. When set to HIGH, enables INTR_DISABLED to be set and raise an interrupt when STAT_DISABLED status flag is asserted. When set to LOW, it prevents INTR_DISABLED to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Interrupt Enable. When set to HIGH, enables INTR_ERROR to be set and raise an interrupt when the STAT_ERR status flag is asserted. When set to LOW, it prevents INTR_ERR to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTREN_DONE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Done Interrupt Enable. When set to HIGH, enables the INTR_DONE to be set and raise an interrupt when the STAT_DONE status flag is asserted. When set to LOW, it prevents INTR_DONE to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_CTRL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_CTRL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x140c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Control Register

This register can be used to configure the type of the transfers and the resources needed by the currently executed DMA command. It also defines how the command shall behave when the command is complete.
The content of this register can be updated during command linking by setting bit[3] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:28]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[27:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USETRIGOUT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Trigger Output use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USEDESTRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Destination Trigger Input use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USESRCTRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Source Trigger Input use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DONEPAUSEEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done pause enable. When set to HIGH the assertion of the STAT_DONE flag results in an automatic pause request for the current DMA operation. When the paused state is reached the STAT_RESUMEWAIT flag is also set. When set to LOW the assertion of the STAT_DONE does not pause the progress of the command and the next operation of the channel will be started immediately after the STAT_DONE flag is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DONETYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done type selection. This field defines when the STAT_DONE status flag is asserted during the command operation.
 - 000: STAT_DONE flag is not asserted for this command.
 - 001: End of a command, before jumping to the next linked command. (default)
 - 011: End of an autorestart cycle, before starting the next cycle.
 - Others : Reserved.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REGRELOADTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Automatic register reload type. Defines how the DMA command reloads initial values at the end of a DMA command before autorestarting, ending or linking to a new DMA command:
 - 000: Reload Disabled.
 - 001: Reload source and destination size registers only.
 - 011: Reload source address only and all source and destination size registers.
 - 101: Reload destination address only and all source and destination size registers.
 - 111: Reload source and destination address and all source and destination size registers.
 - Others: Reserved.
NOTE: When CLEARCMD is set, the reloaded registers will also be cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">XTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Operation type for X direction:
 - 000: "disable" - No data transfer will take place for this command. This mode can be used to create empty commands that wait for an event or set GPOs.
 - 001: "continue" - Copy data in a continuous manner from source to the destination. For 1D operations it is expected that SRCXSIZE is equal to DESXSIZE, other combinations result in UNPREDICTABLE behavior. For 2D operations, this mode can be used for simple 2D to 2D copy but it also allows the reshaping of the data like 1D to 2D or 2D to 1D conversions. If the DESXSIZE is smaller than SRCXSIZE then the read data from the current source line goes to the next destination line. If SRCXSIZE is smaller than DESXSIZE then the reads start on the next line and data is written to the remainder of the current destination line. Note: For 1D to 2D the SRCYSIZE for 2D to 1D conversion the DESYSIZE needs to be set to 1 when using this mode.
 - 010: "wrap" - Wrap source data within a destination line when the end of the source line is reached. Read starts again from the beginning of the source line and copied to the remainder of the destination line. If the DESXSIZE is smaller than SRCXSIZE then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP is 0 in HW
 - 011: "fill" - Fill the remainder of the destination line with FILLVAL when the end of the source line is reached. If the DESXSIZE is smaller than SRCXSIZE then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP is 0 in HW.
 - Others: Reserved.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CHPRIO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel Priority.
 - 0: Lowest Priority
 - 15: Highest Priority</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TRANSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Transfer Entity Size. Size in bytes = 2^TRANSIZE.
 - 000: Byte
 - 001: Halfworld
 - 010: Word
 - 011: Doubleword
 - 100: 128bits
 - 101: 256bits
 - 110: 512bits
 - 111: 1024bits
Note that DATA_WIDTH limits this field. Address will be aligned to TRANSIZE by the DMAC by ignoring the lower bits.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_SRCADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_SRCADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1410</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Address Register

This register defines the 32-bit base address of the command to read the data from. When the register is read during the execution of the command it shows the actual address the DMA channel is going to read from.

The content of this register can be updated during command linking by setting bit[4] in the command link header. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address [31:0].</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_SRCADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_SRCADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1414</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Address Register High Bits [63:32]

This register defines the upper 32 bits of the read address in case more than 32-bit addressing is used in the system. When the register is read during the execution of the command it shows the actual address the DMA channel is going to read from.

The content of this register can be updated during command linking by setting bit[5] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address [63:32]. Allows 64-bit addressing but the system might need less address bits defined by ADDR_WIDTH. The not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_DESADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_DESADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1418</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Address Register

This register defines the 32-bit base address of the command to write the data to. When the register is read during the execution of the command it shows the actual address the DMA channel is going to write to.

The content of this register can be updated during command linking by setting bit[6] in the command link header. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Address[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_DESADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_DESADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x141c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Address Register, High Bits [63:32]

This register defines the upper 32 bits of the write address in case more than 32-bit addressing is used in the system. When the register is read during the execution of the command it shows the actual address the DMA channel is going to write to.

The content of this register can be updated during command linking by setting bit[7] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Address[63:32]. Allows 64-bit addressing but the system might need less address bits defined by ADDR_WIDTH. The not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_XSIZE" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_XSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1420</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Size Register, Lower Bits [15:0]

This register defines the number of data units copied during the DMA command up to 16 bits in the X dimension. The source and destination size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the remaining number of units in both read and write directions.

The content of this register can be updated during command linking by setting bit[8] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Number of Transfers in the X Dimension lower bits [15:0]. This register along with DESXSIZEHI defines the destination data block size of the DMA operation for or any 1D operation, and defines the X dimension of the 2D destination block for a 2D operation. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only and writing to SRCXSIZE will also update the value of this register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Number of Transfers in the X Dimension lower bits [15:0]. This register along with SRCXSIZEHI defines the source data block size of the DMA operation for any 1D operation, and defines the X dimension of the 2D source block for 2D operation.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_XSIZEHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_XSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1424</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Size Register, High Bits [31:16]

This register defines the number of data units copied during the DMA command up to 32 bits in the X dimension. The source and destination size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the higher bits of the remaining number of units in both read and write directions.

The content of this register can be updated during command linking by setting bit[9] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXSIZEHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Number of Transfers in the X Dimension high bits [31:16]. This register along with DESXSIZE defines the destination data block size of the DMA operation for or any 1D operation, and defines the X dimension of the 2D destination block for a 2D operation. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only and writing to SRCXSIZEHI will also update the value of this register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Number of Transfers in the X Dimension high bits [31:16]. This register along with SRCXSIZE defines the source data block size of the DMA operation for any 1D operation, and defines the X dimension of the 2D source block for 2D operation.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_SRCTRANSCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_SRCTRANSCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1428</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Transfer Configuration Register

This register provides transfer attribute settings in the read direction of the DMA command.

The content of this register can be updated during command linking by setting bit[10] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCMAXBURSTLEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Max Burst Length. Hint for the DMA on what is the maximum allowed burst size it can use for read transfers. The maximum number of beats sent by the DMA for a read burst is equal to SRCMAXBURSTLEN + 1. Default value is 16 beats, which allows the DMA to set all burst sizes. Note: Limited by the DATA_BUFF_SIZE so larger settings may not always result in larger bursts.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCPRIVATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Privilege Attribute.
 - 0: Unprivileged
 - 1: Privileged
 When a channel is unprivileged this bit is tied to 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCNONSECATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Non-secure Attribute.
 - 0: Secure
 - 1: Non-secure
 When a channel is Non-secure this bit is tied to 1. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Transfer Memory Attribute field [3:0].
When SRCMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When SRCMEMATTRHI is Normal memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_DESTRANSCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_DESTRANSCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x142c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Transfer Configuration Register

This register provides transfer attribute settings in the write direction of the DMA command.

The content of this register can be updated during command linking by setting bit[11] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESMAXBURSTLEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Max Burst Length. Hint for the DMA on what is the maximum allowed burst size it can use for write transfers. The maximum number of beats sent by the DMA for a write burst is equal to DESMAXBURSTLEN + 1. Default value is 16 beats, which allows the DMA to set all burst sizes. Note: Limited by the DATA_BUFF_SIZE so larger settings may not always result in larger bursts.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESPRIVATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Privilege Attribute.
 - 0: Unprivileged
 - 1: Privileged
 When a channel is unprivileged this bit is tied to 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESNONSECATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Non-secure Attribute.
 - 0: Secure
 - 1: Non-secure
 When a channel is Non-secure this bit is tied to 1. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Transfer Memory Attribute field [3:0].
When DESMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When DESMEMATTRHI is Normal Memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_XADDRINC" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_XADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1430</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Address Increment Register

This register sets the increment values used to update the source and destination addresses after each transferred data unit.

The content of this register can be updated during command linking by setting bit[12] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXADDRINC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination X dimension Address Increment. This value is used as the increment between each TRANSIZE transfer. When a single bit is used then only 0 and 1 can be set. For wider increment registers, two's complement used with a range between -32768 to 32767 when the counter is 16-bits wide. The width of the register is indicated by the INC_WIDTH parameter. DESADDR_next = DESADDR + 2^TRANSIZE * DESXADDRINC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source X dimension Address Increment. This value is used as the increment between each TRANSIZE transfer. When a single bit is used then only 0 and 1 can be set. For wider increment registers, two's complement used with a range between -32768 to 32767 when the counter is 16-bits wide. The width of the register is indicated by the INC_WIDTH parameter. SRCADDR_next = SRCADDR + 2^TRANSIZE * SRCXADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_SRCTRIGINCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_SRCTRIGINCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x144c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Trigger In Configuration Register

This register provides configuration settings when using source side trigger input for the current DMA command.

The content of this register can be updated during command linking by setting bit[19] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINBLKSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Default Transfer Size. Defined transfer size per trigger + 1.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINMODE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Mode:
 - 00: Command
 - 01: Reserved
 - 10: DMA driven Flow control. Only allowed when HAS_TRIGIN is enabled.
 - 11: Peripheral driven Flow control. Only allowed when HAS_TRIGIN is enabled.
Note: This field is ignored for Internal triggers as they only support Command triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Type:
 - 00: Software only Trigger Request. SRCTRIGINSEL is ignored.
 - 01: Reserved
 - 10: HW Trigger Request. Only allowed when HAS_TRIGIN is enabled. SRCTRIGINSEL selects between external trigger inputs if HAS_TRIGSEL is enabled.
 - 11: Internal Trigger Request. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Request. SRCTRIGINSEL selects between DMA channels.
Note: SW triggers are also available when HW or Internal types are selected, but is is not recommended and caution must be taken when the these modes are combined.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCTRIGINSEL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Trigger Input Select</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_DESTRIGINCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_DESTRIGINCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1450</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Trigger In Configuration Register

This register provides configuration settings when using destination side trigger input for the current DMA command.

The content of this register can be updated during command linking by setting bit[20] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINBLKSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Default Transfer Size. Defined transfer size per trigger + 1.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINMODE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Mode:
 - 00: Command
 - 01: Reserved
 - 10: DMA driven Flow control. Only allowed when HAS_TRIGIN is enabled.
 - 11: Peripheral driven Flow control. Only allowed when HAS_TRIGIN is enabled.
Note: This field is ignored for Internal triggers as they only support Command triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Type:
 - 00: Software only Trigger Request. DESTRIGINSEL is ignored.
 - 01: Reserved
 - 10: HW Trigger Request. Only allowed when HAS_TRIGIN is enabled. DESTRIGINSEL selects between external trigger inputs if HAS_TRIGSEL is enabled.
 - 11: Internal Trigger Request. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Request. DESTRIGINSEL selects between DMA channels.
Note: SW triggers are also available when HW or Internal types are selected, but is is not recommended and caution must be taken when the these modes are combined.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESTRIGINSEL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Trigger Input Select</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_TRIGOUTCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_TRIGOUTCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1454</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Trigger Out Configuration Register

This register provides configuration settings when using trigger output for the current DMA command.

The content of this register can be updated during command linking by setting bit[21] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TRIGOUTTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Trigger Output Type
 - 00: Software only Trigger Acknowledgement.
 - 01: Reserved
 - 10: HW Trigger Acknowledgement. Only allowed when HAS_TRIGOUT is enabled.
 - 11: Internal Trigger Acknowledgement. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Acknowledgement.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_LINKATTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_LINKATTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1470</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Memory Attributes Register

This register provides transfer attribute settings for the command link related read transfers. The security and privilege attributes cannot be adjusted, they match the attributes of the channel.

The content of this register can be updated during command linking by setting bit[28] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Read Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Link Address Read Transfer Memory Attribute field [3:0].
When LINKMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When LINKMEMATTRHI is Normal memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_AUTOCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_AUTOCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1474</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Automatic Command Restart Configuration Register

This register configures the automatic restart behavior of the currently running command.

The content of this register can be updated during command linking by setting bit[29] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CMDRESTARTINFEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Infinite Automatic Command Restart. When set, CMDRESTARTCNT is ignored and the command is always restarted after it is completed, including output triggering if enabled and autoreloading the registers but it will not perform a link to the next command. This means that the infinite loop of automatic restarts can only be broken by DISABLECMD or STOPCMD. When CMDRESTARTINFEN is set to '0', then the autorestarting of a command depends on CMDRESTARTCNT and when that counter is set to 0 the autorestarting is finished. In this case the next linked command is read or the command is complete.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">CMDRESTARTCNT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Automatic Command Restart Counter. Defines the number of times automatic restarting will occur at end of DMA command. Auto restarting will occur after the command is completed, including output triggering if enabled and autoreloading the registers, but it will only perfrom a link to the next command when CMDRESTARTCNT == 0. When CMDRESTARTCNT and CMDRESTARTINF are both set to '0', autorestart is disabled.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_LINKADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_LINKADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1478</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Register

This register sets the 32-bit address of the next element in a command link. When the command execution is finished and this register is set then the DMA channel starts loading the next command from this address.

The content of this register can be updated during command linking by setting bit[30] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKADDR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Pointer [31:2]. The DMAC fetches the next command from this address if LINKADDREN is set.
NOTE: Commands are fetched with the security and privilege attribute of the channel and cannot be adjusted for the command link reads.
</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKADDREN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Enable Link Address. When set to '1', the DMAC fetches the next command defined by LINKADDR. When set to '0' the DMAC will return to idle at the end of the current command.

NOTE: the linked command fetched by the DMAC needs to clear this field to mark the end of the command chain. Otherwise it may result in an infinite loop of the same command.
</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_LINKADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_LINKADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x147c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Register, High Bits [63:32]

This register sets the upper address bits of the next element in a command link.

The content of this register can be updated during command linking by setting bit[31] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Link Address Pointer [63:32]. Allows 64-bit addressing but the system might need less address bits. Limited by ADDR_WIDTH and the not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_WRKREGPTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_WRKREGPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1488</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Working Register Pointer Register

This register can be used to select an internal work register of the DMA channel that will be visible in the CH_WRKREGVAL register. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">WRKREGPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Internal Working Register Pointer. These pointer refers to the following:
 - 0: Reserved
 - 1: SRCADDR_INITIAL
 - 2: SRCADDRHI_INITIAL
 - 3: DESADDR_INITIAL
 - 4: DESADDRHI_INITIAL
 - 5: SRCXSIZEHI_INITIAL, SRCXSIZE_INITIAL
 - 6: DESXSIZEHI_INITIAL, DESXSIZE_INITIAL
 - 7: SRCADDR_LINEINITIAL
 - 8: SRCADDRHI_LINEINITIAL
 - 9: DESADDR_LINEINITIAL
 - 10: DESADDRHI_LINEINITIAL
 - 11: SRCYSIZE_INITIAL (HAS_2D only)
 - 12: DESYSIZE_INITIAL (HAS_2D only)
 - Others: Reserved.
NOTE: When the selected register is not supported by the DMA then it is read as 0 in the CH_WRKREGVAL register. For 1D modes the INITIAL and LINEINITIAL registers contain the same values.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_WRKREGVAL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_WRKREGVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x148c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel - Working Register Value Register

This register shows the internal value of a work register of the DMA channel selected by the CH_WRKREGPTR register.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">WRKREGVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Internal Working Register Values. WRKREGPTR points to the register that is visible here. The values are only guaranteed to be stable for the current command when STAT_PAUSED is asserted, otherwise they depend on the current status of the channel which makes them UNPREDICTABLE.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_ERRINFO" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_ERRINFO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1490</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Error Information Register

This register provides information about internal errors encountered during command exectuion by the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ERRINFO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error information Register. Additional information for the error that is encountered by the DMA. The meaning of the bits are detailed in the Error Handling section.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TRIGOUTSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Trigger Output Selection Error Flag. Set when the command selects a trigger output that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Selection Error Flag. Set when the command selects a destination trigger input that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Selection Error Flag. Set when the command selects a source trigger input that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CFGERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Configuration Error Flag. Set when the DMA command is enabled or a linked command is read but it is configured in a mode that is not supported by the implementation.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">BUSERR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Bus Error Flag. Set when the DMA encounters a bus error during data or command read transfers.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_IIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_IIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x14c8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Implementation Identification Register

This register provides information about the revision of the product implementing the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">PRODUCTID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the product ID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3a0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">VARIANT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the major revision, or variant, of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REVISION</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the minor revision of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[11:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">IMPLEMENTER</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Contains the JEP106 code of the company that implemented the IP:
 - [11:8]: JEP106 continuation code of implementer.
 - [7]: Always 0.
 - [6:0]: JEP106 identity code of implementer.
For Arm this field reads as 0x43B.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x43b</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_AIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_AIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x14cc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Architecture Identification Register

This register provides information about the architecture version supported by the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ARCH_MAJOR_REV</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Architecture Major Revision.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ARCH_MINOR_REV</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Architecture Minor Revision.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_ISSUECAP" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_ISSUECAP</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x14e8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Used for setting issuing capability threshold.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ISSUECAP</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ISSUECAP can be used by software to place a constraint on allowed issuing capability in both read and write direction.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x7</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_BUILDCFG0" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_BUILDCFG0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x14f8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Build Configuration and Capability Register 0

This register contains the configuration parameters can capabilities of the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:30]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[29:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INC_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Width of the increment register = INC_WIDTH + 1.
When set to 0, then only 0 and 1 can be set as an increment. When larger values are used, then negative increments can be set using 2's complement:
INC_WIDTH = 0: 0..1
INC_WIDTH = 1: -2..1
INC_WIDTH = 2: -4..3
INC_WIDTH = 3: -8..7
…
INC_WIDTH = 15: -32768..32767</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:22]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DATA_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Data Width.
 - 000: 8-bit
 - 001: 16-bit
 - 010: 32-bit
 - 011: 64-bit
 - 100: 128-bit
 - 101: 256-bit
 - 110: 512-bit
 - 111: 1024-bit</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[21:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ADDR_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Address Width in bits = ADDR_WIDTH + 1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x20</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CMD_BUFF_SIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Command Buffer Size in command words - 1. Total Size = (CMD_BUFF_SIZE + 1) * 4 bytes.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DATA_BUFF_SIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Data Buffer Size in entries - 1. Total Size = ((DATA_BUFF_SIZE + 1) * DATA_WIDTH /8) bytes.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x3</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH4_CH_BUILDCFG1" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH4_CH_BUILDCFG1</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x14fc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Build Configuration and Capability Register 1

This register contains the configuration parameters can capabilities of the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_GPOSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has shared GPO ports between channels.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:13]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[12:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_STREAMSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has selectable stream interfaces.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_STREAM</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has stream interface support.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_WRKREG</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has internal register view capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_AUTO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has automatic reload and restart capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_CMDLINK</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has command link list capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:7]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has selectable triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[6:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGOUT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has hardware trigger output port.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[5:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has hardware trigger input ports.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIG</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has trigger capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TMPLT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has template based pack and unpack capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_2D</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has 2D capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_WRAP</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has wrap capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">HAS_XSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Has 32-bit XSIZE counters.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x1</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_CMD" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_CMD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1500</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel DMA Command Register

This register allows the SW to control the operation of a DMA command.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SWTRIGOUTACK</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Trigger Output Acknowledge. Write '1' to acknowledge a Trigger Output request from the DMA. Once set to '1', this will remain high until the DMA Trigger Output is raised (either on the trigger output signal or as an interrupt) and the acknowledge is accepted. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:23]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[22:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSWTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Destination Trigger Input Request Type. Selects the trigger request type for the destination trigger input when the SW triggers the DESSWTRIGINREQ bit.
 - 00: Single request
 - 01: Last single request
 - 10: Block request
 - 11: Last block request
This field cannot be changed while the DESSWTRIGINREQ bit is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSWTRIGINREQ</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Destination Trigger Input Request. Write to '1' to create a SW trigger request to the DMA with the specified type in the DESSWTRIGINTYPE register. Once set to '1', this will remain high until the DMA is accepted the trigger and will return this to '0'. It will also be cleared automatically if the current command is completed without expecting another trigger event. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSWTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Source Trigger Input Request Type. Selects the trigger request type for the source trigger input when the SW triggers the SRCSWTRIGINREQ bit.
 - 00: Single request
 - 01: Last single request
 - 10: Block request
 - 11: Last block request
This field cannot be changed while the SRCSWTRIGINREQ bit is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSWTRIGINREQ</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Source Trigger Input Request. Write to '1' to create a SW trigger request to the DMA with the specified type in the SRCSWTRIGINTYPE register. Once set to '1', this will remain high until the DMA accepted the trigger and will return this to '0'. It will also be cleared automatically if the current command is completed without expecting another trigger event. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[5:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RESUMECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Resume Current DMA Operation. Writing this bit to '1' means that the DMAC can continue the operation of a paused channel. Can be set to '1' when the PAUSECMD or a STAT_DONE assertion with DONEPAUSEEN set HIGH results in pausing the current DMA channel operation indicated by the STAT_PAUSED and STAT_RESUMEWAIT bits. Otherwise, writes to this bit are ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">PAUSECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Pause Current DMA Operation. Once set to '1' the status cannot change until the DMA operation reached the paused state indicated by the STAT_PAUSED and STAT_RESUMEWAIT bits. The bit can be set by SW by writing it to '1', the current active DMA operation will be paused as soon as possible, but the ENABLECMD bit will remain HIGH to show that the operation is still active. Cleared automatically when STAT_RESUMEWAIT is set and the RESUMECMD bit is written to '1', meaning that the SW continues the operation of the channel. Note that each DMA channel can have other sources of a pause request and this field will not reflect the state of the other sources. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STOPCMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stop Current DMA Operation. Once set to '1', his will remain high until the DMA channel is stopped cleanly. Then this will return to '0' and ENABLECMD is also cleared. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored. Note that each DMA channel can have other sources of a stop request and this field will not reflect the state of the other sources.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DISABLECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disable DMA Operation at the end of the current DMA command operation. Once set to '1', this field will stay high and the current DMA command will be allowed to complete, but the DMA will not fetch the next linked command or will it auto-restart the DMA command even if they are set. Once the DMA has stopped, it will return to '0' and ENABLECMD is also cleared. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CLEARCMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DMA Clear command. When set to '1', it will remain high until all DMA channel registers and any internal queues and buffers are cleared, before returning to '0'. When set at the same time as ENABLECMD or while the DMA channel is already enabled, the clear will only occur after any ongoing DMA operation is either completed, stopped or disabled and the ENABLECMD bit is deasserted by the DMA.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ENABLECMD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Channel Enable. When set to '1', enables the channel to run its programmed task. When set to '1', it cannot be set back to zero, and this field will automatically clear to zero when a DMA process is completed. To force the DMA to stop prematurely, you must use CH_CMD.STOPCMD instead.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_STATUS" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_STATUS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1504</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Status Register

This register shows the internal status of the DMA command and also reports interrupts about internal events.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Status. This bit is set to HIGH when DMA channel starts waiting for output trigger acknowledgement. Automatically cleared when the output trigger acknowledgement is received either from HW or SW source.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Destination Trigger Status. This bit is set to HIGH when DMA channel starts waiting for destination input trigger request. Automatically cleared when the destination trigger request is received either from HW or SW source.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Status. This bit is set to HIGH when DMA channel starts waiting for source input trigger request. Automatically cleared when the source trigger request is received either from HW or SW source. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:22]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[21:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_RESUMEWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Waiting for resume from software Flag. This flag indicates that the DMA channel successfully paused the operation of the command and needs SW acknowledgment to resume the operation. Will be set to HIGH if STAT_PAUSED is asserted and the PAUSECMD bit set in the command register or when the STAT_DONE is asserted and the DONEPAUSEEN bit is set. Cleared when the RESUMECMD bit is set in the command register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_PAUSED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Paused Status Flag. This flag will be set to HIGH if the DMA channel successfully paused the operation of the command. The pause request can come from many internal or external sources. When the request to pause is not asserted anymore the bit will be cleared automatically and the command operation can continue.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Status Flag. This flag will be set to HIGH if the DMA channel successfully reached the stopped state. The stop request can come from many internal or external sources. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Status Flag. This flag will be set to HIGH if the DMA channel is successfully disabled using the DISABLECMD command. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Status Flag. This flag will be set to HIGH if the DMA encounters an error during its operation. The details about the error event can be found in the ERRINFO register. Write '1' to this bit to clear it. When cleared, it also clears the ERRINFO register. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DONE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done Status Flag. This flag will be set to HIGH when the DMA command reaches the state defined by the DONETYPE settings. When DONEPAUSEEN is set the DMA command operation is paused when this flag is asserted. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Interrupt Flag. This interrupt will be set to HIGH if the INTREN_TRIGOUTACKWAIT is set and the STAT_TRIGOUTACKWAIT status flag is asserted. Automatically cleared when STAT_TRIGOUTACKWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Destination Trigger Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DESTRIGINWAIT is set and the STAT_DESTRIGINWAIT status flag is asserted. Automatically cleared when STAT_DESTRIGINWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Interrupt Flag. This interrupt will be set to HIGH if the INTREN_SRCTRIGINWAIT is set and the STAT_SRCTRIGINWAIT status flag is asserted. Automatically cleared when STAT_SRCTRIGINWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Interrupt Flag. This interrupt will be set to HIGH if the INTREN_STOPPED is set and the STAT_STOPPED flag gets raised. Automatically cleared when STAT_STOPPED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DISABLED is set and the STAT_DISABLED flag gets raised. Automatically cleared when STAT_DISABLED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Interrupt Flag. This interrupt will be set to HIGH if the INTREN_ERR is set and the STAT_ERR status flag gets raised. Automatically cleared when STAT_ERR is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTR_DONE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Done Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DONE is set and the STAT_DONE status flag gets raised. Automatically cleared when STAT_DONE is cleared.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_INTREN" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_INTREN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1508</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Interrupt Enable Register

This register can enable the interrupt generation for internal events.

The content of this register can be updated during command linking by setting bit[2] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Interrupt Enable. When set to HIGH, enables INTR_TRIGOUTACKWAIT to be set and raise an interrupt when STAT_TRIGOUTACKWAIT status flag is asserted. When set to LOW, it prevents INTR_TRIGOUTACKWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for destination Trigger Interrupt Enable. When set to HIGH, enables INTR_DESTRIGINWAIT to be set and raise an interrupt when STAT_DESTRIGINWAIT status flag is asserted. When set to LOW, it prevents INTR_DESTRIGINWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Interrupt Enable. When set to HIGH, enables INTR_SRCTRIGINWAIT to be set and raise an interrupt when STAT_SRCTRIGINWAIT status flag is asserted. When set to LOW, it prevents INTR_SRCTRIGINWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Interrupt Enable. When set to HIGH, enables INTR_STOPPED to be set and raise an interrupt when STAT_STOPPED status flag is asserted. When set to LOW, it prevents INTR_STOPPED to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Interrupt Enable. When set to HIGH, enables INTR_DISABLED to be set and raise an interrupt when STAT_DISABLED status flag is asserted. When set to LOW, it prevents INTR_DISABLED to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Interrupt Enable. When set to HIGH, enables INTR_ERROR to be set and raise an interrupt when the STAT_ERR status flag is asserted. When set to LOW, it prevents INTR_ERR to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTREN_DONE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Done Interrupt Enable. When set to HIGH, enables the INTR_DONE to be set and raise an interrupt when the STAT_DONE status flag is asserted. When set to LOW, it prevents INTR_DONE to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_CTRL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_CTRL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x150c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Control Register

This register can be used to configure the type of the transfers and the resources needed by the currently executed DMA command. It also defines how the command shall behave when the command is complete.
The content of this register can be updated during command linking by setting bit[3] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:28]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[27:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USETRIGOUT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Trigger Output use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USEDESTRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Destination Trigger Input use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USESRCTRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Source Trigger Input use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DONEPAUSEEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done pause enable. When set to HIGH the assertion of the STAT_DONE flag results in an automatic pause request for the current DMA operation. When the paused state is reached the STAT_RESUMEWAIT flag is also set. When set to LOW the assertion of the STAT_DONE does not pause the progress of the command and the next operation of the channel will be started immediately after the STAT_DONE flag is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DONETYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done type selection. This field defines when the STAT_DONE status flag is asserted during the command operation.
 - 000: STAT_DONE flag is not asserted for this command.
 - 001: End of a command, before jumping to the next linked command. (default)
 - 011: End of an autorestart cycle, before starting the next cycle.
 - Others : Reserved.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REGRELOADTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Automatic register reload type. Defines how the DMA command reloads initial values at the end of a DMA command before autorestarting, ending or linking to a new DMA command:
 - 000: Reload Disabled.
 - 001: Reload source and destination size registers only.
 - 011: Reload source address only and all source and destination size registers.
 - 101: Reload destination address only and all source and destination size registers.
 - 111: Reload source and destination address and all source and destination size registers.
 - Others: Reserved.
NOTE: When CLEARCMD is set, the reloaded registers will also be cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">XTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Operation type for X direction:
 - 000: "disable" - No data transfer will take place for this command. This mode can be used to create empty commands that wait for an event or set GPOs.
 - 001: "continue" - Copy data in a continuous manner from source to the destination. For 1D operations it is expected that SRCXSIZE is equal to DESXSIZE, other combinations result in UNPREDICTABLE behavior. For 2D operations, this mode can be used for simple 2D to 2D copy but it also allows the reshaping of the data like 1D to 2D or 2D to 1D conversions. If the DESXSIZE is smaller than SRCXSIZE then the read data from the current source line goes to the next destination line. If SRCXSIZE is smaller than DESXSIZE then the reads start on the next line and data is written to the remainder of the current destination line. Note: For 1D to 2D the SRCYSIZE for 2D to 1D conversion the DESYSIZE needs to be set to 1 when using this mode.
 - 010: "wrap" - Wrap source data within a destination line when the end of the source line is reached. Read starts again from the beginning of the source line and copied to the remainder of the destination line. If the DESXSIZE is smaller than SRCXSIZE then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP is 0 in HW
 - 011: "fill" - Fill the remainder of the destination line with FILLVAL when the end of the source line is reached. If the DESXSIZE is smaller than SRCXSIZE then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP is 0 in HW.
 - Others: Reserved.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CHPRIO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel Priority.
 - 0: Lowest Priority
 - 15: Highest Priority</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TRANSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Transfer Entity Size. Size in bytes = 2^TRANSIZE.
 - 000: Byte
 - 001: Halfworld
 - 010: Word
 - 011: Doubleword
 - 100: 128bits
 - 101: 256bits
 - 110: 512bits
 - 111: 1024bits
Note that DATA_WIDTH limits this field. Address will be aligned to TRANSIZE by the DMAC by ignoring the lower bits.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_SRCADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_SRCADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1510</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Address Register

This register defines the 32-bit base address of the command to read the data from. When the register is read during the execution of the command it shows the actual address the DMA channel is going to read from.

The content of this register can be updated during command linking by setting bit[4] in the command link header. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address [31:0].</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_SRCADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_SRCADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1514</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Address Register High Bits [63:32]

This register defines the upper 32 bits of the read address in case more than 32-bit addressing is used in the system. When the register is read during the execution of the command it shows the actual address the DMA channel is going to read from.

The content of this register can be updated during command linking by setting bit[5] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address [63:32]. Allows 64-bit addressing but the system might need less address bits defined by ADDR_WIDTH. The not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_DESADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_DESADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1518</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Address Register

This register defines the 32-bit base address of the command to write the data to. When the register is read during the execution of the command it shows the actual address the DMA channel is going to write to.

The content of this register can be updated during command linking by setting bit[6] in the command link header. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Address[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_DESADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_DESADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x151c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Address Register, High Bits [63:32]

This register defines the upper 32 bits of the write address in case more than 32-bit addressing is used in the system. When the register is read during the execution of the command it shows the actual address the DMA channel is going to write to.

The content of this register can be updated during command linking by setting bit[7] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Address[63:32]. Allows 64-bit addressing but the system might need less address bits defined by ADDR_WIDTH. The not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_XSIZE" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_XSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1520</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Size Register, Lower Bits [15:0]

This register defines the number of data units copied during the DMA command up to 16 bits in the X dimension. The source and destination size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the remaining number of units in both read and write directions.

The content of this register can be updated during command linking by setting bit[8] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Number of Transfers in the X Dimension lower bits [15:0]. This register along with DESXSIZEHI defines the destination data block size of the DMA operation for or any 1D operation, and defines the X dimension of the 2D destination block for a 2D operation. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only and writing to SRCXSIZE will also update the value of this register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Number of Transfers in the X Dimension lower bits [15:0]. This register along with SRCXSIZEHI defines the source data block size of the DMA operation for any 1D operation, and defines the X dimension of the 2D source block for 2D operation.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_XSIZEHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_XSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1524</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Size Register, High Bits [31:16]

This register defines the number of data units copied during the DMA command up to 32 bits in the X dimension. The source and destination size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the higher bits of the remaining number of units in both read and write directions.

The content of this register can be updated during command linking by setting bit[9] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXSIZEHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Number of Transfers in the X Dimension high bits [31:16]. This register along with DESXSIZE defines the destination data block size of the DMA operation for or any 1D operation, and defines the X dimension of the 2D destination block for a 2D operation. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only and writing to SRCXSIZEHI will also update the value of this register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Number of Transfers in the X Dimension high bits [31:16]. This register along with SRCXSIZE defines the source data block size of the DMA operation for any 1D operation, and defines the X dimension of the 2D source block for 2D operation.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_SRCTRANSCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_SRCTRANSCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1528</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Transfer Configuration Register

This register provides transfer attribute settings in the read direction of the DMA command.

The content of this register can be updated during command linking by setting bit[10] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCMAXBURSTLEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Max Burst Length. Hint for the DMA on what is the maximum allowed burst size it can use for read transfers. The maximum number of beats sent by the DMA for a read burst is equal to SRCMAXBURSTLEN + 1. Default value is 16 beats, which allows the DMA to set all burst sizes. Note: Limited by the DATA_BUFF_SIZE so larger settings may not always result in larger bursts.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCPRIVATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Privilege Attribute.
 - 0: Unprivileged
 - 1: Privileged
 When a channel is unprivileged this bit is tied to 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCNONSECATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Non-secure Attribute.
 - 0: Secure
 - 1: Non-secure
 When a channel is Non-secure this bit is tied to 1. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Transfer Memory Attribute field [3:0].
When SRCMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When SRCMEMATTRHI is Normal memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_DESTRANSCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_DESTRANSCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x152c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Transfer Configuration Register

This register provides transfer attribute settings in the write direction of the DMA command.

The content of this register can be updated during command linking by setting bit[11] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESMAXBURSTLEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Max Burst Length. Hint for the DMA on what is the maximum allowed burst size it can use for write transfers. The maximum number of beats sent by the DMA for a write burst is equal to DESMAXBURSTLEN + 1. Default value is 16 beats, which allows the DMA to set all burst sizes. Note: Limited by the DATA_BUFF_SIZE so larger settings may not always result in larger bursts.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESPRIVATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Privilege Attribute.
 - 0: Unprivileged
 - 1: Privileged
 When a channel is unprivileged this bit is tied to 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESNONSECATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Non-secure Attribute.
 - 0: Secure
 - 1: Non-secure
 When a channel is Non-secure this bit is tied to 1. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Transfer Memory Attribute field [3:0].
When DESMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When DESMEMATTRHI is Normal Memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_XADDRINC" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_XADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1530</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Address Increment Register

This register sets the increment values used to update the source and destination addresses after each transferred data unit.

The content of this register can be updated during command linking by setting bit[12] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXADDRINC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination X dimension Address Increment. This value is used as the increment between each TRANSIZE transfer. When a single bit is used then only 0 and 1 can be set. For wider increment registers, two's complement used with a range between -32768 to 32767 when the counter is 16-bits wide. The width of the register is indicated by the INC_WIDTH parameter. DESADDR_next = DESADDR + 2^TRANSIZE * DESXADDRINC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source X dimension Address Increment. This value is used as the increment between each TRANSIZE transfer. When a single bit is used then only 0 and 1 can be set. For wider increment registers, two's complement used with a range between -32768 to 32767 when the counter is 16-bits wide. The width of the register is indicated by the INC_WIDTH parameter. SRCADDR_next = SRCADDR + 2^TRANSIZE * SRCXADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_SRCTRIGINCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_SRCTRIGINCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x154c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Trigger In Configuration Register

This register provides configuration settings when using source side trigger input for the current DMA command.

The content of this register can be updated during command linking by setting bit[19] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINBLKSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Default Transfer Size. Defined transfer size per trigger + 1.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINMODE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Mode:
 - 00: Command
 - 01: Reserved
 - 10: DMA driven Flow control. Only allowed when HAS_TRIGIN is enabled.
 - 11: Peripheral driven Flow control. Only allowed when HAS_TRIGIN is enabled.
Note: This field is ignored for Internal triggers as they only support Command triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Type:
 - 00: Software only Trigger Request. SRCTRIGINSEL is ignored.
 - 01: Reserved
 - 10: HW Trigger Request. Only allowed when HAS_TRIGIN is enabled. SRCTRIGINSEL selects between external trigger inputs if HAS_TRIGSEL is enabled.
 - 11: Internal Trigger Request. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Request. SRCTRIGINSEL selects between DMA channels.
Note: SW triggers are also available when HW or Internal types are selected, but is is not recommended and caution must be taken when the these modes are combined.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCTRIGINSEL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Trigger Input Select</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_DESTRIGINCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_DESTRIGINCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1550</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Trigger In Configuration Register

This register provides configuration settings when using destination side trigger input for the current DMA command.

The content of this register can be updated during command linking by setting bit[20] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINBLKSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Default Transfer Size. Defined transfer size per trigger + 1.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINMODE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Mode:
 - 00: Command
 - 01: Reserved
 - 10: DMA driven Flow control. Only allowed when HAS_TRIGIN is enabled.
 - 11: Peripheral driven Flow control. Only allowed when HAS_TRIGIN is enabled.
Note: This field is ignored for Internal triggers as they only support Command triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Type:
 - 00: Software only Trigger Request. DESTRIGINSEL is ignored.
 - 01: Reserved
 - 10: HW Trigger Request. Only allowed when HAS_TRIGIN is enabled. DESTRIGINSEL selects between external trigger inputs if HAS_TRIGSEL is enabled.
 - 11: Internal Trigger Request. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Request. DESTRIGINSEL selects between DMA channels.
Note: SW triggers are also available when HW or Internal types are selected, but is is not recommended and caution must be taken when the these modes are combined.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESTRIGINSEL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Trigger Input Select</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_TRIGOUTCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_TRIGOUTCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1554</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Trigger Out Configuration Register

This register provides configuration settings when using trigger output for the current DMA command.

The content of this register can be updated during command linking by setting bit[21] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TRIGOUTTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Trigger Output Type
 - 00: Software only Trigger Acknowledgement.
 - 01: Reserved
 - 10: HW Trigger Acknowledgement. Only allowed when HAS_TRIGOUT is enabled.
 - 11: Internal Trigger Acknowledgement. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Acknowledgement.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_LINKATTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_LINKATTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1570</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Memory Attributes Register

This register provides transfer attribute settings for the command link related read transfers. The security and privilege attributes cannot be adjusted, they match the attributes of the channel.

The content of this register can be updated during command linking by setting bit[28] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Read Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Link Address Read Transfer Memory Attribute field [3:0].
When LINKMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When LINKMEMATTRHI is Normal memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_AUTOCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_AUTOCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1574</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Automatic Command Restart Configuration Register

This register configures the automatic restart behavior of the currently running command.

The content of this register can be updated during command linking by setting bit[29] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CMDRESTARTINFEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Infinite Automatic Command Restart. When set, CMDRESTARTCNT is ignored and the command is always restarted after it is completed, including output triggering if enabled and autoreloading the registers but it will not perform a link to the next command. This means that the infinite loop of automatic restarts can only be broken by DISABLECMD or STOPCMD. When CMDRESTARTINFEN is set to '0', then the autorestarting of a command depends on CMDRESTARTCNT and when that counter is set to 0 the autorestarting is finished. In this case the next linked command is read or the command is complete.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">CMDRESTARTCNT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Automatic Command Restart Counter. Defines the number of times automatic restarting will occur at end of DMA command. Auto restarting will occur after the command is completed, including output triggering if enabled and autoreloading the registers, but it will only perfrom a link to the next command when CMDRESTARTCNT == 0. When CMDRESTARTCNT and CMDRESTARTINF are both set to '0', autorestart is disabled.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_LINKADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_LINKADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1578</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Register

This register sets the 32-bit address of the next element in a command link. When the command execution is finished and this register is set then the DMA channel starts loading the next command from this address.

The content of this register can be updated during command linking by setting bit[30] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKADDR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Pointer [31:2]. The DMAC fetches the next command from this address if LINKADDREN is set.
NOTE: Commands are fetched with the security and privilege attribute of the channel and cannot be adjusted for the command link reads.
</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKADDREN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Enable Link Address. When set to '1', the DMAC fetches the next command defined by LINKADDR. When set to '0' the DMAC will return to idle at the end of the current command.

NOTE: the linked command fetched by the DMAC needs to clear this field to mark the end of the command chain. Otherwise it may result in an infinite loop of the same command.
</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_LINKADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_LINKADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x157c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Register, High Bits [63:32]

This register sets the upper address bits of the next element in a command link.

The content of this register can be updated during command linking by setting bit[31] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Link Address Pointer [63:32]. Allows 64-bit addressing but the system might need less address bits. Limited by ADDR_WIDTH and the not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_WRKREGPTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_WRKREGPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1588</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Working Register Pointer Register

This register can be used to select an internal work register of the DMA channel that will be visible in the CH_WRKREGVAL register. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">WRKREGPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Internal Working Register Pointer. These pointer refers to the following:
 - 0: Reserved
 - 1: SRCADDR_INITIAL
 - 2: SRCADDRHI_INITIAL
 - 3: DESADDR_INITIAL
 - 4: DESADDRHI_INITIAL
 - 5: SRCXSIZEHI_INITIAL, SRCXSIZE_INITIAL
 - 6: DESXSIZEHI_INITIAL, DESXSIZE_INITIAL
 - 7: SRCADDR_LINEINITIAL
 - 8: SRCADDRHI_LINEINITIAL
 - 9: DESADDR_LINEINITIAL
 - 10: DESADDRHI_LINEINITIAL
 - 11: SRCYSIZE_INITIAL (HAS_2D only)
 - 12: DESYSIZE_INITIAL (HAS_2D only)
 - Others: Reserved.
NOTE: When the selected register is not supported by the DMA then it is read as 0 in the CH_WRKREGVAL register. For 1D modes the INITIAL and LINEINITIAL registers contain the same values.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_WRKREGVAL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_WRKREGVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x158c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel - Working Register Value Register

This register shows the internal value of a work register of the DMA channel selected by the CH_WRKREGPTR register.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">WRKREGVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Internal Working Register Values. WRKREGPTR points to the register that is visible here. The values are only guaranteed to be stable for the current command when STAT_PAUSED is asserted, otherwise they depend on the current status of the channel which makes them UNPREDICTABLE.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_ERRINFO" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_ERRINFO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1590</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Error Information Register

This register provides information about internal errors encountered during command exectuion by the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ERRINFO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error information Register. Additional information for the error that is encountered by the DMA. The meaning of the bits are detailed in the Error Handling section.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TRIGOUTSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Trigger Output Selection Error Flag. Set when the command selects a trigger output that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Selection Error Flag. Set when the command selects a destination trigger input that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Selection Error Flag. Set when the command selects a source trigger input that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CFGERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Configuration Error Flag. Set when the DMA command is enabled or a linked command is read but it is configured in a mode that is not supported by the implementation.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">BUSERR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Bus Error Flag. Set when the DMA encounters a bus error during data or command read transfers.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_IIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_IIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x15c8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Implementation Identification Register

This register provides information about the revision of the product implementing the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">PRODUCTID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the product ID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3a0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">VARIANT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the major revision, or variant, of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REVISION</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the minor revision of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[11:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">IMPLEMENTER</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Contains the JEP106 code of the company that implemented the IP:
 - [11:8]: JEP106 continuation code of implementer.
 - [7]: Always 0.
 - [6:0]: JEP106 identity code of implementer.
For Arm this field reads as 0x43B.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x43b</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_AIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_AIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x15cc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Architecture Identification Register

This register provides information about the architecture version supported by the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ARCH_MAJOR_REV</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Architecture Major Revision.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ARCH_MINOR_REV</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Architecture Minor Revision.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_ISSUECAP" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_ISSUECAP</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x15e8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Used for setting issuing capability threshold.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ISSUECAP</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ISSUECAP can be used by software to place a constraint on allowed issuing capability in both read and write direction.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x7</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_BUILDCFG0" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_BUILDCFG0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x15f8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Build Configuration and Capability Register 0

This register contains the configuration parameters can capabilities of the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:30]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[29:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INC_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Width of the increment register = INC_WIDTH + 1.
When set to 0, then only 0 and 1 can be set as an increment. When larger values are used, then negative increments can be set using 2's complement:
INC_WIDTH = 0: 0..1
INC_WIDTH = 1: -2..1
INC_WIDTH = 2: -4..3
INC_WIDTH = 3: -8..7
…
INC_WIDTH = 15: -32768..32767</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:22]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DATA_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Data Width.
 - 000: 8-bit
 - 001: 16-bit
 - 010: 32-bit
 - 011: 64-bit
 - 100: 128-bit
 - 101: 256-bit
 - 110: 512-bit
 - 111: 1024-bit</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[21:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ADDR_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Address Width in bits = ADDR_WIDTH + 1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x20</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CMD_BUFF_SIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Command Buffer Size in command words - 1. Total Size = (CMD_BUFF_SIZE + 1) * 4 bytes.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DATA_BUFF_SIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Data Buffer Size in entries - 1. Total Size = ((DATA_BUFF_SIZE + 1) * DATA_WIDTH /8) bytes.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x3</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH5_CH_BUILDCFG1" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH5_CH_BUILDCFG1</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x15fc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Build Configuration and Capability Register 1

This register contains the configuration parameters can capabilities of the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_GPOSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has shared GPO ports between channels.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:13]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[12:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_STREAMSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has selectable stream interfaces.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_STREAM</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has stream interface support.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_WRKREG</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has internal register view capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_AUTO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has automatic reload and restart capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_CMDLINK</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has command link list capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:7]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has selectable triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[6:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGOUT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has hardware trigger output port.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[5:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has hardware trigger input ports.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIG</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has trigger capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TMPLT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has template based pack and unpack capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_2D</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has 2D capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_WRAP</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has wrap capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">HAS_XSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Has 32-bit XSIZE counters.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x1</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_CMD" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_CMD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1600</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel DMA Command Register

This register allows the SW to control the operation of a DMA command.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SWTRIGOUTACK</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Trigger Output Acknowledge. Write '1' to acknowledge a Trigger Output request from the DMA. Once set to '1', this will remain high until the DMA Trigger Output is raised (either on the trigger output signal or as an interrupt) and the acknowledge is accepted. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:23]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[22:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSWTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Destination Trigger Input Request Type. Selects the trigger request type for the destination trigger input when the SW triggers the DESSWTRIGINREQ bit.
 - 00: Single request
 - 01: Last single request
 - 10: Block request
 - 11: Last block request
This field cannot be changed while the DESSWTRIGINREQ bit is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSWTRIGINREQ</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Destination Trigger Input Request. Write to '1' to create a SW trigger request to the DMA with the specified type in the DESSWTRIGINTYPE register. Once set to '1', this will remain high until the DMA is accepted the trigger and will return this to '0'. It will also be cleared automatically if the current command is completed without expecting another trigger event. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSWTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Source Trigger Input Request Type. Selects the trigger request type for the source trigger input when the SW triggers the SRCSWTRIGINREQ bit.
 - 00: Single request
 - 01: Last single request
 - 10: Block request
 - 11: Last block request
This field cannot be changed while the SRCSWTRIGINREQ bit is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSWTRIGINREQ</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Source Trigger Input Request. Write to '1' to create a SW trigger request to the DMA with the specified type in the SRCSWTRIGINTYPE register. Once set to '1', this will remain high until the DMA accepted the trigger and will return this to '0'. It will also be cleared automatically if the current command is completed without expecting another trigger event. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[5:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RESUMECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Resume Current DMA Operation. Writing this bit to '1' means that the DMAC can continue the operation of a paused channel. Can be set to '1' when the PAUSECMD or a STAT_DONE assertion with DONEPAUSEEN set HIGH results in pausing the current DMA channel operation indicated by the STAT_PAUSED and STAT_RESUMEWAIT bits. Otherwise, writes to this bit are ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">PAUSECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Pause Current DMA Operation. Once set to '1' the status cannot change until the DMA operation reached the paused state indicated by the STAT_PAUSED and STAT_RESUMEWAIT bits. The bit can be set by SW by writing it to '1', the current active DMA operation will be paused as soon as possible, but the ENABLECMD bit will remain HIGH to show that the operation is still active. Cleared automatically when STAT_RESUMEWAIT is set and the RESUMECMD bit is written to '1', meaning that the SW continues the operation of the channel. Note that each DMA channel can have other sources of a pause request and this field will not reflect the state of the other sources. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STOPCMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stop Current DMA Operation. Once set to '1', his will remain high until the DMA channel is stopped cleanly. Then this will return to '0' and ENABLECMD is also cleared. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored. Note that each DMA channel can have other sources of a stop request and this field will not reflect the state of the other sources.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DISABLECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disable DMA Operation at the end of the current DMA command operation. Once set to '1', this field will stay high and the current DMA command will be allowed to complete, but the DMA will not fetch the next linked command or will it auto-restart the DMA command even if they are set. Once the DMA has stopped, it will return to '0' and ENABLECMD is also cleared. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CLEARCMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DMA Clear command. When set to '1', it will remain high until all DMA channel registers and any internal queues and buffers are cleared, before returning to '0'. When set at the same time as ENABLECMD or while the DMA channel is already enabled, the clear will only occur after any ongoing DMA operation is either completed, stopped or disabled and the ENABLECMD bit is deasserted by the DMA.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ENABLECMD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Channel Enable. When set to '1', enables the channel to run its programmed task. When set to '1', it cannot be set back to zero, and this field will automatically clear to zero when a DMA process is completed. To force the DMA to stop prematurely, you must use CH_CMD.STOPCMD instead.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_STATUS" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_STATUS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1604</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Status Register

This register shows the internal status of the DMA command and also reports interrupts about internal events.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Status. This bit is set to HIGH when DMA channel starts waiting for output trigger acknowledgement. Automatically cleared when the output trigger acknowledgement is received either from HW or SW source.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Destination Trigger Status. This bit is set to HIGH when DMA channel starts waiting for destination input trigger request. Automatically cleared when the destination trigger request is received either from HW or SW source.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Status. This bit is set to HIGH when DMA channel starts waiting for source input trigger request. Automatically cleared when the source trigger request is received either from HW or SW source. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:22]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[21:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_RESUMEWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Waiting for resume from software Flag. This flag indicates that the DMA channel successfully paused the operation of the command and needs SW acknowledgment to resume the operation. Will be set to HIGH if STAT_PAUSED is asserted and the PAUSECMD bit set in the command register or when the STAT_DONE is asserted and the DONEPAUSEEN bit is set. Cleared when the RESUMECMD bit is set in the command register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_PAUSED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Paused Status Flag. This flag will be set to HIGH if the DMA channel successfully paused the operation of the command. The pause request can come from many internal or external sources. When the request to pause is not asserted anymore the bit will be cleared automatically and the command operation can continue.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Status Flag. This flag will be set to HIGH if the DMA channel successfully reached the stopped state. The stop request can come from many internal or external sources. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Status Flag. This flag will be set to HIGH if the DMA channel is successfully disabled using the DISABLECMD command. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Status Flag. This flag will be set to HIGH if the DMA encounters an error during its operation. The details about the error event can be found in the ERRINFO register. Write '1' to this bit to clear it. When cleared, it also clears the ERRINFO register. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DONE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done Status Flag. This flag will be set to HIGH when the DMA command reaches the state defined by the DONETYPE settings. When DONEPAUSEEN is set the DMA command operation is paused when this flag is asserted. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Interrupt Flag. This interrupt will be set to HIGH if the INTREN_TRIGOUTACKWAIT is set and the STAT_TRIGOUTACKWAIT status flag is asserted. Automatically cleared when STAT_TRIGOUTACKWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Destination Trigger Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DESTRIGINWAIT is set and the STAT_DESTRIGINWAIT status flag is asserted. Automatically cleared when STAT_DESTRIGINWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Interrupt Flag. This interrupt will be set to HIGH if the INTREN_SRCTRIGINWAIT is set and the STAT_SRCTRIGINWAIT status flag is asserted. Automatically cleared when STAT_SRCTRIGINWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Interrupt Flag. This interrupt will be set to HIGH if the INTREN_STOPPED is set and the STAT_STOPPED flag gets raised. Automatically cleared when STAT_STOPPED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DISABLED is set and the STAT_DISABLED flag gets raised. Automatically cleared when STAT_DISABLED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Interrupt Flag. This interrupt will be set to HIGH if the INTREN_ERR is set and the STAT_ERR status flag gets raised. Automatically cleared when STAT_ERR is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTR_DONE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Done Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DONE is set and the STAT_DONE status flag gets raised. Automatically cleared when STAT_DONE is cleared.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_INTREN" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_INTREN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1608</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Interrupt Enable Register

This register can enable the interrupt generation for internal events.

The content of this register can be updated during command linking by setting bit[2] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Interrupt Enable. When set to HIGH, enables INTR_TRIGOUTACKWAIT to be set and raise an interrupt when STAT_TRIGOUTACKWAIT status flag is asserted. When set to LOW, it prevents INTR_TRIGOUTACKWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for destination Trigger Interrupt Enable. When set to HIGH, enables INTR_DESTRIGINWAIT to be set and raise an interrupt when STAT_DESTRIGINWAIT status flag is asserted. When set to LOW, it prevents INTR_DESTRIGINWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Interrupt Enable. When set to HIGH, enables INTR_SRCTRIGINWAIT to be set and raise an interrupt when STAT_SRCTRIGINWAIT status flag is asserted. When set to LOW, it prevents INTR_SRCTRIGINWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Interrupt Enable. When set to HIGH, enables INTR_STOPPED to be set and raise an interrupt when STAT_STOPPED status flag is asserted. When set to LOW, it prevents INTR_STOPPED to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Interrupt Enable. When set to HIGH, enables INTR_DISABLED to be set and raise an interrupt when STAT_DISABLED status flag is asserted. When set to LOW, it prevents INTR_DISABLED to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Interrupt Enable. When set to HIGH, enables INTR_ERROR to be set and raise an interrupt when the STAT_ERR status flag is asserted. When set to LOW, it prevents INTR_ERR to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTREN_DONE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Done Interrupt Enable. When set to HIGH, enables the INTR_DONE to be set and raise an interrupt when the STAT_DONE status flag is asserted. When set to LOW, it prevents INTR_DONE to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_CTRL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_CTRL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x160c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Control Register

This register can be used to configure the type of the transfers and the resources needed by the currently executed DMA command. It also defines how the command shall behave when the command is complete.
The content of this register can be updated during command linking by setting bit[3] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:28]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[27:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USETRIGOUT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Trigger Output use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USEDESTRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Destination Trigger Input use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USESRCTRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Source Trigger Input use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DONEPAUSEEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done pause enable. When set to HIGH the assertion of the STAT_DONE flag results in an automatic pause request for the current DMA operation. When the paused state is reached the STAT_RESUMEWAIT flag is also set. When set to LOW the assertion of the STAT_DONE does not pause the progress of the command and the next operation of the channel will be started immediately after the STAT_DONE flag is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DONETYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done type selection. This field defines when the STAT_DONE status flag is asserted during the command operation.
 - 000: STAT_DONE flag is not asserted for this command.
 - 001: End of a command, before jumping to the next linked command. (default)
 - 011: End of an autorestart cycle, before starting the next cycle.
 - Others : Reserved.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REGRELOADTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Automatic register reload type. Defines how the DMA command reloads initial values at the end of a DMA command before autorestarting, ending or linking to a new DMA command:
 - 000: Reload Disabled.
 - 001: Reload source and destination size registers only.
 - 011: Reload source address only and all source and destination size registers.
 - 101: Reload destination address only and all source and destination size registers.
 - 111: Reload source and destination address and all source and destination size registers.
 - Others: Reserved.
NOTE: When CLEARCMD is set, the reloaded registers will also be cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">XTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Operation type for X direction:
 - 000: "disable" - No data transfer will take place for this command. This mode can be used to create empty commands that wait for an event or set GPOs.
 - 001: "continue" - Copy data in a continuous manner from source to the destination. For 1D operations it is expected that SRCXSIZE is equal to DESXSIZE, other combinations result in UNPREDICTABLE behavior. For 2D operations, this mode can be used for simple 2D to 2D copy but it also allows the reshaping of the data like 1D to 2D or 2D to 1D conversions. If the DESXSIZE is smaller than SRCXSIZE then the read data from the current source line goes to the next destination line. If SRCXSIZE is smaller than DESXSIZE then the reads start on the next line and data is written to the remainder of the current destination line. Note: For 1D to 2D the SRCYSIZE for 2D to 1D conversion the DESYSIZE needs to be set to 1 when using this mode.
 - 010: "wrap" - Wrap source data within a destination line when the end of the source line is reached. Read starts again from the beginning of the source line and copied to the remainder of the destination line. If the DESXSIZE is smaller than SRCXSIZE then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP is 0 in HW
 - 011: "fill" - Fill the remainder of the destination line with FILLVAL when the end of the source line is reached. If the DESXSIZE is smaller than SRCXSIZE then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP is 0 in HW.
 - Others: Reserved.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CHPRIO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel Priority.
 - 0: Lowest Priority
 - 15: Highest Priority</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TRANSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Transfer Entity Size. Size in bytes = 2^TRANSIZE.
 - 000: Byte
 - 001: Halfworld
 - 010: Word
 - 011: Doubleword
 - 100: 128bits
 - 101: 256bits
 - 110: 512bits
 - 111: 1024bits
Note that DATA_WIDTH limits this field. Address will be aligned to TRANSIZE by the DMAC by ignoring the lower bits.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_SRCADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_SRCADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1610</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Address Register

This register defines the 32-bit base address of the command to read the data from. When the register is read during the execution of the command it shows the actual address the DMA channel is going to read from.

The content of this register can be updated during command linking by setting bit[4] in the command link header. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address [31:0].</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_SRCADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_SRCADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1614</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Address Register High Bits [63:32]

This register defines the upper 32 bits of the read address in case more than 32-bit addressing is used in the system. When the register is read during the execution of the command it shows the actual address the DMA channel is going to read from.

The content of this register can be updated during command linking by setting bit[5] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address [63:32]. Allows 64-bit addressing but the system might need less address bits defined by ADDR_WIDTH. The not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_DESADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_DESADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1618</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Address Register

This register defines the 32-bit base address of the command to write the data to. When the register is read during the execution of the command it shows the actual address the DMA channel is going to write to.

The content of this register can be updated during command linking by setting bit[6] in the command link header. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Address[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_DESADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_DESADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x161c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Address Register, High Bits [63:32]

This register defines the upper 32 bits of the write address in case more than 32-bit addressing is used in the system. When the register is read during the execution of the command it shows the actual address the DMA channel is going to write to.

The content of this register can be updated during command linking by setting bit[7] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Address[63:32]. Allows 64-bit addressing but the system might need less address bits defined by ADDR_WIDTH. The not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_XSIZE" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_XSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1620</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Size Register, Lower Bits [15:0]

This register defines the number of data units copied during the DMA command up to 16 bits in the X dimension. The source and destination size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the remaining number of units in both read and write directions.

The content of this register can be updated during command linking by setting bit[8] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Number of Transfers in the X Dimension lower bits [15:0]. This register along with DESXSIZEHI defines the destination data block size of the DMA operation for or any 1D operation, and defines the X dimension of the 2D destination block for a 2D operation. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only and writing to SRCXSIZE will also update the value of this register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Number of Transfers in the X Dimension lower bits [15:0]. This register along with SRCXSIZEHI defines the source data block size of the DMA operation for any 1D operation, and defines the X dimension of the 2D source block for 2D operation.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_XSIZEHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_XSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1624</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Size Register, High Bits [31:16]

This register defines the number of data units copied during the DMA command up to 32 bits in the X dimension. The source and destination size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the higher bits of the remaining number of units in both read and write directions.

The content of this register can be updated during command linking by setting bit[9] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXSIZEHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Number of Transfers in the X Dimension high bits [31:16]. This register along with DESXSIZE defines the destination data block size of the DMA operation for or any 1D operation, and defines the X dimension of the 2D destination block for a 2D operation. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only and writing to SRCXSIZEHI will also update the value of this register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Number of Transfers in the X Dimension high bits [31:16]. This register along with SRCXSIZE defines the source data block size of the DMA operation for any 1D operation, and defines the X dimension of the 2D source block for 2D operation.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_SRCTRANSCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_SRCTRANSCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1628</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Transfer Configuration Register

This register provides transfer attribute settings in the read direction of the DMA command.

The content of this register can be updated during command linking by setting bit[10] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCMAXBURSTLEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Max Burst Length. Hint for the DMA on what is the maximum allowed burst size it can use for read transfers. The maximum number of beats sent by the DMA for a read burst is equal to SRCMAXBURSTLEN + 1. Default value is 16 beats, which allows the DMA to set all burst sizes. Note: Limited by the DATA_BUFF_SIZE so larger settings may not always result in larger bursts.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCPRIVATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Privilege Attribute.
 - 0: Unprivileged
 - 1: Privileged
 When a channel is unprivileged this bit is tied to 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCNONSECATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Non-secure Attribute.
 - 0: Secure
 - 1: Non-secure
 When a channel is Non-secure this bit is tied to 1. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Transfer Memory Attribute field [3:0].
When SRCMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When SRCMEMATTRHI is Normal memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_DESTRANSCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_DESTRANSCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x162c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Transfer Configuration Register

This register provides transfer attribute settings in the write direction of the DMA command.

The content of this register can be updated during command linking by setting bit[11] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESMAXBURSTLEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Max Burst Length. Hint for the DMA on what is the maximum allowed burst size it can use for write transfers. The maximum number of beats sent by the DMA for a write burst is equal to DESMAXBURSTLEN + 1. Default value is 16 beats, which allows the DMA to set all burst sizes. Note: Limited by the DATA_BUFF_SIZE so larger settings may not always result in larger bursts.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESPRIVATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Privilege Attribute.
 - 0: Unprivileged
 - 1: Privileged
 When a channel is unprivileged this bit is tied to 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESNONSECATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Non-secure Attribute.
 - 0: Secure
 - 1: Non-secure
 When a channel is Non-secure this bit is tied to 1. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Transfer Memory Attribute field [3:0].
When DESMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When DESMEMATTRHI is Normal Memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_XADDRINC" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_XADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1630</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Address Increment Register

This register sets the increment values used to update the source and destination addresses after each transferred data unit.

The content of this register can be updated during command linking by setting bit[12] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXADDRINC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination X dimension Address Increment. This value is used as the increment between each TRANSIZE transfer. When a single bit is used then only 0 and 1 can be set. For wider increment registers, two's complement used with a range between -32768 to 32767 when the counter is 16-bits wide. The width of the register is indicated by the INC_WIDTH parameter. DESADDR_next = DESADDR + 2^TRANSIZE * DESXADDRINC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source X dimension Address Increment. This value is used as the increment between each TRANSIZE transfer. When a single bit is used then only 0 and 1 can be set. For wider increment registers, two's complement used with a range between -32768 to 32767 when the counter is 16-bits wide. The width of the register is indicated by the INC_WIDTH parameter. SRCADDR_next = SRCADDR + 2^TRANSIZE * SRCXADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_SRCTRIGINCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_SRCTRIGINCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x164c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Trigger In Configuration Register

This register provides configuration settings when using source side trigger input for the current DMA command.

The content of this register can be updated during command linking by setting bit[19] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINBLKSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Default Transfer Size. Defined transfer size per trigger + 1.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINMODE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Mode:
 - 00: Command
 - 01: Reserved
 - 10: DMA driven Flow control. Only allowed when HAS_TRIGIN is enabled.
 - 11: Peripheral driven Flow control. Only allowed when HAS_TRIGIN is enabled.
Note: This field is ignored for Internal triggers as they only support Command triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Type:
 - 00: Software only Trigger Request. SRCTRIGINSEL is ignored.
 - 01: Reserved
 - 10: HW Trigger Request. Only allowed when HAS_TRIGIN is enabled. SRCTRIGINSEL selects between external trigger inputs if HAS_TRIGSEL is enabled.
 - 11: Internal Trigger Request. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Request. SRCTRIGINSEL selects between DMA channels.
Note: SW triggers are also available when HW or Internal types are selected, but is is not recommended and caution must be taken when the these modes are combined.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCTRIGINSEL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Trigger Input Select</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_DESTRIGINCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_DESTRIGINCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1650</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Trigger In Configuration Register

This register provides configuration settings when using destination side trigger input for the current DMA command.

The content of this register can be updated during command linking by setting bit[20] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINBLKSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Default Transfer Size. Defined transfer size per trigger + 1.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINMODE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Mode:
 - 00: Command
 - 01: Reserved
 - 10: DMA driven Flow control. Only allowed when HAS_TRIGIN is enabled.
 - 11: Peripheral driven Flow control. Only allowed when HAS_TRIGIN is enabled.
Note: This field is ignored for Internal triggers as they only support Command triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Type:
 - 00: Software only Trigger Request. DESTRIGINSEL is ignored.
 - 01: Reserved
 - 10: HW Trigger Request. Only allowed when HAS_TRIGIN is enabled. DESTRIGINSEL selects between external trigger inputs if HAS_TRIGSEL is enabled.
 - 11: Internal Trigger Request. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Request. DESTRIGINSEL selects between DMA channels.
Note: SW triggers are also available when HW or Internal types are selected, but is is not recommended and caution must be taken when the these modes are combined.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESTRIGINSEL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Trigger Input Select</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_TRIGOUTCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_TRIGOUTCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1654</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Trigger Out Configuration Register

This register provides configuration settings when using trigger output for the current DMA command.

The content of this register can be updated during command linking by setting bit[21] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TRIGOUTTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Trigger Output Type
 - 00: Software only Trigger Acknowledgement.
 - 01: Reserved
 - 10: HW Trigger Acknowledgement. Only allowed when HAS_TRIGOUT is enabled.
 - 11: Internal Trigger Acknowledgement. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Acknowledgement.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_LINKATTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_LINKATTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1670</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Memory Attributes Register

This register provides transfer attribute settings for the command link related read transfers. The security and privilege attributes cannot be adjusted, they match the attributes of the channel.

The content of this register can be updated during command linking by setting bit[28] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Read Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Link Address Read Transfer Memory Attribute field [3:0].
When LINKMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When LINKMEMATTRHI is Normal memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_AUTOCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_AUTOCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1674</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Automatic Command Restart Configuration Register

This register configures the automatic restart behavior of the currently running command.

The content of this register can be updated during command linking by setting bit[29] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CMDRESTARTINFEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Infinite Automatic Command Restart. When set, CMDRESTARTCNT is ignored and the command is always restarted after it is completed, including output triggering if enabled and autoreloading the registers but it will not perform a link to the next command. This means that the infinite loop of automatic restarts can only be broken by DISABLECMD or STOPCMD. When CMDRESTARTINFEN is set to '0', then the autorestarting of a command depends on CMDRESTARTCNT and when that counter is set to 0 the autorestarting is finished. In this case the next linked command is read or the command is complete.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">CMDRESTARTCNT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Automatic Command Restart Counter. Defines the number of times automatic restarting will occur at end of DMA command. Auto restarting will occur after the command is completed, including output triggering if enabled and autoreloading the registers, but it will only perfrom a link to the next command when CMDRESTARTCNT == 0. When CMDRESTARTCNT and CMDRESTARTINF are both set to '0', autorestart is disabled.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_LINKADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_LINKADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1678</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Register

This register sets the 32-bit address of the next element in a command link. When the command execution is finished and this register is set then the DMA channel starts loading the next command from this address.

The content of this register can be updated during command linking by setting bit[30] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKADDR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Pointer [31:2]. The DMAC fetches the next command from this address if LINKADDREN is set.
NOTE: Commands are fetched with the security and privilege attribute of the channel and cannot be adjusted for the command link reads.
</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKADDREN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Enable Link Address. When set to '1', the DMAC fetches the next command defined by LINKADDR. When set to '0' the DMAC will return to idle at the end of the current command.

NOTE: the linked command fetched by the DMAC needs to clear this field to mark the end of the command chain. Otherwise it may result in an infinite loop of the same command.
</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_LINKADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_LINKADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x167c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Register, High Bits [63:32]

This register sets the upper address bits of the next element in a command link.

The content of this register can be updated during command linking by setting bit[31] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Link Address Pointer [63:32]. Allows 64-bit addressing but the system might need less address bits. Limited by ADDR_WIDTH and the not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_WRKREGPTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_WRKREGPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1688</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Working Register Pointer Register

This register can be used to select an internal work register of the DMA channel that will be visible in the CH_WRKREGVAL register. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">WRKREGPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Internal Working Register Pointer. These pointer refers to the following:
 - 0: Reserved
 - 1: SRCADDR_INITIAL
 - 2: SRCADDRHI_INITIAL
 - 3: DESADDR_INITIAL
 - 4: DESADDRHI_INITIAL
 - 5: SRCXSIZEHI_INITIAL, SRCXSIZE_INITIAL
 - 6: DESXSIZEHI_INITIAL, DESXSIZE_INITIAL
 - 7: SRCADDR_LINEINITIAL
 - 8: SRCADDRHI_LINEINITIAL
 - 9: DESADDR_LINEINITIAL
 - 10: DESADDRHI_LINEINITIAL
 - 11: SRCYSIZE_INITIAL (HAS_2D only)
 - 12: DESYSIZE_INITIAL (HAS_2D only)
 - Others: Reserved.
NOTE: When the selected register is not supported by the DMA then it is read as 0 in the CH_WRKREGVAL register. For 1D modes the INITIAL and LINEINITIAL registers contain the same values.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_WRKREGVAL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_WRKREGVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x168c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel - Working Register Value Register

This register shows the internal value of a work register of the DMA channel selected by the CH_WRKREGPTR register.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">WRKREGVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Internal Working Register Values. WRKREGPTR points to the register that is visible here. The values are only guaranteed to be stable for the current command when STAT_PAUSED is asserted, otherwise they depend on the current status of the channel which makes them UNPREDICTABLE.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_ERRINFO" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_ERRINFO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1690</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Error Information Register

This register provides information about internal errors encountered during command exectuion by the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ERRINFO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error information Register. Additional information for the error that is encountered by the DMA. The meaning of the bits are detailed in the Error Handling section.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TRIGOUTSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Trigger Output Selection Error Flag. Set when the command selects a trigger output that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Selection Error Flag. Set when the command selects a destination trigger input that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Selection Error Flag. Set when the command selects a source trigger input that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CFGERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Configuration Error Flag. Set when the DMA command is enabled or a linked command is read but it is configured in a mode that is not supported by the implementation.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">BUSERR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Bus Error Flag. Set when the DMA encounters a bus error during data or command read transfers.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_IIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_IIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x16c8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Implementation Identification Register

This register provides information about the revision of the product implementing the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">PRODUCTID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the product ID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3a0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">VARIANT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the major revision, or variant, of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REVISION</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the minor revision of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[11:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">IMPLEMENTER</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Contains the JEP106 code of the company that implemented the IP:
 - [11:8]: JEP106 continuation code of implementer.
 - [7]: Always 0.
 - [6:0]: JEP106 identity code of implementer.
For Arm this field reads as 0x43B.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x43b</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_AIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_AIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x16cc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Architecture Identification Register

This register provides information about the architecture version supported by the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ARCH_MAJOR_REV</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Architecture Major Revision.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ARCH_MINOR_REV</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Architecture Minor Revision.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_ISSUECAP" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_ISSUECAP</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x16e8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Used for setting issuing capability threshold.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ISSUECAP</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ISSUECAP can be used by software to place a constraint on allowed issuing capability in both read and write direction.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x7</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_BUILDCFG0" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_BUILDCFG0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x16f8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Build Configuration and Capability Register 0

This register contains the configuration parameters can capabilities of the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:30]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[29:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INC_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Width of the increment register = INC_WIDTH + 1.
When set to 0, then only 0 and 1 can be set as an increment. When larger values are used, then negative increments can be set using 2's complement:
INC_WIDTH = 0: 0..1
INC_WIDTH = 1: -2..1
INC_WIDTH = 2: -4..3
INC_WIDTH = 3: -8..7
…
INC_WIDTH = 15: -32768..32767</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:22]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DATA_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Data Width.
 - 000: 8-bit
 - 001: 16-bit
 - 010: 32-bit
 - 011: 64-bit
 - 100: 128-bit
 - 101: 256-bit
 - 110: 512-bit
 - 111: 1024-bit</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[21:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ADDR_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Address Width in bits = ADDR_WIDTH + 1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x20</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CMD_BUFF_SIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Command Buffer Size in command words - 1. Total Size = (CMD_BUFF_SIZE + 1) * 4 bytes.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DATA_BUFF_SIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Data Buffer Size in entries - 1. Total Size = ((DATA_BUFF_SIZE + 1) * DATA_WIDTH /8) bytes.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x3</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH6_CH_BUILDCFG1" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH6_CH_BUILDCFG1</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x16fc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Build Configuration and Capability Register 1

This register contains the configuration parameters can capabilities of the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_GPOSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has shared GPO ports between channels.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:13]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[12:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_STREAMSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has selectable stream interfaces.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_STREAM</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has stream interface support.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_WRKREG</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has internal register view capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_AUTO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has automatic reload and restart capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_CMDLINK</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has command link list capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:7]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has selectable triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[6:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGOUT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has hardware trigger output port.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[5:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has hardware trigger input ports.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIG</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has trigger capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TMPLT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has template based pack and unpack capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_2D</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has 2D capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_WRAP</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has wrap capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">HAS_XSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Has 32-bit XSIZE counters.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x1</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_CMD" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_CMD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1700</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel DMA Command Register

This register allows the SW to control the operation of a DMA command.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SWTRIGOUTACK</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Trigger Output Acknowledge. Write '1' to acknowledge a Trigger Output request from the DMA. Once set to '1', this will remain high until the DMA Trigger Output is raised (either on the trigger output signal or as an interrupt) and the acknowledge is accepted. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:23]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[22:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSWTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Destination Trigger Input Request Type. Selects the trigger request type for the destination trigger input when the SW triggers the DESSWTRIGINREQ bit.
 - 00: Single request
 - 01: Last single request
 - 10: Block request
 - 11: Last block request
This field cannot be changed while the DESSWTRIGINREQ bit is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSWTRIGINREQ</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Destination Trigger Input Request. Write to '1' to create a SW trigger request to the DMA with the specified type in the DESSWTRIGINTYPE register. Once set to '1', this will remain high until the DMA is accepted the trigger and will return this to '0'. It will also be cleared automatically if the current command is completed without expecting another trigger event. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSWTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Source Trigger Input Request Type. Selects the trigger request type for the source trigger input when the SW triggers the SRCSWTRIGINREQ bit.
 - 00: Single request
 - 01: Last single request
 - 10: Block request
 - 11: Last block request
This field cannot be changed while the SRCSWTRIGINREQ bit is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSWTRIGINREQ</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Software Generated Source Trigger Input Request. Write to '1' to create a SW trigger request to the DMA with the specified type in the SRCSWTRIGINTYPE register. Once set to '1', this will remain high until the DMA accepted the trigger and will return this to '0'. It will also be cleared automatically if the current command is completed without expecting another trigger event. When the channel is not enabled, write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[5:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RESUMECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Resume Current DMA Operation. Writing this bit to '1' means that the DMAC can continue the operation of a paused channel. Can be set to '1' when the PAUSECMD or a STAT_DONE assertion with DONEPAUSEEN set HIGH results in pausing the current DMA channel operation indicated by the STAT_PAUSED and STAT_RESUMEWAIT bits. Otherwise, writes to this bit are ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">PAUSECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Pause Current DMA Operation. Once set to '1' the status cannot change until the DMA operation reached the paused state indicated by the STAT_PAUSED and STAT_RESUMEWAIT bits. The bit can be set by SW by writing it to '1', the current active DMA operation will be paused as soon as possible, but the ENABLECMD bit will remain HIGH to show that the operation is still active. Cleared automatically when STAT_RESUMEWAIT is set and the RESUMECMD bit is written to '1', meaning that the SW continues the operation of the channel. Note that each DMA channel can have other sources of a pause request and this field will not reflect the state of the other sources. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STOPCMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stop Current DMA Operation. Once set to '1', his will remain high until the DMA channel is stopped cleanly. Then this will return to '0' and ENABLECMD is also cleared. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored. Note that each DMA channel can have other sources of a stop request and this field will not reflect the state of the other sources.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DISABLECMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disable DMA Operation at the end of the current DMA command operation. Once set to '1', this field will stay high and the current DMA command will be allowed to complete, but the DMA will not fetch the next linked command or will it auto-restart the DMA command even if they are set. Once the DMA has stopped, it will return to '0' and ENABLECMD is also cleared. When set at the same time as ENABLECMD or when the channel is not enabled then write to this register is ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CLEARCMD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DMA Clear command. When set to '1', it will remain high until all DMA channel registers and any internal queues and buffers are cleared, before returning to '0'. When set at the same time as ENABLECMD or while the DMA channel is already enabled, the clear will only occur after any ongoing DMA operation is either completed, stopped or disabled and the ENABLECMD bit is deasserted by the DMA.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ENABLECMD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Channel Enable. When set to '1', enables the channel to run its programmed task. When set to '1', it cannot be set back to zero, and this field will automatically clear to zero when a DMA process is completed. To force the DMA to stop prematurely, you must use CH_CMD.STOPCMD instead.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">w1s</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_STATUS" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_STATUS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1704</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Status Register

This register shows the internal status of the DMA command and also reports interrupts about internal events.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Status. This bit is set to HIGH when DMA channel starts waiting for output trigger acknowledgement. Automatically cleared when the output trigger acknowledgement is received either from HW or SW source.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Destination Trigger Status. This bit is set to HIGH when DMA channel starts waiting for destination input trigger request. Automatically cleared when the destination trigger request is received either from HW or SW source.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Status. This bit is set to HIGH when DMA channel starts waiting for source input trigger request. Automatically cleared when the source trigger request is received either from HW or SW source. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:22]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[21:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_RESUMEWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Waiting for resume from software Flag. This flag indicates that the DMA channel successfully paused the operation of the command and needs SW acknowledgment to resume the operation. Will be set to HIGH if STAT_PAUSED is asserted and the PAUSECMD bit set in the command register or when the STAT_DONE is asserted and the DONEPAUSEEN bit is set. Cleared when the RESUMECMD bit is set in the command register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_PAUSED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Paused Status Flag. This flag will be set to HIGH if the DMA channel successfully paused the operation of the command. The pause request can come from many internal or external sources. When the request to pause is not asserted anymore the bit will be cleared automatically and the command operation can continue.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Status Flag. This flag will be set to HIGH if the DMA channel successfully reached the stopped state. The stop request can come from many internal or external sources. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Status Flag. This flag will be set to HIGH if the DMA channel is successfully disabled using the DISABLECMD command. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Status Flag. This flag will be set to HIGH if the DMA encounters an error during its operation. The details about the error event can be found in the ERRINFO register. Write '1' to this bit to clear it. When cleared, it also clears the ERRINFO register. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">STAT_DONE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done Status Flag. This flag will be set to HIGH when the DMA command reaches the state defined by the DONETYPE settings. When DONEPAUSEEN is set the DMA command operation is paused when this flag is asserted. Write '1' to this bit to clear it. Automatically cleared when the ENABLECMD is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">w1c</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Interrupt Flag. This interrupt will be set to HIGH if the INTREN_TRIGOUTACKWAIT is set and the STAT_TRIGOUTACKWAIT status flag is asserted. Automatically cleared when STAT_TRIGOUTACKWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Destination Trigger Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DESTRIGINWAIT is set and the STAT_DESTRIGINWAIT status flag is asserted. Automatically cleared when STAT_DESTRIGINWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Interrupt Flag. This interrupt will be set to HIGH if the INTREN_SRCTRIGINWAIT is set and the STAT_SRCTRIGINWAIT status flag is asserted. Automatically cleared when STAT_SRCTRIGINWAIT is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Interrupt Flag. This interrupt will be set to HIGH if the INTREN_STOPPED is set and the STAT_STOPPED flag gets raised. Automatically cleared when STAT_STOPPED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DISABLED is set and the STAT_DISABLED flag gets raised. Automatically cleared when STAT_DISABLED is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTR_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Interrupt Flag. This interrupt will be set to HIGH if the INTREN_ERR is set and the STAT_ERR status flag gets raised. Automatically cleared when STAT_ERR is cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTR_DONE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Done Interrupt Flag. This interrupt will be set to HIGH if the INTREN_DONE is set and the STAT_DONE status flag gets raised. Automatically cleared when STAT_DONE is cleared.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_INTREN" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_INTREN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1708</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Interrupt Enable Register

This register can enable the interrupt generation for internal events.

The content of this register can be updated during command linking by setting bit[2] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_TRIGOUTACKWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for output Trigger Acknowledgement Interrupt Enable. When set to HIGH, enables INTR_TRIGOUTACKWAIT to be set and raise an interrupt when STAT_TRIGOUTACKWAIT status flag is asserted. When set to LOW, it prevents INTR_TRIGOUTACKWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_DESTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for destination Trigger Interrupt Enable. When set to HIGH, enables INTR_DESTRIGINWAIT to be set and raise an interrupt when STAT_DESTRIGINWAIT status flag is asserted. When set to LOW, it prevents INTR_DESTRIGINWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_SRCTRIGINWAIT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel is waiting for Source Trigger Interrupt Enable. When set to HIGH, enables INTR_SRCTRIGINWAIT to be set and raise an interrupt when STAT_SRCTRIGINWAIT status flag is asserted. When set to LOW, it prevents INTR_SRCTRIGINWAIT to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_STOPPED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Stopped Interrupt Enable. When set to HIGH, enables INTR_STOPPED to be set and raise an interrupt when STAT_STOPPED status flag is asserted. When set to LOW, it prevents INTR_STOPPED to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_DISABLED</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Disabled Interrupt Enable. When set to HIGH, enables INTR_DISABLED to be set and raise an interrupt when STAT_DISABLED status flag is asserted. When set to LOW, it prevents INTR_DISABLED to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INTREN_ERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error Interrupt Enable. When set to HIGH, enables INTR_ERROR to be set and raise an interrupt when the STAT_ERR status flag is asserted. When set to LOW, it prevents INTR_ERR to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">INTREN_DONE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Done Interrupt Enable. When set to HIGH, enables the INTR_DONE to be set and raise an interrupt when the STAT_DONE status flag is asserted. When set to LOW, it prevents INTR_DONE to be asserted. Currently pending interrupts are not affected by clearing this bit.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_CTRL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_CTRL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x170c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Control Register

This register can be used to configure the type of the transfers and the resources needed by the currently executed DMA command. It also defines how the command shall behave when the command is complete.
The content of this register can be updated during command linking by setting bit[3] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:28]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_3</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[27:27]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USETRIGOUT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Trigger Output use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[26:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USEDESTRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Destination Trigger Input use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">USESRCTRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Source Trigger Input use for this command.
 - 0: disable
 - 1: enable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DONEPAUSEEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done pause enable. When set to HIGH the assertion of the STAT_DONE flag results in an automatic pause request for the current DMA operation. When the paused state is reached the STAT_RESUMEWAIT flag is also set. When set to LOW the assertion of the STAT_DONE does not pause the progress of the command and the next operation of the channel will be started immediately after the STAT_DONE flag is set.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:21]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DONETYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Done type selection. This field defines when the STAT_DONE status flag is asserted during the command operation.
 - 000: STAT_DONE flag is not asserted for this command.
 - 001: End of a command, before jumping to the next linked command. (default)
 - 011: End of an autorestart cycle, before starting the next cycle.
 - Others : Reserved.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[20:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REGRELOADTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Automatic register reload type. Defines how the DMA command reloads initial values at the end of a DMA command before autorestarting, ending or linking to a new DMA command:
 - 000: Reload Disabled.
 - 001: Reload source and destination size registers only.
 - 011: Reload source address only and all source and destination size registers.
 - 101: Reload destination address only and all source and destination size registers.
 - 111: Reload source and destination address and all source and destination size registers.
 - Others: Reserved.
NOTE: When CLEARCMD is set, the reloaded registers will also be cleared.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_2</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">XTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Operation type for X direction:
 - 000: "disable" - No data transfer will take place for this command. This mode can be used to create empty commands that wait for an event or set GPOs.
 - 001: "continue" - Copy data in a continuous manner from source to the destination. For 1D operations it is expected that SRCXSIZE is equal to DESXSIZE, other combinations result in UNPREDICTABLE behavior. For 2D operations, this mode can be used for simple 2D to 2D copy but it also allows the reshaping of the data like 1D to 2D or 2D to 1D conversions. If the DESXSIZE is smaller than SRCXSIZE then the read data from the current source line goes to the next destination line. If SRCXSIZE is smaller than DESXSIZE then the reads start on the next line and data is written to the remainder of the current destination line. Note: For 1D to 2D the SRCYSIZE for 2D to 1D conversion the DESYSIZE needs to be set to 1 when using this mode.
 - 010: "wrap" - Wrap source data within a destination line when the end of the source line is reached. Read starts again from the beginning of the source line and copied to the remainder of the destination line. If the DESXSIZE is smaller than SRCXSIZE then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP is 0 in HW
 - 011: "fill" - Fill the remainder of the destination line with FILLVAL when the end of the source line is reached. If the DESXSIZE is smaller than SRCXSIZE then the behavior is UNPREDICTABLE. Not supported when HAS_WRAP is 0 in HW.
 - Others: Reserved.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CHPRIO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Channel Priority.
 - 0: Lowest Priority
 - 15: Highest Priority</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TRANSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Transfer Entity Size. Size in bytes = 2^TRANSIZE.
 - 000: Byte
 - 001: Halfworld
 - 010: Word
 - 011: Doubleword
 - 100: 128bits
 - 101: 256bits
 - 110: 512bits
 - 111: 1024bits
Note that DATA_WIDTH limits this field. Address will be aligned to TRANSIZE by the DMAC by ignoring the lower bits.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_SRCADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_SRCADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1710</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Address Register

This register defines the 32-bit base address of the command to read the data from. When the register is read during the execution of the command it shows the actual address the DMA channel is going to read from.

The content of this register can be updated during command linking by setting bit[4] in the command link header. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address [31:0].</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_SRCADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_SRCADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1714</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Address Register High Bits [63:32]

This register defines the upper 32 bits of the read address in case more than 32-bit addressing is used in the system. When the register is read during the execution of the command it shows the actual address the DMA channel is going to read from.

The content of this register can be updated during command linking by setting bit[5] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Address [63:32]. Allows 64-bit addressing but the system might need less address bits defined by ADDR_WIDTH. The not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_DESADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_DESADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1718</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Address Register

This register defines the 32-bit base address of the command to write the data to. When the register is read during the execution of the command it shows the actual address the DMA channel is going to write to.

The content of this register can be updated during command linking by setting bit[6] in the command link header. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Address[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_DESADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_DESADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x171c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Address Register, High Bits [63:32]

This register defines the upper 32 bits of the write address in case more than 32-bit addressing is used in the system. When the register is read during the execution of the command it shows the actual address the DMA channel is going to write to.

The content of this register can be updated during command linking by setting bit[7] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Address[63:32]. Allows 64-bit addressing but the system might need less address bits defined by ADDR_WIDTH. The not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_XSIZE" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_XSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1720</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Size Register, Lower Bits [15:0]

This register defines the number of data units copied during the DMA command up to 16 bits in the X dimension. The source and destination size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the remaining number of units in both read and write directions.

The content of this register can be updated during command linking by setting bit[8] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Number of Transfers in the X Dimension lower bits [15:0]. This register along with DESXSIZEHI defines the destination data block size of the DMA operation for or any 1D operation, and defines the X dimension of the 2D destination block for a 2D operation. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only and writing to SRCXSIZE will also update the value of this register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXSIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Number of Transfers in the X Dimension lower bits [15:0]. This register along with SRCXSIZEHI defines the source data block size of the DMA operation for any 1D operation, and defines the X dimension of the 2D source block for 2D operation.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_XSIZEHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_XSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1724</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Size Register, High Bits [31:16]

This register defines the number of data units copied during the DMA command up to 32 bits in the X dimension. The source and destination size of the command may be different for some transfer types. When read during the execution of the DMA command, the register shows the higher bits of the remaining number of units in both read and write directions.

The content of this register can be updated during command linking by setting bit[9] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXSIZEHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Number of Transfers in the X Dimension high bits [31:16]. This register along with DESXSIZE defines the destination data block size of the DMA operation for or any 1D operation, and defines the X dimension of the 2D destination block for a 2D operation. HAS_WRAP or HAS_STREAM configuration needs to be set to allow writes to this register, otherwise it is read-only and writing to SRCXSIZEHI will also update the value of this register.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Number of Transfers in the X Dimension high bits [31:16]. This register along with SRCXSIZE defines the source data block size of the DMA operation for any 1D operation, and defines the X dimension of the 2D source block for 2D operation.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_SRCTRANSCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_SRCTRANSCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1728</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Transfer Configuration Register

This register provides transfer attribute settings in the read direction of the DMA command.

The content of this register can be updated during command linking by setting bit[10] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCMAXBURSTLEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Max Burst Length. Hint for the DMA on what is the maximum allowed burst size it can use for read transfers. The maximum number of beats sent by the DMA for a read burst is equal to SRCMAXBURSTLEN + 1. Default value is 16 beats, which allows the DMA to set all burst sizes. Note: Limited by the DATA_BUFF_SIZE so larger settings may not always result in larger bursts.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCPRIVATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Privilege Attribute.
 - 0: Unprivileged
 - 1: Privileged
 When a channel is unprivileged this bit is tied to 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCNONSECATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Non-secure Attribute.
 - 0: Secure
 - 1: Non-secure
 When a channel is Non-secure this bit is tied to 1. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Transfer Memory Attribute field [3:0].
When SRCMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When SRCMEMATTRHI is Normal memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_DESTRANSCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_DESTRANSCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x172c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Transfer Configuration Register

This register provides transfer attribute settings in the write direction of the DMA command.

The content of this register can be updated during command linking by setting bit[11] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESMAXBURSTLEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Max Burst Length. Hint for the DMA on what is the maximum allowed burst size it can use for write transfers. The maximum number of beats sent by the DMA for a write burst is equal to DESMAXBURSTLEN + 1. Default value is 16 beats, which allows the DMA to set all burst sizes. Note: Limited by the DATA_BUFF_SIZE so larger settings may not always result in larger bursts.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESPRIVATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Privilege Attribute.
 - 0: Unprivileged
 - 1: Privileged
 When a channel is unprivileged this bit is tied to 0.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESNONSECATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Non-secure Attribute.
 - 0: Secure
 - 1: Non-secure
 When a channel is Non-secure this bit is tied to 1. </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Transfer Memory Attribute field [3:0].
When DESMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When DESMEMATTRHI is Normal Memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_XADDRINC" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_XADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1730</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel X Dimension Address Increment Register

This register sets the increment values used to update the source and destination addresses after each transferred data unit.

The content of this register can be updated during command linking by setting bit[12] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESXADDRINC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination X dimension Address Increment. This value is used as the increment between each TRANSIZE transfer. When a single bit is used then only 0 and 1 can be set. For wider increment registers, two's complement used with a range between -32768 to 32767 when the counter is 16-bits wide. The width of the register is indicated by the INC_WIDTH parameter. DESADDR_next = DESADDR + 2^TRANSIZE * DESXADDRINC</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCXADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source X dimension Address Increment. This value is used as the increment between each TRANSIZE transfer. When a single bit is used then only 0 and 1 can be set. For wider increment registers, two's complement used with a range between -32768 to 32767 when the counter is 16-bits wide. The width of the register is indicated by the INC_WIDTH parameter. SRCADDR_next = SRCADDR + 2^TRANSIZE * SRCXADDRINC</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_SRCTRIGINCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_SRCTRIGINCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x174c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Source Trigger In Configuration Register

This register provides configuration settings when using source side trigger input for the current DMA command.

The content of this register can be updated during command linking by setting bit[19] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINBLKSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Default Transfer Size. Defined transfer size per trigger + 1.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINMODE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Mode:
 - 00: Command
 - 01: Reserved
 - 10: DMA driven Flow control. Only allowed when HAS_TRIGIN is enabled.
 - 11: Peripheral driven Flow control. Only allowed when HAS_TRIGIN is enabled.
Note: This field is ignored for Internal triggers as they only support Command triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Type:
 - 00: Software only Trigger Request. SRCTRIGINSEL is ignored.
 - 01: Reserved
 - 10: HW Trigger Request. Only allowed when HAS_TRIGIN is enabled. SRCTRIGINSEL selects between external trigger inputs if HAS_TRIGSEL is enabled.
 - 11: Internal Trigger Request. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Request. SRCTRIGINSEL selects between DMA channels.
Note: SW triggers are also available when HW or Internal types are selected, but is is not recommended and caution must be taken when the these modes are combined.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRCTRIGINSEL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Source Trigger Input Select</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_DESTRIGINCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_DESTRIGINCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1750</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Destination Trigger In Configuration Register

This register provides configuration settings when using destination side trigger input for the current DMA command.

The content of this register can be updated during command linking by setting bit[20] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:24]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[23:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINBLKSIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Default Transfer Size. Defined transfer size per trigger + 1.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINMODE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Mode:
 - 00: Command
 - 01: Reserved
 - 10: DMA driven Flow control. Only allowed when HAS_TRIGIN is enabled.
 - 11: Peripheral driven Flow control. Only allowed when HAS_TRIGIN is enabled.
Note: This field is ignored for Internal triggers as they only support Command triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Type:
 - 00: Software only Trigger Request. DESTRIGINSEL is ignored.
 - 01: Reserved
 - 10: HW Trigger Request. Only allowed when HAS_TRIGIN is enabled. DESTRIGINSEL selects between external trigger inputs if HAS_TRIGSEL is enabled.
 - 11: Internal Trigger Request. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Request. DESTRIGINSEL selects between DMA channels.
Note: SW triggers are also available when HW or Internal types are selected, but is is not recommended and caution must be taken when the these modes are combined.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DESTRIGINSEL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Destination Trigger Input Select</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_TRIGOUTCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_TRIGOUTCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1754</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Trigger Out Configuration Register

This register provides configuration settings when using trigger output for the current DMA command.

The content of this register can be updated during command linking by setting bit[21] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TRIGOUTTYPE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Trigger Output Type
 - 00: Software only Trigger Acknowledgement.
 - 01: Reserved
 - 10: HW Trigger Acknowledgement. Only allowed when HAS_TRIGOUT is enabled.
 - 11: Internal Trigger Acknowledgement. Only allowed when HAS_TRIGSEL is enabled and the DMAC has multiple channels, otherwise treated as HW Trigger Acknowledgement.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_LINKATTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_LINKATTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1770</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Memory Attributes Register

This register provides transfer attribute settings for the command link related read transfers. The security and privilege attributes cannot be adjusted, they match the attributes of the channel.

The content of this register can be updated during command linking by setting bit[28] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKSHAREATTR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Transfer Shareability Attribute.
 - 00: Non-shareable
 - 01: Reserved
 - 10: Outer shareable
 - 11: Inner shareable </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKMEMATTRHI</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Read Transfer Memory Attribute field [7:4].
 - 0000: Device memory
 - 0001: Normal memory, Outer Write allocate, Outer Write-through transient
 - 0010: Normal memory, Outer Read allocate, Outer Write-through transient
 - 0011: Normal memory, Outer Read/Write allocate, Outer Write-through transient
 - 0100: Normal memory, Outer non-cacheable
 - 0101: Normal memory, Outer Write allocate, Outer Write-back transient
 - 0110: Normal memory, Outer Read allocate, Outer Write-back transient
 - 0111: Normal memory, Outer Read/Write allocate, Outer Write-back transient
 - 1000: Normal memory, Outer Write-through non-transient
 - 1001: Normal memory, Outer Write allocate, Outer Write-through non-transient
 - 1010: Normal memory, Outer Read allocate, Outer Write-through non-transient
 - 1011: Normal memory, Outer Read/Write allocate, Outer Write-through non-transient
 - 1100: Normal memory, Outer Write-back non-transient
 - 1101: Normal memory, Outer Write allocate, Outer Write-back non-transient
 - 1110: Normal memory, Outer Read allocate, Outer Write-back non-transient
 - 1111: Normal memory, Outer Read/Write allocate, Outer Write-back non-transient</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKMEMATTRLO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Link Address Read Transfer Memory Attribute field [3:0].
When LINKMEMATTRHI is Device type (0000) then this field means:
 - 0000: Device-nGnRnE
 - 0100: Device-nGnRE
 - 1000: Device-nGRE
 - 1100: Device-GRE
 - Others: Invalid resulting in UNPREDICTABLE behavior
When LINKMEMATTRHI is Normal memory type (other than 0000) then this field means:
 - 0000: Reserved
 - 0001: Normal memory, Inner Write allocate, Inner Write-through transient
 - 0010: Normal memory, Inner Read allocate, Inner Write-through transient
 - 0011: Normal memory, Inner Read/Write allocate, Inner Write-through transient
 - 0100: Normal memory, Inner non-cacheable
 - 0101: Normal memory, Inner Write allocate, Inner Write-back transient
 - 0110: Normal memory, Inner Read allocate, Inner Write-back transient
 - 0111: Normal memory, Inner Read/Write allocate, Inner Write-back transient
 - 1000: Normal memory, Inner Write-through non-transient
 - 1001: Normal memory, Inner Write allocate, Inner Write-through non-transient
 - 1010: Normal memory, Inner Read allocate, Inner Write-through non-transient
 - 1011: Normal memory, Inner Read/Write allocate, Inner Write-through non-transient
 - 1100: Normal memory, Inner Write-back non-transient
 - 1101: Normal memory, Inner Write allocate, Inner Write-back non-transient
 - 1110: Normal memory, Inner Read allocate, Inner Write-back non-transient
 - 1111: Normal memory, Inner Read/Write allocate, Inner Write-back non-transient</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_AUTOCFG" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_AUTOCFG</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1774</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Automatic Command Restart Configuration Register

This register configures the automatic restart behavior of the currently running command.

The content of this register can be updated during command linking by setting bit[29] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:17]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[16:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CMDRESTARTINFEN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Enable Infinite Automatic Command Restart. When set, CMDRESTARTCNT is ignored and the command is always restarted after it is completed, including output triggering if enabled and autoreloading the registers but it will not perform a link to the next command. This means that the infinite loop of automatic restarts can only be broken by DISABLECMD or STOPCMD. When CMDRESTARTINFEN is set to '0', then the autorestarting of a command depends on CMDRESTARTCNT and when that counter is set to 0 the autorestarting is finished. In this case the next linked command is read or the command is complete.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[15:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">CMDRESTARTCNT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Automatic Command Restart Counter. Defines the number of times automatic restarting will occur at end of DMA command. Auto restarting will occur after the command is completed, including output triggering if enabled and autoreloading the registers, but it will only perfrom a link to the next command when CMDRESTARTCNT == 0. When CMDRESTARTCNT and CMDRESTARTINF are both set to '0', autorestart is disabled.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_LINKADDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_LINKADDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1778</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Register

This register sets the 32-bit address of the next element in a command link. When the command execution is finished and this register is set then the DMA channel starts loading the next command from this address.

The content of this register can be updated during command linking by setting bit[30] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">LINKADDR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Link Address Pointer [31:2]. The DMAC fetches the next command from this address if LINKADDREN is set.
NOTE: Commands are fetched with the security and privilege attribute of the channel and cannot be adjusted for the command link reads.
</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKADDREN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Enable Link Address. When set to '1', the DMAC fetches the next command defined by LINKADDR. When set to '0' the DMAC will return to idle at the end of the current command.

NOTE: the linked command fetched by the DMAC needs to clear this field to mark the end of the command chain. Otherwise it may result in an infinite loop of the same command.
</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_LINKADDRHI" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_LINKADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x177c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Link Address Register, High Bits [63:32]

This register sets the upper address bits of the next element in a command link.

The content of this register can be updated during command linking by setting bit[31] in the command link header.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">LINKADDRHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Link Address Pointer [63:32]. Allows 64-bit addressing but the system might need less address bits. Limited by ADDR_WIDTH and the not implemented bits remain reserved.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_WRKREGPTR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_WRKREGPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1788</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Working Register Pointer Register

This register can be used to select an internal work register of the DMA channel that will be visible in the CH_WRKREGVAL register. </td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">WRKREGPTR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Internal Working Register Pointer. These pointer refers to the following:
 - 0: Reserved
 - 1: SRCADDR_INITIAL
 - 2: SRCADDRHI_INITIAL
 - 3: DESADDR_INITIAL
 - 4: DESADDRHI_INITIAL
 - 5: SRCXSIZEHI_INITIAL, SRCXSIZE_INITIAL
 - 6: DESXSIZEHI_INITIAL, DESXSIZE_INITIAL
 - 7: SRCADDR_LINEINITIAL
 - 8: SRCADDRHI_LINEINITIAL
 - 9: DESADDR_LINEINITIAL
 - 10: DESADDRHI_LINEINITIAL
 - 11: SRCYSIZE_INITIAL (HAS_2D only)
 - 12: DESYSIZE_INITIAL (HAS_2D only)
 - Others: Reserved.
NOTE: When the selected register is not supported by the DMA then it is read as 0 in the CH_WRKREGVAL register. For 1D modes the INITIAL and LINEINITIAL registers contain the same values.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_WRKREGVAL" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_WRKREGVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x178c</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel - Working Register Value Register

This register shows the internal value of a work register of the DMA channel selected by the CH_WRKREGPTR register.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[31:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">WRKREGVAL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Internal Working Register Values. WRKREGPTR points to the register that is visible here. The values are only guaranteed to be stable for the current command when STAT_PAUSED is asserted, otherwise they depend on the current status of the channel which makes them UNPREDICTABLE.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_ERRINFO" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_ERRINFO</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x1790</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Error Information Register

This register provides information about internal errors encountered during command exectuion by the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ERRINFO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Error information Register. Additional information for the error that is encountered by the DMA. The meaning of the bits are detailed in the Error Handling section.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TRIGOUTSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Trigger Output Selection Error Flag. Set when the command selects a trigger output that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DESTRIGINSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Destination Trigger Input Selection Error Flag. Set when the command selects a destination trigger input that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRCTRIGINSELERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Source Trigger Input Selection Error Flag. Set when the command selects a source trigger input that is not allowed for this channel.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CFGERR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Configuration Error Flag. Set when the DMA command is enabled or a linked command is read but it is configured in a mode that is not supported by the implementation.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">BUSERR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Bus Error Flag. Set when the DMA encounters a bus error during data or command read transfers.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_IIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_IIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x17c8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Implementation Identification Register

This register provides information about the revision of the product implementing the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:20]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">PRODUCTID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the product ID</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3a0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[19:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">VARIANT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the major revision, or variant, of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">REVISION</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Indicates the minor revision of the product rxpy identifier</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[11:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">IMPLEMENTER</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Contains the JEP106 code of the company that implemented the IP:
 - [11:8]: JEP106 continuation code of implementer.
 - [7]: Always 0.
 - [6:0]: JEP106 identity code of implementer.
For Arm this field reads as 0x43B.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x43b</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_AIDR" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_AIDR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x17cc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Architecture Identification Register

This register provides information about the architecture version supported by the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ARCH_MAJOR_REV</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Architecture Major Revision.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[3:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ARCH_MINOR_REV</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Architecture Minor Revision.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x0</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_ISSUECAP" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_ISSUECAP</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x17e8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Used for setting issuing capability threshold.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[2:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ISSUECAP</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ISSUECAP can be used by software to place a constraint on allowed issuing capability in both read and write direction.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">rw</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x7</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_BUILDCFG0" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_BUILDCFG0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x17f8</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Build Configuration and Capability Register 0

This register contains the configuration parameters can capabilities of the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:30]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[29:26]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">INC_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Width of the increment register = INC_WIDTH + 1.
When set to 0, then only 0 and 1 can be set as an increment. When larger values are used, then negative increments can be set using 2's complement:
INC_WIDTH = 0: 0..1
INC_WIDTH = 1: -2..1
INC_WIDTH = 2: -4..3
INC_WIDTH = 3: -8..7
…
INC_WIDTH = 15: -32768..32767</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0xf</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[25:25]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[24:22]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DATA_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Data Width.
 - 000: 8-bit
 - 001: 16-bit
 - 010: 32-bit
 - 011: 64-bit
 - 100: 128-bit
 - 101: 256-bit
 - 110: 512-bit
 - 111: 1024-bit</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x3</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[21:16]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ADDR_WIDTH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Address Width in bits = ADDR_WIDTH + 1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x20</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[15:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CMD_BUFF_SIZE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Command Buffer Size in command words - 1. Total Size = (CMD_BUFF_SIZE + 1) * 4 bytes.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[7:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DATA_BUFF_SIZE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Data Buffer Size in entries - 1. Total Size = ((DATA_BUFF_SIZE + 1) * DATA_WIDTH /8) bytes.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x3</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" id="DMACH7_CH_BUILDCFG1" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Address</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMACH7_CH_BUILDCFG1</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">0x17fc</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">Channel Build Configuration and Capability Register 1

This register contains the configuration parameters can capabilities of the DMA channel.</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
        <table class="TableStyle-table" style="mc-table-style: url('../../Resources/TableStyles/table.css');" cellspacing="0">
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Description</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Reset</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[31:19]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_1</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[18:18]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_GPOSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has shared GPO ports between channels.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[17:13]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RAZWI_0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Read-As-Zero, Writes Ignored.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[12:12]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_STREAMSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has selectable stream interfaces.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[11:11]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_STREAM</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has stream interface support.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[10:10]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_WRKREG</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has internal register view capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[9:9]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_AUTO</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has automatic reload and restart capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[8:8]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_CMDLINK</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has command link list capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[7:7]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGSEL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has selectable triggers.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[6:6]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGOUT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has hardware trigger output port.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[5:5]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIGIN</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has hardware trigger input ports.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[4:4]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TRIG</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has trigger capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x1</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[3:3]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_TMPLT</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has template based pack and unpack capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[2:2]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_2D</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has 2D capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">[1:1]</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">HAS_WRAP</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">Has wrap capability.</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">0x0</td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">[0:0]</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">HAS_XSIZEHI</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">Has 32-bit XSIZE counters.</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ro</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">0x1</td>
                </tr>
            </tbody>
        </table>
        <p>&#160;</p>
    </body>
</html>