Timing Analyzer report for VGASystem
Wed Nov  6 12:57:39 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 14. Slow 1200mV 85C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 15. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'CLK'
 17. Slow 1200mV 85C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 18. Slow 1200mV 85C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 19. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CLK'
 28. Slow 1200mV 0C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 29. Slow 1200mV 0C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 30. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'CLK'
 32. Slow 1200mV 0C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 33. Slow 1200mV 0C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 34. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CLK'
 42. Fast 1200mV 0C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 43. Fast 1200mV 0C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 44. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'CLK'
 46. Fast 1200mV 0C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 47. Fast 1200mV 0C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 48. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; VGASystem                                              ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.7%      ;
;     Processors 3-4         ;   0.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Clock Name                                                                                ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                                                                       ;
+-------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+
; CLK                                                                                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLK }                                                                                       ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] } ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FourDigitSSD:MUX|Sequencer:inst2|inst }                                                     ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLK    ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[0] }                                         ;
+-------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                 ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 120.31 MHz  ; 120.31 MHz      ; CLK                                               ;                                                ;
; 287.44 MHz  ; 287.44 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 1128.67 MHz ; 402.09 MHz      ; FourDigitSSD:MUX|Sequencer:inst2|inst             ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                       ; -1.217 ; -1.217        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.639 ; -0.639        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.114  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 36.521 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; CLK                                                                                       ; 0.453 ; 0.000         ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.497 ; 0.000         ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.545 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 0.744 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                  ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; -1.487 ; -1.487        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -1.487 ; -1.487        ;
; CLK                                                                                       ; 9.782  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 19.721 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.217 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.500        ; 2.516      ; 4.495      ;
; -0.785 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 1.000        ; 2.516      ; 4.563      ;
; 11.688 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 8.232      ;
; 11.719 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 8.201      ;
; 11.876 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 8.044      ;
; 11.883 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 8.041      ;
; 11.907 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 8.013      ;
; 11.909 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 8.011      ;
; 11.940 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.980      ;
; 12.046 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.874      ;
; 12.056 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.864      ;
; 12.061 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.859      ;
; 12.062 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.858      ;
; 12.063 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.857      ;
; 12.071 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.853      ;
; 12.077 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.843      ;
; 12.087 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.833      ;
; 12.092 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.828      ;
; 12.093 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.827      ;
; 12.094 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.826      ;
; 12.104 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.820      ;
; 12.200 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.720      ;
; 12.227 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.697      ;
; 12.231 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.689      ;
; 12.235 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.689      ;
; 12.248 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.676      ;
; 12.248 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.676      ;
; 12.251 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.673      ;
; 12.258 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.666      ;
; 12.259 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.661      ;
; 12.290 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.630      ;
; 12.361 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.559      ;
; 12.363 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.557      ;
; 12.363 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.561      ;
; 12.392 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.528      ;
; 12.394 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.526      ;
; 12.406 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.518      ;
; 12.436 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.488      ;
; 12.439 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.481      ;
; 12.469 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.455      ;
; 12.470 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.450      ;
; 12.515 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.405      ;
; 12.546 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.374      ;
; 12.555 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.365      ;
; 12.556 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.368      ;
; 12.558 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.366      ;
; 12.586 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.334      ;
; 12.604 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.320      ;
; 12.606 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.318      ;
; 12.616 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.308      ;
; 12.621 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.303      ;
; 12.622 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.302      ;
; 12.623 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.301      ;
; 12.710 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.214      ;
; 12.713 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.207      ;
; 12.719 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 7.199      ;
; 12.744 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.176      ;
; 12.750 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 7.168      ;
; 12.750 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.174      ;
; 12.760 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.164      ;
; 12.819 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.105      ;
; 12.881 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 7.044      ;
; 12.908 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.016      ;
; 12.921 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.003      ;
; 12.923 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 7.001      ;
; 12.944 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.079     ; 6.978      ;
; 12.957 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.963      ;
; 12.985 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.086     ; 6.930      ;
; 12.988 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.932      ;
; 12.999 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 6.925      ;
; 13.015 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.085     ; 6.901      ;
; 13.016 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.086     ; 6.899      ;
; 13.041 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.079     ; 6.881      ;
; 13.046 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.085     ; 6.870      ;
; 13.069 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.856      ;
; 13.075 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 6.849      ;
; 13.102 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.823      ;
; 13.115 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 6.809      ;
; 13.115 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.079     ; 6.807      ;
; 13.131 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.079     ; 6.791      ;
; 13.140 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.079     ; 6.782      ;
; 13.140 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.079     ; 6.782      ;
; 13.140 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.079     ; 6.782      ;
; 13.140 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.079     ; 6.782      ;
; 13.140 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.079     ; 6.782      ;
; 13.225 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.700      ;
; 13.227 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.079     ; 6.695      ;
; 13.233 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.692      ;
; 13.235 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.079     ; 6.687      ;
; 13.246 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.679      ;
; 13.248 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.079     ; 6.674      ;
; 13.249 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.676      ;
; 13.256 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.076     ; 6.669      ;
; 13.258 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 20.000       ; -0.071     ; 6.672      ;
; 13.273 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 6.651      ;
; 13.279 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.077     ; 6.645      ;
; 13.280 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.640      ;
; 13.283 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.080     ; 6.638      ;
; 13.283 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.080     ; 6.638      ;
; 13.283 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.080     ; 6.638      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                            ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.639 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.500        ; 0.975      ; 2.396      ;
; -0.099 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1.000        ; 0.975      ; 2.356      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                             ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.114 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 1.000        ; -0.049     ; 0.858      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 36.521 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.399      ;
; 36.532 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.389      ;
; 36.532 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.389      ;
; 36.532 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.389      ;
; 36.532 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.389      ;
; 36.532 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.389      ;
; 36.532 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.389      ;
; 36.532 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.389      ;
; 36.532 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.389      ;
; 36.532 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.389      ;
; 36.532 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.389      ;
; 36.543 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.378      ;
; 36.543 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.378      ;
; 36.543 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.378      ;
; 36.543 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.378      ;
; 36.543 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.378      ;
; 36.543 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.378      ;
; 36.543 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.378      ;
; 36.543 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.378      ;
; 36.543 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.378      ;
; 36.543 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.378      ;
; 36.547 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.373      ;
; 36.560 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.361      ;
; 36.560 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.361      ;
; 36.561 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.360      ;
; 36.605 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.315      ;
; 36.624 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.296      ;
; 36.648 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.272      ;
; 36.689 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.231      ;
; 36.704 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.216      ;
; 36.704 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.216      ;
; 36.704 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.216      ;
; 36.704 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.216      ;
; 36.704 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.216      ;
; 36.704 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.216      ;
; 36.704 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.216      ;
; 36.704 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.216      ;
; 36.704 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.216      ;
; 36.704 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.216      ;
; 36.751 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.169      ;
; 36.760 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.160      ;
; 36.793 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.127      ;
; 36.826 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.094      ;
; 36.842 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.079      ;
; 36.843 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.078      ;
; 36.843 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.078      ;
; 36.851 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.070      ;
; 36.851 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.070      ;
; 36.852 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.069      ;
; 36.861 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.060      ;
; 36.862 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.059      ;
; 36.862 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.059      ;
; 36.862 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.059      ;
; 36.866 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.055      ;
; 36.876 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.044      ;
; 36.876 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.044      ;
; 36.876 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.044      ;
; 36.876 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.044      ;
; 36.876 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.044      ;
; 36.876 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.044      ;
; 36.876 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.044      ;
; 36.876 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.044      ;
; 36.876 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.044      ;
; 36.876 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.044      ;
; 36.893 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.027      ;
; 36.896 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.024      ;
; 36.912 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.008      ;
; 36.912 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.008      ;
; 36.912 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.008      ;
; 36.912 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.008      ;
; 36.912 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.008      ;
; 36.912 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.008      ;
; 36.912 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.008      ;
; 36.912 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.008      ;
; 36.912 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.008      ;
; 36.912 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.008      ;
; 36.945 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.975      ;
; 36.953 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.968      ;
; 36.964 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.957      ;
; 36.964 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.957      ;
; 36.977 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.943      ;
; 37.003 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.918      ;
; 37.004 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.917      ;
; 37.004 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.917      ;
; 37.033 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.887      ;
; 37.033 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.887      ;
; 37.048 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.872      ;
; 37.050 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.870      ;
; 37.050 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.870      ;
; 37.050 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.870      ;
; 37.050 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.870      ;
; 37.050 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.870      ;
; 37.050 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.870      ;
; 37.050 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.870      ;
; 37.050 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.870      ;
; 37.050 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.870      ;
; 37.050 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.870      ;
; 37.050 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.870      ;
; 37.050 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.870      ;
; 37.050 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.870      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.734 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.028      ;
; 0.735 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.029      ;
; 0.736 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.030      ;
; 0.738 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.032      ;
; 0.759 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.053      ;
; 0.761 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.059      ;
; 0.786 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.079      ;
; 0.815 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.108      ;
; 0.925 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.218      ;
; 0.999 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.000        ; 2.613      ; 4.105      ;
; 1.009 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.303      ;
; 1.011 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.305      ;
; 1.015 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.309      ;
; 1.089 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.383      ;
; 1.089 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.383      ;
; 1.090 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.384      ;
; 1.090 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.384      ;
; 1.097 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.391      ;
; 1.099 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.393      ;
; 1.099 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.393      ;
; 1.106 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.400      ;
; 1.108 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.402      ;
; 1.113 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.10                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.406      ;
; 1.116 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.420      ;
; 1.133 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.429      ;
; 1.165 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_clock                                       ; CLK                                                                                       ; CLK         ; 0.000        ; 0.080      ; 1.457      ;
; 1.200 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.493      ;
; 1.219 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.513      ;
; 1.220 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.514      ;
; 1.220 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.514      ;
; 1.221 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.515      ;
; 1.229 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.523      ;
; 1.229 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.523      ;
; 1.230 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.524      ;
; 1.230 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.524      ;
; 1.237 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.531      ;
; 1.239 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.533      ;
; 1.246 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.542      ;
; 1.249 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.542      ;
; 1.256 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.551      ;
; 1.264 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.558      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.497 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 0.000        ; 0.049      ; 0.758      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.545 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.000        ; 1.038      ; 2.056      ;
; 1.102 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.500       ; 1.038      ; 2.113      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.744 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.748 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.752 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.756 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.763 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.765 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.767 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.790 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.082      ;
; 0.889 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.181      ;
; 1.059 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.352      ;
; 1.099 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.107 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.109 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.114 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.407      ;
; 1.116 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.120 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.412      ;
; 1.126 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.128 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.135 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.137 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.151 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.443      ;
; 1.160 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.452      ;
; 1.166 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.458      ;
; 1.166 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.458      ;
; 1.230 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.239 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.247 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.249 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.251 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.543      ;
; 1.256 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.260 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.552      ;
; 1.268 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.560      ;
; 1.277 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.569      ;
; 1.277 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.569      ;
; 1.291 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.583      ;
; 1.299 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.592      ;
; 1.300 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.592      ;
; 1.310 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.602      ;
; 1.318 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.610      ;
; 1.319 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.611      ;
; 1.379 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.672      ;
; 1.388 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.388 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.680      ;
; 1.389 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.391 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.683      ;
; 1.394 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.687      ;
; 1.396 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.689      ;
; 1.397 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.689      ;
; 1.400 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.692      ;
; 1.408 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.700      ;
; 1.408 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.700      ;
; 1.417 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.709      ;
; 1.417 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.709      ;
; 1.507 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.799      ;
; 1.510 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.802      ;
; 1.510 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.803      ;
; 1.527 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.819      ;
; 1.527 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.820      ;
; 1.528 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.820      ;
; 1.537 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.829      ;
; 1.548 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.840      ;
; 1.557 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.849      ;
; 1.558 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.850      ;
; 1.559 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.851      ;
; 1.617 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.910      ;
; 1.629 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.921      ;
; 1.630 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.922      ;
; 1.645 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.937      ;
; 1.650 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.942      ;
; 1.660 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.952      ;
; 1.680 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.972      ;
; 1.695 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.987      ;
; 1.741 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.034      ;
; 1.762 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.054      ;
; 1.762 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.054      ;
; 1.766 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.059      ;
; 1.768 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.060      ;
; 1.810 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.102      ;
; 1.827 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.119      ;
; 1.827 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.119      ;
; 1.838 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.130      ;
; 1.868 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.161      ;
; 1.881 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.173      ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                  ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 126.95 MHz  ; 126.95 MHz      ; CLK                                               ;                                                ;
; 306.18 MHz  ; 306.18 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 1265.82 MHz ; 402.09 MHz      ; FourDigitSSD:MUX|Sequencer:inst2|inst             ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                       ; -1.086 ; -1.086        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.543 ; -0.543        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.210  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 36.734 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; CLK                                                                                       ; 0.402 ; 0.000         ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.447 ; 0.000         ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.500 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 0.690 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                   ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; -1.487 ; -1.487        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -1.487 ; -1.487        ;
; CLK                                                                                       ; 9.774  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 19.717 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.086 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.500        ; 2.315      ; 4.143      ;
; -0.794 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 1.000        ; 2.315      ; 4.351      ;
; 12.123 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.807      ;
; 12.157 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.773      ;
; 12.299 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.631      ;
; 12.315 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 7.617      ;
; 12.333 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.597      ;
; 12.348 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.582      ;
; 12.382 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.548      ;
; 12.479 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.451      ;
; 12.484 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.446      ;
; 12.488 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.442      ;
; 12.491 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 7.441      ;
; 12.493 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.437      ;
; 12.493 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.437      ;
; 12.513 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.417      ;
; 12.518 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.412      ;
; 12.522 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.408      ;
; 12.527 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.403      ;
; 12.527 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.403      ;
; 12.540 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 7.392      ;
; 12.671 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 7.261      ;
; 12.676 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 7.256      ;
; 12.680 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 7.252      ;
; 12.685 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 7.247      ;
; 12.685 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 7.247      ;
; 12.686 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.244      ;
; 12.692 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.238      ;
; 12.701 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 7.231      ;
; 12.720 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.210      ;
; 12.726 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.204      ;
; 12.762 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 7.170      ;
; 12.768 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.162      ;
; 12.768 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.162      ;
; 12.802 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.128      ;
; 12.802 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.128      ;
; 12.846 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.084      ;
; 12.867 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 7.065      ;
; 12.877 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 7.055      ;
; 12.880 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.050      ;
; 12.915 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 7.015      ;
; 12.926 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 7.006      ;
; 12.948 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.982      ;
; 12.949 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.981      ;
; 12.960 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.972      ;
; 12.960 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.972      ;
; 12.982 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.948      ;
; 13.038 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.894      ;
; 13.057 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.875      ;
; 13.062 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.870      ;
; 13.066 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.866      ;
; 13.071 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.861      ;
; 13.071 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.861      ;
; 13.098 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.075     ; 6.829      ;
; 13.102 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.828      ;
; 13.107 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.825      ;
; 13.132 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.075     ; 6.795      ;
; 13.136 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.794      ;
; 13.140 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.792      ;
; 13.264 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.668      ;
; 13.270 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.662      ;
; 13.294 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.638      ;
; 13.304 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.628      ;
; 13.320 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.609      ;
; 13.346 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.586      ;
; 13.346 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.586      ;
; 13.400 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.069     ; 6.533      ;
; 13.410 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.518      ;
; 13.414 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.516      ;
; 13.424 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.508      ;
; 13.444 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.484      ;
; 13.446 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.482      ;
; 13.448 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.482      ;
; 13.480 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.448      ;
; 13.480 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.452      ;
; 13.493 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.439      ;
; 13.526 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.406      ;
; 13.529 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.403      ;
; 13.576 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.069     ; 6.357      ;
; 13.625 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.069     ; 6.308      ;
; 13.632 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.298      ;
; 13.636 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.296      ;
; 13.644 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.286      ;
; 13.644 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.286      ;
; 13.644 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.286      ;
; 13.644 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.286      ;
; 13.644 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.286      ;
; 13.660 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.272      ;
; 13.665 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.267      ;
; 13.668 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.262      ;
; 13.669 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.263      ;
; 13.673 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 20.000       ; -0.064     ; 6.265      ;
; 13.674 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.258      ;
; 13.674 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.258      ;
; 13.680 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.252      ;
; 13.694 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.236      ;
; 13.720 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.212      ;
; 13.734 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.196      ;
; 13.751 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.070     ; 6.181      ;
; 13.756 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.069     ; 6.177      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                             ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.543 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.500        ; 0.903      ; 2.208      ;
; -0.004 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1.000        ; 0.903      ; 2.169      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.210 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 1.000        ; -0.042     ; 0.770      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 36.734 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.196      ;
; 36.734 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.196      ;
; 36.734 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.196      ;
; 36.734 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.196      ;
; 36.734 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.196      ;
; 36.734 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.196      ;
; 36.734 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.196      ;
; 36.734 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.196      ;
; 36.734 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.196      ;
; 36.734 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.196      ;
; 36.740 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.190      ;
; 36.740 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.190      ;
; 36.740 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.190      ;
; 36.740 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.190      ;
; 36.740 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.190      ;
; 36.740 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.190      ;
; 36.740 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.190      ;
; 36.740 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.190      ;
; 36.740 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.190      ;
; 36.740 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.190      ;
; 36.792 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.138      ;
; 36.793 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.137      ;
; 36.794 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.136      ;
; 36.825 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.104      ;
; 36.834 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.095      ;
; 36.901 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.028      ;
; 36.901 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.028      ;
; 36.901 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.028      ;
; 36.901 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.028      ;
; 36.901 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.028      ;
; 36.901 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.028      ;
; 36.901 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.028      ;
; 36.901 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.028      ;
; 36.901 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.028      ;
; 36.901 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.028      ;
; 36.901 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.028      ;
; 36.934 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.995      ;
; 36.953 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.976      ;
; 36.956 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.973      ;
; 37.032 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.898      ;
; 37.033 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.897      ;
; 37.033 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.897      ;
; 37.036 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.893      ;
; 37.060 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.870      ;
; 37.060 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.869      ;
; 37.062 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.868      ;
; 37.062 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.867      ;
; 37.074 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.855      ;
; 37.083 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.847      ;
; 37.084 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.846      ;
; 37.084 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.846      ;
; 37.086 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.844      ;
; 37.087 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.843      ;
; 37.088 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.842      ;
; 37.116 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.116 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.813      ;
; 37.134 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.796      ;
; 37.140 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.790      ;
; 37.140 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.790      ;
; 37.151 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.778      ;
; 37.188 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.741      ;
; 37.191 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.738      ;
; 37.205 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.724      ;
; 37.213 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.717      ;
; 37.214 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.716      ;
; 37.214 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.716      ;
; 37.248 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.681      ;
; 37.248 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.681      ;
; 37.248 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.681      ;
; 37.248 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.681      ;
; 37.248 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.681      ;
; 37.248 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.681      ;
; 37.248 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.681      ;
; 37.248 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.681      ;
; 37.248 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.681      ;
; 37.248 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.681      ;
; 37.263 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.666      ;
; 37.263 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.666      ;
; 37.263 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.666      ;
; 37.263 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.666      ;
; 37.263 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.666      ;
; 37.263 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.666      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.683 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.950      ;
; 0.684 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.952      ;
; 0.687 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.954      ;
; 0.689 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.957      ;
; 0.706 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.976      ;
; 0.711 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 0.980      ;
; 0.734 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.001      ;
; 0.759 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.026      ;
; 0.863 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.130      ;
; 0.938 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.000        ; 2.400      ; 3.793      ;
; 0.939 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.206      ;
; 0.943 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.210      ;
; 0.954 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.221      ;
; 1.005 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.274      ;
; 1.009 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.276      ;
; 1.011 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.278      ;
; 1.022 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.289      ;
; 1.023 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.290      ;
; 1.027 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.10                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.301      ;
; 1.040 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_clock                                       ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.307      ;
; 1.042 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.309      ;
; 1.044 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.311      ;
; 1.045 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.314      ;
; 1.089 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.356      ;
; 1.098 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.365      ;
; 1.098 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.365      ;
; 1.103 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.370      ;
; 1.105 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.372      ;
; 1.121 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.388      ;
; 1.122 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.389      ;
; 1.122 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.389      ;
; 1.122 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.389      ;
; 1.126 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.393      ;
; 1.127 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.394      ;
; 1.128 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.395      ;
; 1.129 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.396      ;
; 1.131 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.398      ;
; 1.133 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.400      ;
; 1.144 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.411      ;
; 1.145 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.412      ;
; 1.149 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.416      ;
; 1.150 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.418      ;
; 1.151 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.418      ;
; 1.151 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.418      ;
; 1.152 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.072      ; 1.419      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                               ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.447 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 0.000        ; 0.042      ; 0.684      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.500 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.000        ; 0.961      ; 1.896      ;
; 1.048 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.500       ; 0.961      ; 1.944      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.690 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.697 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.699 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.700 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.704 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.706 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.713 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.734 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.811 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.078      ;
; 0.991 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.259      ;
; 1.012 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.013 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.016 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.284      ;
; 1.019 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.287      ;
; 1.027 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.038 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.306      ;
; 1.042 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.047 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.051 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.318      ;
; 1.068 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.335      ;
; 1.075 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.342      ;
; 1.075 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.342      ;
; 1.108 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.376      ;
; 1.122 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.124 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.391      ;
; 1.127 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.134 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.402      ;
; 1.135 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.145 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.413      ;
; 1.150 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.152 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.419      ;
; 1.153 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.421      ;
; 1.153 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.420      ;
; 1.153 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.420      ;
; 1.154 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.422      ;
; 1.166 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.433      ;
; 1.169 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.436      ;
; 1.173 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.440      ;
; 1.190 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.457      ;
; 1.192 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.459      ;
; 1.192 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.459      ;
; 1.210 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.478      ;
; 1.223 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.490      ;
; 1.246 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.513      ;
; 1.248 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.515      ;
; 1.249 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.517      ;
; 1.256 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.524      ;
; 1.260 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.528      ;
; 1.272 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.540      ;
; 1.273 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.540      ;
; 1.274 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.541      ;
; 1.275 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.542      ;
; 1.275 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.542      ;
; 1.288 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.555      ;
; 1.291 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.558      ;
; 1.302 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.570      ;
; 1.352 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.620      ;
; 1.362 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.629      ;
; 1.370 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.637      ;
; 1.373 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.640      ;
; 1.376 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.643      ;
; 1.379 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.647      ;
; 1.395 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.662      ;
; 1.397 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.664      ;
; 1.410 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.677      ;
; 1.458 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.725      ;
; 1.458 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.725      ;
; 1.481 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.748      ;
; 1.482 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.749      ;
; 1.484 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.752      ;
; 1.490 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.757      ;
; 1.495 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.762      ;
; 1.541 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.808      ;
; 1.554 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.821      ;
; 1.555 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.822      ;
; 1.581 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.848      ;
; 1.582 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.849      ;
; 1.598 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.865      ;
; 1.606 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.874      ;
; 1.627 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.895      ;
; 1.631 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.898      ;
; 1.638 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.905      ;
; 1.668 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.935      ;
; 1.668 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.935      ;
; 1.708 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.976      ;
; 1.716 ; vga_driver:inst|h_count[1] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.983      ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                       ; -0.278 ; -0.278        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.034  ; 0.000         ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.624  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 38.453 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; CLK                                                                                       ; 0.186 ; 0.000         ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.206 ; 0.000         ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.219 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 0.296 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                   ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; -1.000 ; -1.000        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -1.000 ; -1.000        ;
; CLK                                                                                       ; 9.434  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 19.798 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.278 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.500        ; 1.138      ; 2.008      ;
; 0.315  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 1.000        ; 1.138      ; 1.915      ;
; 16.370 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.580      ;
; 16.381 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.569      ;
; 16.449 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.501      ;
; 16.459 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.491      ;
; 16.460 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.490      ;
; 16.470 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.480      ;
; 16.505 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.445      ;
; 16.512 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.440      ;
; 16.512 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.438      ;
; 16.516 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.434      ;
; 16.517 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.433      ;
; 16.523 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.427      ;
; 16.528 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.422      ;
; 16.535 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.415      ;
; 16.540 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.410      ;
; 16.546 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.404      ;
; 16.551 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.399      ;
; 16.582 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.368      ;
; 16.591 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.361      ;
; 16.593 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.357      ;
; 16.601 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.351      ;
; 16.630 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.320      ;
; 16.631 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.321      ;
; 16.641 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.309      ;
; 16.647 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.305      ;
; 16.649 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.301      ;
; 16.654 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.298      ;
; 16.657 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.293      ;
; 16.659 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.293      ;
; 16.660 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.290      ;
; 16.668 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.282      ;
; 16.677 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.275      ;
; 16.677 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.273      ;
; 16.682 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.270      ;
; 16.688 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.262      ;
; 16.705 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.247      ;
; 16.710 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.242      ;
; 16.720 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.232      ;
; 16.724 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.228      ;
; 16.724 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.226      ;
; 16.735 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.215      ;
; 16.739 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.211      ;
; 16.750 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.200      ;
; 16.766 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.186      ;
; 16.772 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.040     ; 3.175      ;
; 16.773 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.179      ;
; 16.778 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.174      ;
; 16.783 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.040     ; 3.164      ;
; 16.791 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.161      ;
; 16.796 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.156      ;
; 16.799 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.153      ;
; 16.801 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.151      ;
; 16.816 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.134      ;
; 16.819 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.133      ;
; 16.827 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.123      ;
; 16.843 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.109      ;
; 16.866 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.086      ;
; 16.881 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.071      ;
; 16.882 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 3.067      ;
; 16.891 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.061      ;
; 16.910 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.042      ;
; 16.918 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.034      ;
; 16.929 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.034     ; 3.024      ;
; 16.938 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 3.014      ;
; 16.944 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 3.005      ;
; 16.945 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.033     ; 3.009      ;
; 16.955 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 2.994      ;
; 16.958 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 2.994      ;
; 16.979 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 2.972      ;
; 16.985 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 2.967      ;
; 16.990 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 2.961      ;
; 17.000 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 2.952      ;
; 17.008 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.034     ; 2.945      ;
; 17.018 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.034     ; 2.935      ;
; 17.024 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.033     ; 2.930      ;
; 17.025 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 2.923      ;
; 17.034 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.033     ; 2.920      ;
; 17.036 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.039     ; 2.912      ;
; 17.049 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 20.000       ; -0.030     ; 2.908      ;
; 17.054 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 2.897      ;
; 17.064 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.034     ; 2.889      ;
; 17.071 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.034     ; 2.882      ;
; 17.076 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.034     ; 2.877      ;
; 17.077 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 2.875      ;
; 17.080 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.033     ; 2.874      ;
; 17.082 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 2.867      ;
; 17.087 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.033     ; 2.867      ;
; 17.089 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.034     ; 2.864      ;
; 17.090 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.860      ;
; 17.092 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.033     ; 2.862      ;
; 17.094 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.034     ; 2.859      ;
; 17.099 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 2.852      ;
; 17.099 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.034     ; 2.854      ;
; 17.110 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.033     ; 2.844      ;
; 17.115 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.033     ; 2.839      ;
; 17.118 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_data                                        ; CLK                                                                                       ; CLK         ; 20.000       ; -0.034     ; 2.835      ;
; 17.122 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.034     ; 2.831      ;
; 17.124 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.035     ; 2.828      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.034 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.500        ; 0.417      ; 0.995      ;
; 0.544 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1.000        ; 0.417      ; 0.985      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.624 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 1.000        ; -0.024     ; 0.359      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 38.453 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.497      ;
; 38.453 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.497      ;
; 38.453 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.497      ;
; 38.453 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.497      ;
; 38.453 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.497      ;
; 38.453 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.497      ;
; 38.453 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.497      ;
; 38.453 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.497      ;
; 38.453 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.497      ;
; 38.453 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.497      ;
; 38.456 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.494      ;
; 38.456 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.494      ;
; 38.456 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.494      ;
; 38.456 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.494      ;
; 38.456 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.494      ;
; 38.456 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.494      ;
; 38.456 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.494      ;
; 38.456 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.494      ;
; 38.456 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.494      ;
; 38.456 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.494      ;
; 38.482 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.468      ;
; 38.482 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.468      ;
; 38.483 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.467      ;
; 38.488 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.462      ;
; 38.497 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.453      ;
; 38.507 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.443      ;
; 38.530 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.420      ;
; 38.544 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.406      ;
; 38.551 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.399      ;
; 38.551 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.399      ;
; 38.551 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.399      ;
; 38.551 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.399      ;
; 38.551 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.399      ;
; 38.551 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.399      ;
; 38.551 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.399      ;
; 38.551 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.399      ;
; 38.551 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.399      ;
; 38.551 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.399      ;
; 38.553 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.397      ;
; 38.575 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.375      ;
; 38.597 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.353      ;
; 38.608 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.342      ;
; 38.611 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.339      ;
; 38.617 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.333      ;
; 38.626 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.324      ;
; 38.626 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.324      ;
; 38.626 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.324      ;
; 38.626 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.324      ;
; 38.626 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.324      ;
; 38.626 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.324      ;
; 38.626 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.324      ;
; 38.626 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.324      ;
; 38.626 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.324      ;
; 38.626 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.324      ;
; 38.635 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.315      ;
; 38.635 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.315      ;
; 38.636 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.314      ;
; 38.638 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.312      ;
; 38.646 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.304      ;
; 38.647 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.303      ;
; 38.649 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.301      ;
; 38.650 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.300      ;
; 38.660 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.290      ;
; 38.666 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.284      ;
; 38.666 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.284      ;
; 38.667 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.283      ;
; 38.674 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.276      ;
; 38.674 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.276      ;
; 38.675 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.275      ;
; 38.682 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.268      ;
; 38.691 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.259      ;
; 38.695 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.255      ;
; 38.695 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.255      ;
; 38.695 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.255      ;
; 38.695 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.255      ;
; 38.695 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.255      ;
; 38.695 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.255      ;
; 38.695 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.255      ;
; 38.695 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.255      ;
; 38.695 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.255      ;
; 38.695 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.255      ;
; 38.706 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.244      ;
; 38.712 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.238      ;
; 38.715 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.235      ;
; 38.715 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.235      ;
; 38.715 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.235      ;
; 38.715 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.235      ;
; 38.715 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.235      ;
; 38.715 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.235      ;
; 38.715 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.235      ;
; 38.715 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.235      ;
; 38.715 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.235      ;
; 38.715 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.235      ;
; 38.722 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.228      ;
; 38.729 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.221      ;
; 38.744 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.206      ;
; 38.744 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.206      ;
; 38.745 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.205      ;
; 38.754 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.196      ;
; 38.757 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.193      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.254 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.000        ; 1.182      ; 1.645      ;
; 0.293 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.415      ;
; 0.304 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.428      ;
; 0.317 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.437      ;
; 0.329 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.450      ;
; 0.363 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.483      ;
; 0.406 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.526      ;
; 0.408 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.528      ;
; 0.408 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.528      ;
; 0.434 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.10                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.555      ;
; 0.438 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.558      ;
; 0.442 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.563      ;
; 0.449 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_clock                                       ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.569      ;
; 0.452 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.576      ;
; 0.464 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.589      ;
; 0.500 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.620      ;
; 0.505 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.626      ;
; 0.508 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.628      ;
; 0.509 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.629      ;
; 0.513 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.633      ;
; 0.517 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_clock                                       ; wrapper:I2C_Read|i2c_master:i2c_master|serial_clock                                       ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.641      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                               ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.206 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 0.000        ; 0.024      ; 0.314      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.219 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.000        ; 0.445      ; 0.853      ;
; 0.735 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.500       ; 0.445      ; 0.869      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.296 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.299 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.301 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.318 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.356 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.477      ;
; 0.425 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.546      ;
; 0.445 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.453 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.456 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.462 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.469 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.476 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.479 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.600      ;
; 0.483 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.604      ;
; 0.508 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.511 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.632      ;
; 0.511 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.516 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.519 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.525 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.527 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.532 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.534 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.535 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.542 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
; 0.545 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.666      ;
; 0.560 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.681      ;
; 0.577 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.698      ;
; 0.582 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.706      ;
; 0.585 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.706      ;
; 0.588 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.589 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.710      ;
; 0.591 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.712      ;
; 0.596 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.718      ;
; 0.598 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.719      ;
; 0.600 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.721      ;
; 0.601 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.722      ;
; 0.613 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.734      ;
; 0.614 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.735      ;
; 0.616 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.737      ;
; 0.621 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.742      ;
; 0.640 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.761      ;
; 0.648 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.769      ;
; 0.651 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.772      ;
; 0.654 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.775      ;
; 0.663 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.784      ;
; 0.666 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.787      ;
; 0.666 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.787      ;
; 0.669 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.790      ;
; 0.671 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.792      ;
; 0.677 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.798      ;
; 0.681 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.802      ;
; 0.681 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.802      ;
; 0.684 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.805      ;
; 0.684 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.805      ;
; 0.686 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.807      ;
; 0.696 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.817      ;
; 0.710 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.831      ;
; 0.716 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.837      ;
; 0.719 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.840      ;
; 0.734 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.855      ;
; 0.759 ; vga_driver:inst|h_count[1] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.880      ;
; 0.759 ; vga_driver:inst|h_count[1] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.880      ;
; 0.759 ; vga_driver:inst|h_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.880      ;
; 0.759 ; vga_driver:inst|h_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.880      ;
; 0.759 ; vga_driver:inst|h_count[1] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.880      ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                    ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                           ; -1.217 ; 0.186 ; N/A      ; N/A     ; -1.487              ;
;  CLK                                                                                       ; -1.217 ; 0.186 ; N/A      ; N/A     ; 9.434               ;
;  FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.114  ; 0.206 ; N/A      ; N/A     ; -1.487              ;
;  FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.639 ; 0.219 ; N/A      ; N/A     ; -1.487              ;
;  inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 36.521 ; 0.296 ; N/A      ; N/A     ; 19.717              ;
; Design-wide TNS                                                                            ; -1.856 ; 0.0   ; 0.0      ; 0.0     ; -2.974              ;
;  CLK                                                                                       ; -1.217 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.000  ; 0.000 ; N/A      ; N/A     ; -1.487              ;
;  FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.639 ; 0.000 ; N/A      ; N/A     ; -1.487              ;
;  inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_R         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_G         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segA          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segB          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segD          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segE          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segF          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segG          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display3      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display4      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCL           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; VALUE[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b0                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SCL                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; out_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; out_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; out_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; segA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segB          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; display1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; display2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; display3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; display4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SCL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; out_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; out_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; out_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; segA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segB          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; display1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; display2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; display3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; display4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SCL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; segA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segB          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; display4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SCL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                       ; CLK                                                                                       ; 2739     ; 0        ; 0        ; 0        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK                                                                                       ; 1        ; 1        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK                                                                                       ; 45       ; 0        ; 0        ; 0        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1        ; 1        ; 0        ; 0        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0        ; 0        ; 0        ; 1        ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 280      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                       ; CLK                                                                                       ; 2739     ; 0        ; 0        ; 0        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK                                                                                       ; 1        ; 1        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK                                                                                       ; 45       ; 0        ; 0        ; 0        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1        ; 1        ; 0        ; 0        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0        ; 0        ; 0        ; 1        ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 280      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 66    ; 66   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                    ; Clock                                                                                     ; Type      ; Status      ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------+-------------+
; CLK                                                                                       ; CLK                                                                                       ; Base      ; Constrained ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; Base      ; Constrained ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; Base      ; Constrained ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; Generated ; Constrained ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display3    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display4    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display3    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display4    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed Nov  6 12:57:37 2024
Info: Command: quartus_sta VGASystem -c VGASystem
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGASystem.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[0]} {inst2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]
    Info (332105): create_clock -period 1.000 -name FourDigitSSD:MUX|Sequencer:inst2|inst FourDigitSSD:MUX|Sequencer:inst2|inst
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.217              -1.217 CLK 
    Info (332119):    -0.639              -0.639 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.114               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    36.521               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 CLK 
    Info (332119):     0.497               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):     0.545               0.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.744               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487              -1.487 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    -1.487              -1.487 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     9.782               0.000 CLK 
    Info (332119):    19.721               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.086
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.086              -1.086 CLK 
    Info (332119):    -0.543              -0.543 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.210               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    36.734               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 CLK 
    Info (332119):     0.447               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):     0.500               0.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.690               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487              -1.487 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    -1.487              -1.487 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     9.774               0.000 CLK 
    Info (332119):    19.717               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.278              -0.278 CLK 
    Info (332119):     0.034               0.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.624               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    38.453               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLK 
    Info (332119):     0.206               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):     0.219               0.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.296               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000              -1.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    -1.000              -1.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     9.434               0.000 CLK 
    Info (332119):    19.798               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4759 megabytes
    Info: Processing ended: Wed Nov  6 12:57:39 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


