================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.2
  Build 1909853 on Thu Jun 15 18:55:24 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/local/eda/xilinx/vivado_hls/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'oezkan' on host 'codesign89.informatik.uni-erlangen.de' (Linux_x86_64 version 4.4.0-109-generic) on Sun Apr 15 00:54:13 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 14.04.5 LTS
INFO: [HLS 200-10] In directory '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4'
INFO: [HLS 200-10] Opening project '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project'.
INFO: [HLS 200-10] Adding design file 'hipacc_run.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'main.cc' to the project
INFO: [HLS 200-10] Opening solution '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.66ns.
INFO: [HLS 200-10] Setting target device to 'xc7z100ffg900-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory `/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/csim/build'
   Compiling ../../../../main.cc in debug mode
   Compiling ../../../../hipacc_run.cc in debug mode
   Generating csim.exe
make[1]: Leaving directory `/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/csim/build'
../../../../main.cc:230:31: warning: extra tokens at end of #ifdef directive [enabled by default]
Calculating reference ...
Comparing results ...
Reference Input 
       103       198       105       115        81       255        74       236        41       205       186       171       242       251       227
        43       140       182       135        27       100       245        97       171        28       231       144        91       144        30
       183       244       136       121        44       240       189       132       254       145        66        77       100        96        68
       193        87       224        48       140         5       221       239       157       125        23       165       188       166        40
       177       212        88        89       218       216       179        90        24        94       159        64       185       100       199
        99       113        35       165       190       240        50       214        36        17       243        33       122       231       182
       162       252       249        18       229       251       244       146       119       213        83        87       107       152        83
        23       168        14       214        11       162       201        56       206       212       233        46        90        82        20
       131       133       213       174       220         8         5       216        22       159       126       193       144       238       209
       115       164       220       248        58        28        37       213         4       188       131       182       227        32       189
       143       133       243       166        95        11        95       160        52       117       215       146       116       240       234
        38        85       237       128       218        43       102       151        61       199       121       116       217        45        79
Reference Output 
3305316561   5603157   5225127   5331442   5452785   5950047   6248129   6058265   5653547   5686555   6012690   6411402   6535262   6299939   5859455
1832866362   6864218   6231605   5768199   5717493   6400240   7223189   7440880   6985422   6558658   6433395   6586416   6561151   6398361   6017187
3068503032   7988335   7260199   6615604   6657104   7403676   8312112   8413611   7730852   6925462   6652371   6753995   6792928   6733068   6520652
   8014438   7787220   7216265   6813273   7077248   7771445   8299835   7951067   7131907   6233960   6006878   6290049   6576842   6713416   6712696
   8083446   7630334   7319668   7348187   7876022   8561295   8502230   7552449   6627453   5894920   5804115   6322174   6833402   7156645   7195975
   7942824   7306775   7167881   7572738   8250856   8901501   8528138   7415104   6670116   6211199   6132240   6422559   6669719   6915561   6991925
   8051400   7413372   7349523   7784199   8191027   8580332   8133190   7379177   7055339   6890244   6681569   6611478   6511799   6680783   6764675
   7885970   7631457   7746425   7815946   7465766   7348428   7036149   7069856   7327595   7469495   7316282   7156591   6788457   6708103   6586682
   8135990   8173993   8343735   7913136   6721651   6001724   5679215   6237945   6981787   7508409   7703172   7828975   7554393   7272091   6957122
   7820896   8214278   8599798   8012690   6336658   5172883   4741378   5447688   6447628   7216013   7752914   8237570   8145221   7680104   7127001
   7566131   8099581   8500086   7901578   6214715   4942157   4460417   5095507   6024631   6727410   7354901   7982087   8131592   7766772   7067889
   6939509   7275934   7543380   7210085   6199079   5344762   4920546   5317492   6012490   6508636   6930883   7174928   7248049   7025715   6628918
   Hipacc Output 
   1135728   1486215   2314008   3402864   4251520   4721877   4442748   4290619   4274451   4791963   5180387   5223587   4976360   4983934   5127711
   2748857   3122292   4174624   5403906   6320056   6754868   6231605   5768199   5717493   6400240   7223189   7440880   6985422   6558658   6433395
   4632795   4955371   6043269   7177869   7867974   7988335   7260199   6615604   6657104   7403676   8312112   8413611   7730852   6925462   6652371
   6114831   6173881   6937864   7712405   8014438   7787220   7216265   6813273   7077248   7771445   8299835   7951067   7131907   6233960   6006878
   6765723   6845278   7429229   7981862   8083446   7630334   7319668   7348187   7876022   8561295   8502230   7552449   6627453   5894920   5804115
   6761825   7154206   7761156   8091669   7942824   7306775   7167881   7572738   8250856   8901501   8528138   7415104   6670116   6211199   6132240
   6644119   7322754   8048688   8262522   8051400   7413372   7349523   7784199   8191027   8580332   8133190   7379177   7055339   6890244   6681569
   6484153   7019922   7638449   7858416   7885970   7631457   7746425   7815946   7465766   7348428   7036149   7069856   7327595   7469495   7316282
   6258737   6635635   7294868   7818680   8135990   8173993   8343735   7913136   6721651   6001724   5679215   6237945   6981787   7508409   7703172
   5877421   5838490   6393965   7192921   7820896   8214278   8599798   8012690   6336658   5172883   4741378   5447688   6447628   7216013   7752914
   5770904   5570814   6034022   6919881   7566131   8099581   8500086   7901578   6214715   4942157   4460417   5095507   6024631   6727410   7354901
   5968698   5809422   6117522   6681341   6939509   7275934   7543380   7210085   6199079   5344762   4920546   5317492   6012490   6508636   6930883
Test FAILED, at (2,2): 7260199 vs. 6043269
Test PASSED
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'hipacc_run.cc' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 342.902 ; gain = 13.043 ; free physical = 11412 ; free virtual = 40862
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 342.902 ; gain = 13.043 ; free physical = 11420 ; free virtual = 40870
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4484).
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4477).
INFO: [XFORM 203-603] Inlining function 'getWinCoords' into 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4502).
INFO: [XFORM 203-603] Inlining function 'getWinCoords' into 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4494).
INFO: [XFORM 203-603] Inlining function 'ccGaussianFilterGKernelKernel::operator()' into 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4521).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 716.617 ; gain = 386.758 ; free physical = 11125 ; free virtual = 40575
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../include/hipacc_vivado_filter.hpp:4496: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:00:55 . Memory (MB): peak = 822.117 ; gain = 492.258 ; free physical = 11003 ; free virtual = 40453
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IMG_COLS' (../../include/hipacc_vivado_filter.hpp:4427) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (../../include/hipacc_vivado_filter.hpp:4443) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (../../include/hipacc_vivado_filter.hpp:4445) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'LINE_BUFF_1' (../../include/hipacc_vivado_filter.hpp:4455) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (../../include/hipacc_vivado_filter.hpp:4475) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (../../include/hipacc_vivado_filter.hpp:4476) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (../../include/hipacc_vivado_filter.hpp:4482) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4.1' (../../include/hipacc_vivado_filter.hpp:4483) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (../../include/hipacc_vivado_filter.hpp:4493) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (../../include/hipacc_vivado_filter.hpp:4495) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' (../../include/hipacc_vivado_filter.hpp:4501) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6.1' (../../include/hipacc_vivado_filter.hpp:4503) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' (../../include/hipacc_vivado_filter.hpp:4514) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7.1' (../../include/hipacc_vivado_filter.hpp:4516) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7.1.1' (../../include/hipacc_vivado_filter.hpp:4517) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-102] Partitioning array 'win_small' (../../include/hipacc_vivado_filter.hpp:4515) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.0' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.1' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.2' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.3' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.4' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-101] Partitioning array 'lineBuff.V' (../../include/hipacc_vivado_filter.hpp:4409) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.0' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.1' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.2' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.3' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.4' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.0' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.1' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.2' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.3' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.4' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.0' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.1' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.2' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.3' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.4' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[0].V' in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[1].V' in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[2].V' in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[3].V' in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hipaccRun' (hipacc_run.cc:14), detected/extracted 1 process function(s):
	 'ccGaussianFilterGKernel'.
INFO: [XFORM 203-11] Balancing expressions in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4399)...96 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 1142.656 ; gain = 812.797 ; free physical = 10744 ; free virtual = 40194
INFO: [XFORM 203-541] Flattening a loop nest 'IMG_ROWS' (../../include/hipacc_vivado_filter.hpp:4424:59) in function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>'.
WARNING: [XFORM 203-631] Renaming function 'processVECT<1, 1024, 1024, 5, 5, 4, int, 128, 128, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:51:63) into processVECT.
WARNING: [XFORM 203-631] Renaming function 'ccGaussianFilterGKernel' (./ccGaussianFilterG.cc:97:1) into ccGaussianFilterGKer.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:00:59 . Memory (MB): peak = 1172.285 ; gain = 842.426 ; free physical = 10624 ; free virtual = 40074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hipaccRun' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'processVECT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IMG_ROWS_IMG_COLS'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.38 seconds; current allocated memory: 780.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 18548.2
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     374    154    18548.2 
INFO: [BIND 205-100]   1     43     43      0      0     374    154    18548.2 
INFO: [BIND 205-100]   2     43     43      0      0     374    154    18548.2 
INFO: [BIND 205-100]   3     43     43      0      0     374    154    18548.2 
INFO: [BIND 205-100] Final cost: 18548.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.13724 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 782.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 782.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 18392
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0      18392  
INFO: [BIND 205-100]   1      0      0      0      0      1      0      18392  
INFO: [BIND 205-100]   2      0      0      0      0      1      0      18392  
INFO: [BIND 205-100]   3      0      0      0      0      1      0      18392  
INFO: [BIND 205-100] Final cost: 18392
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.295208 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 782.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 782.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 18392
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0      18392  
INFO: [BIND 205-100]   1      0      0      0      0      1      0      18392  
INFO: [BIND 205-100]   2      0      0      0      0      1      0      18392  
INFO: [BIND 205-100]   3      0      0      0      0      1      0      18392  
INFO: [BIND 205-100] Final cost: 18392
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.293815 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 782.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processVECT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_0_V' to 'processVECT_lineBbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_1_V' to 'processVECT_lineBcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_2_V' to 'processVECT_lineBdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_3_V' to 'processVECT_lineBeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_13ns_32_3' to 'hipaccRun_mul_32sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_12ns_32_3' to 'hipaccRun_mul_32sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_11ns_32_3' to 'hipaccRun_mul_32shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_14ns_32_3' to 'hipaccRun_mul_32sibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32sfYi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32sg8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32shbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32sibs': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processVECT'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 785.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ccGaussianFilterGKer'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 791.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmOut0_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmIN_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hipaccRun' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hipaccRun'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 791.781 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32sfYi_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32sg8j_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32shbi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32sibs_MulnS_3'
INFO: [RTMG 210-278] Implementing memory 'processVECT_lineBbkb_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:15 ; elapsed = 00:01:03 . Memory (MB): peak = 1172.285 ; gain = 842.426 ; free physical = 10627 ; free virtual = 40062
INFO: [SYSC 207-301] Generating SystemC RTL for hipaccRun.
INFO: [VHDL 208-304] Generating VHDL RTL for hipaccRun.
INFO: [VLOG 209-307] Generating Verilog RTL for hipaccRun.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/eda/xilinx/vivado/2017.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 00:55:26 2018...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Sun Apr 15 00:55:35 2018] Launched synth_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sun Apr 15 00:55:35 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log hipaccRun.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hipaccRun.tcl

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: synth_design -top hipaccRun -part xc7z100ffg900-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13963 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1214.844 ; gain = 77.750 ; free physical = 10152 ; free virtual = 39587
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hipaccRun' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
INFO: [Synth 8-638] synthesizing module 'ccGaussianFilterGKer' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:50]
INFO: [Synth 8-638] synthesizing module 'processVECT' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state14 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:49]
INFO: [Synth 8-638] synthesizing module 'processVECT_lineBbkb' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:54]
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'processVECT_lineBbkb_ram' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:9]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'processVECT_lineBbkb_ram' (1#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'processVECT_lineBbkb' (2#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:54]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sfYi' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sfYi_MulnS_0' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sfYi_MulnS_0' (3#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sfYi' (4#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:35]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sg8j' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sg8j_MulnS_1' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sg8j_MulnS_1' (5#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sg8j' (6#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:35]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32shbi' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32shbi_MulnS_2' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32shbi_MulnS_2' (7#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32shbi' (8#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:35]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sibs' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sibs_MulnS_3' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sibs_MulnS_3' (9#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sibs' (10#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1875]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1877]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1883]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2223]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1440]
WARNING: [Synth 8-6014] Unused sequential element in_s_V_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1672]
WARNING: [Synth 8-6014] Unused sequential element out_s_V_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1784]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1834]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state13_pp0_stage0_iter11_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1852]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state4_pp0_stage0_iter2_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1860]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1866_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:645]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1880_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:660]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1885_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:675]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1899_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:690]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1904_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:705]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1918_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:720]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1923_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:735]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1928_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:750]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1933_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:765]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1938_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:780]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1943_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:795]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1948_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:810]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1953_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:825]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1958_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:840]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1963_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:855]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1968_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:870]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1973_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:885]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1978_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:900]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1983_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:915]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1988_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:930]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1993_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:945]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_1998_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:960]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_2003_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:975]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_V_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:582]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_V_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:583]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_V_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:595]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_V_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:598]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_V_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:599]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_V_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:611]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_V_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:614]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_V_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:615]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1842]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_2_fu_2132_p5_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:2240]
INFO: [Synth 8-256] done synthesizing module 'processVECT' (11#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:10]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:188]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_ignore_call2_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:192]
INFO: [Synth 8-256] done synthesizing module 'ccGaussianFilterGKer' (12#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun' (13#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
WARNING: [Synth 8-3331] design hipaccRun_mul_32sibs has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32shbi has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32sg8j has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32sfYi has unconnected port reset
WARNING: [Synth 8-3331] design processVECT_lineBbkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1264.352 ; gain = 127.258 ; free physical = 10152 ; free virtual = 39587
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1264.352 ; gain = 127.258 ; free physical = 10153 ; free virtual = 39589
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1671.953 ; gain = 3.000 ; free physical = 9737 ; free virtual = 39173
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1672.203 ; gain = 535.109 ; free physical = 9906 ; free virtual = 39342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1672.203 ; gain = 535.109 ; free physical = 9906 ; free virtual = 39342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1672.203 ; gain = 535.109 ; free physical = 9906 ; free virtual = 39342
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'lineBuff_1_V_addr_reg_2559_reg[7:0]' into 'lineBuff_0_V_addr_reg_2528_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1218]
INFO: [Synth 8-4471] merging register 'lineBuff_2_V_addr_reg_2537_reg[7:0]' into 'lineBuff_0_V_addr_reg_2528_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1219]
INFO: [Synth 8-4471] merging register 'lineBuff_3_V_addr_reg_2547_reg[7:0]' into 'lineBuff_0_V_addr_reg_2528_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1220]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_1_V_addr_reg_2559_reg[7:0]' into 'ap_reg_pp0_iter2_lineBuff_0_V_addr_reg_2528_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:581]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_2_V_addr_reg_2537_reg[7:0]' into 'ap_reg_pp0_iter2_lineBuff_0_V_addr_reg_2528_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:597]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_3_V_addr_reg_2547_reg[7:0]' into 'ap_reg_pp0_iter2_lineBuff_0_V_addr_reg_2528_reg[7:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:613]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_lineBuff_1_V_addr_reg_2559_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:581]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_lineBuff_2_V_addr_reg_2537_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:597]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_lineBuff_3_V_addr_reg_2547_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:613]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_V_addr_reg_2559_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1218]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_V_addr_reg_2537_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1219]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_V_addr_reg_2547_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1220]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_577_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_497_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_410_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1141]
WARNING: [Synth 8-6014] Unused sequential element colv_mid2_reg_2522_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1208]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1672.203 ; gain = 535.109 ; free physical = 9897 ; free virtual = 39332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   3 Input     32 Bit       Adders := 12    
	   4 Input     32 Bit       Adders := 20    
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 19    
	               32 Bit    Registers := 180   
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 33    
+---Multipliers : 
	                14x32  Multipliers := 8     
	                13x32  Multipliers := 8     
	                12x32  Multipliers := 4     
	                15x32  Multipliers := 4     
+---RAMs : 
	              32K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module processVECT_lineBbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module hipaccRun_mul_32sfYi_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module processVECT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   3 Input     32 Bit       Adders := 12    
	   4 Input     32 Bit       Adders := 20    
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 15    
	               32 Bit    Registers := 132   
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ccGaussianFilterGKer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element tmp_V_fu_102_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/processVECT.v:1336]
INFO: [Synth 8-5546] ROM "exitcond_fu_497_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_577_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U4/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U6/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U8/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U9/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U13/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U15/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U17/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U19/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U20/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U22/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U9/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U22/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U4/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U13/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U6/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U17/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U15/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U8/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32shbi_U20/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U19/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:23]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/b_reg0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
WARNING: [Synth 8-6014] Unused sequential element hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/b_reg0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U11/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U9/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U9/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U9/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U9/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U9/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U9/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U9/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U9/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U9/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U9/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U9/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U9/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U9/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U9/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U9/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U22/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U22/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U22/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U22/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U22/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U22/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U22/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U22/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U22/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U22/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U22/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U22/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U22/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U22/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U22/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U4/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U4/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U4/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U4/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U4/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U4/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U4/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U4/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U4/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U4/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U4/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U4/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U4/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U4/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U4/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U14/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U13/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U13/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U13/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U13/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U13/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U13/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U13/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U13/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U13/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U13/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U13/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U13/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U13/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U13/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U13/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U23/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U6/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U6/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U6/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U6/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U6/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U6/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U6/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U6/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U6/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U6/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U6/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U6/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U6/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U6/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U6/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U17/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U17/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U17/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U17/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U17/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U17/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U17/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U17/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U17/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U17/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U17/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U17/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U17/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U17/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U17/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U15/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U15/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U15/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U15/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U15/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U15/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U15/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U15/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U15/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U15/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U15/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U15/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U15/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U15/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U15/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U8/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U8/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U8/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U8/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U8/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U8/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U8/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U8/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U8/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U8/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U8/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U8/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U8/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U8/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U8/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U20/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U20/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U20/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U20/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U20/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U20/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U20/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U20/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U20/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U20/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U20/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U20/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U20/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U20/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U20/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U19/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U19/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U19/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U19/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U19/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U19/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U19/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U19/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U19/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U19/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U19/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U19/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U19/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U19/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U19/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[95]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[0]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[94]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[1]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[93]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[2]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[92]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[3]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[91]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[4]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[90]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[5]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[89]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[6]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[88]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[7]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[87]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[8]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[86]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[9]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[85]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[10]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[84]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[11]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[83]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[12]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[82]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[13]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[81]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[14]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[80]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[15]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[79]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[16]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[78]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[17]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[77]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[18]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[76]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[19]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[75]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[20]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[74]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[21]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[73]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[22]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[72]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[23]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[71]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[24]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[70]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[25]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[69]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[26]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[68]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[27]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[67]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[28]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[66]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[29]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[65]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[30]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_190_reg[64]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[31]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[95]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[0]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[94]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[1]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[93]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[2]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[92]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[3]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[91]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[4]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[90]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[5]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[89]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[6]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[88]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[7]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[87]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[8]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[86]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[9]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[85]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[10]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[84]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[11]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[83]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[12]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[82]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[13]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[81]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[14]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[80]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[15]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[79]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[16]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[78]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[17]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[77]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[18]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[76]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[19]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[75]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[20]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[74]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[21]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[73]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[22]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[72]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[23]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[71]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[24]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[70]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[25]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[69]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[26]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[68]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[27]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[67]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[28]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[66]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[29]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[65]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[30]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_166_reg[64]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[31]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[95]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[0]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[94]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[1]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[93]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[2]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[92]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[3]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[91]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[4]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[90]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[5]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[89]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[6]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[88]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[7]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[87]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[8]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[86]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[9]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[85]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[10]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[84]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[11]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[83]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[12]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[82]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[13]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[81]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[14]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[80]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[15]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[79]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[16]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[78]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[17]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[77]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[18]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[76]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[19]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[75]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[20]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[74]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[21]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[73]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[22]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[72]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[23]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[71]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[24]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[70]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[25]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[69]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[26]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[68]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[27]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[67]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[28]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[66]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[29]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[65]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[30]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_178_reg[64]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[31]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_4_1_V_fu_202_reg[95]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_4_1_fu_118_reg[0]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_0_1_V_fu_154_reg[95]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_0_4_1_fu_222_reg[0]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_4_1_V_fu_202_reg[94]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_4_1_fu_118_reg[1]'
INFO: [Synth 8-3886] merging instance 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_0_1_V_fu_154_reg[94]' (FDE) to 'ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_0_4_1_fu_222_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ccGaussianFilterGKer_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (col_reg_2570_reg[0]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (col_assign_reg_432_reg[0]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[47]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[46]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[45]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[44]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[43]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[42]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[41]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[40]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[39]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[38]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[37]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[36]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[35]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[34]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[33]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[32]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[31]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[30]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[29]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[28]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[27]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[26]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[25]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[24]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[23]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[22]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[21]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[20]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[19]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[18]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg[17]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/a_reg0_reg[16]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/a_reg0_reg[15]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/a_reg0_reg[14]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/a_reg0_reg[13]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/a_reg0_reg[12]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/a_reg0_reg[11]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/a_reg0_reg[10]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/a_reg0_reg[9]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/a_reg0_reg[8]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/a_reg0_reg[7]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/a_reg0_reg[6]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/a_reg0_reg[5]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/a_reg0_reg[4]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/a_reg0_reg[3]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/a_reg0_reg[2]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/a_reg0_reg[1]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sibs_U21/hipaccRun_mul_32sibs_MulnS_3_U/a_reg0_reg[0]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[47]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[46]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[45]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[44]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[43]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[42]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[41]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[40]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[39]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[38]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[37]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[36]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[35]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[34]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[33]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[32]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[31]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[30]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[29]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[28]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[27]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[26]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[25]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[24]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[23]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[22]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[21]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[20]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[19]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[18]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[17]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/a_reg0_reg[16]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/a_reg0_reg[15]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/a_reg0_reg[14]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/a_reg0_reg[13]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/a_reg0_reg[12]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/a_reg0_reg[11]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/a_reg0_reg[10]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/a_reg0_reg[9]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/a_reg0_reg[8]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/a_reg0_reg[7]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/a_reg0_reg[6]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/a_reg0_reg[5]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/a_reg0_reg[4]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/a_reg0_reg[3]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/a_reg0_reg[2]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/a_reg0_reg[1]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U2/hipaccRun_mul_32sfYi_MulnS_0_U/a_reg0_reg[0]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[47]) is unused and will be removed from module processVECT.
WARNING: [Synth 8-3332] Sequential element (hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg[46]) is unused and will be removed from module processVECT.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1672.203 ; gain = 535.109 ; free physical = 9818 ; free virtual = 39254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|processVECT_lineBbkb_ram: | ram_reg    | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|processVECT_lineBbkb_ram: | ram_reg    | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|processVECT_lineBbkb_ram: | ram_reg    | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|processVECT_lineBbkb_ram: | ram_reg    | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|processVECT | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|processVECT | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|processVECT | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1719.953 ; gain = 582.859 ; free physical = 9660 ; free virtual = 39096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1742.953 ; gain = 605.859 ; free physical = 9628 ; free virtual = 39064
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1819.781 ; gain = 682.688 ; free physical = 9617 ; free virtual = 39054
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1819.781 ; gain = 682.688 ; free physical = 9615 ; free virtual = 39051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1819.781 ; gain = 682.688 ; free physical = 9615 ; free virtual = 39051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1819.781 ; gain = 682.688 ; free physical = 9613 ; free virtual = 39050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1819.781 ; gain = 682.688 ; free physical = 9613 ; free virtual = 39050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1819.781 ; gain = 682.688 ; free physical = 9614 ; free virtual = 39050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1819.781 ; gain = 682.688 ; free physical = 9614 ; free virtual = 39050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_318_reg[0] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_254_reg[0] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_286_reg[0] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_4_1_fu_118_reg[0] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_1_fu_322_reg[0] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_5_1_fu_258_reg[0] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_5_1_fu_290_reg[0] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_5_1_fu_114_reg[0] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_enable_reg_pp0_iter10_reg | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   357|
|2     |DSP48E1   |    24|
|3     |DSP48E1_2 |    24|
|4     |LUT1      |   320|
|5     |LUT2      |   398|
|6     |LUT3      |   985|
|7     |LUT4      |   455|
|8     |LUT5      |   629|
|9     |LUT6      |   659|
|10    |RAMB36E1  |     8|
|11    |SRL16E    |   257|
|12    |FDRE      |  5211|
|13    |FDSE      |     2|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------------------+------+
|      |Instance                               |Module                          |Cells |
+------+---------------------------------------+--------------------------------+------+
|1     |top                                    |                                |  9329|
|2     |  ccGaussianFilterGKer_U0              |ccGaussianFilterGKer            |  9329|
|3     |    grp_processVECT_fu_18              |processVECT                     |  9314|
|4     |      hipaccRun_mul_32sfYi_U1          |hipaccRun_mul_32sfYi            |    32|
|5     |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_45 |    32|
|6     |      hipaccRun_mul_32sfYi_U2          |hipaccRun_mul_32sfYi_0          |    32|
|7     |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_44 |    32|
|8     |      hipaccRun_mul_32sfYi_U3          |hipaccRun_mul_32sfYi_1          |    32|
|9     |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_43 |    32|
|10    |      hipaccRun_mul_32sfYi_U4          |hipaccRun_mul_32sfYi_2          |    32|
|11    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_42 |    32|
|12    |      hipaccRun_mul_32sfYi_U5          |hipaccRun_mul_32sfYi_3          |    32|
|13    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_41 |    32|
|14    |      hipaccRun_mul_32sfYi_U6          |hipaccRun_mul_32sfYi_4          |    32|
|15    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_40 |    32|
|16    |      hipaccRun_mul_32sfYi_U7          |hipaccRun_mul_32sfYi_5          |    32|
|17    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_39 |    32|
|18    |      hipaccRun_mul_32sfYi_U8          |hipaccRun_mul_32sfYi_6          |    32|
|19    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0    |    32|
|20    |      hipaccRun_mul_32sg8j_U10         |hipaccRun_mul_32sg8j            |    31|
|21    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_38 |    31|
|22    |      hipaccRun_mul_32sg8j_U12         |hipaccRun_mul_32sg8j_7          |    31|
|23    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_37 |    31|
|24    |      hipaccRun_mul_32sg8j_U13         |hipaccRun_mul_32sg8j_8          |    31|
|25    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_36 |    31|
|26    |      hipaccRun_mul_32sg8j_U15         |hipaccRun_mul_32sg8j_9          |    31|
|27    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_35 |    31|
|28    |      hipaccRun_mul_32sg8j_U16         |hipaccRun_mul_32sg8j_10         |    31|
|29    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_34 |    31|
|30    |      hipaccRun_mul_32sg8j_U18         |hipaccRun_mul_32sg8j_11         |    32|
|31    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_33 |    32|
|32    |      hipaccRun_mul_32sg8j_U19         |hipaccRun_mul_32sg8j_12         |    31|
|33    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_32 |    31|
|34    |      hipaccRun_mul_32sg8j_U9          |hipaccRun_mul_32sg8j_13         |    31|
|35    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1    |    31|
|36    |      hipaccRun_mul_32shbi_U11         |hipaccRun_mul_32shbi            |    30|
|37    |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_31 |    30|
|38    |      hipaccRun_mul_32shbi_U14         |hipaccRun_mul_32shbi_14         |    30|
|39    |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_30 |    30|
|40    |      hipaccRun_mul_32shbi_U17         |hipaccRun_mul_32shbi_15         |    30|
|41    |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_29 |    30|
|42    |      hipaccRun_mul_32shbi_U20         |hipaccRun_mul_32shbi_16         |    30|
|43    |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2    |    30|
|44    |      hipaccRun_mul_32sibs_U21         |hipaccRun_mul_32sibs            |    33|
|45    |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_28 |    33|
|46    |      hipaccRun_mul_32sibs_U22         |hipaccRun_mul_32sibs_17         |    33|
|47    |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_27 |    33|
|48    |      hipaccRun_mul_32sibs_U23         |hipaccRun_mul_32sibs_18         |    33|
|49    |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_26 |    33|
|50    |      hipaccRun_mul_32sibs_U24         |hipaccRun_mul_32sibs_19         |    33|
|51    |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3    |    33|
|52    |      lineBuff_0_V_U                   |processVECT_lineBbkb            |     4|
|53    |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram_25     |     4|
|54    |      lineBuff_1_V_U                   |processVECT_lineBbkb_20         |     2|
|55    |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram_24     |     2|
|56    |      lineBuff_2_V_U                   |processVECT_lineBbkb_21         |     2|
|57    |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram_23     |     2|
|58    |      lineBuff_3_V_U                   |processVECT_lineBbkb_22         |     6|
|59    |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram        |     6|
+------+---------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1819.781 ; gain = 682.688 ; free physical = 9614 ; free virtual = 39050
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1310 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1819.781 ; gain = 274.836 ; free physical = 9695 ; free virtual = 39132
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1819.789 ; gain = 682.688 ; free physical = 9697 ; free virtual = 39134
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

181 Infos, 210 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1820.031 ; gain = 726.414 ; free physical = 9708 ; free virtual = 39144
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/synth_1/hipaccRun.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1825.797 ; gain = 0.000 ; free physical = 9706 ; free virtual = 39143
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 00:56:29 2018...
[Sun Apr 15 00:56:32 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:57 . Memory (MB): peak = 1150.441 ; gain = 8.000 ; free physical = 10406 ; free virtual = 39843
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg900-1
INFO: [Netlist 29-17] Analyzing 413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1508.789 ; gain = 358.348 ; free physical = 10052 ; free virtual = 39489
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1508.789 ; gain = 0.000 ; free physical = 10052 ; free virtual = 39489
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2039.395 ; gain = 530.605 ; free physical = 9601 ; free virtual = 39039
[Sun Apr 15 00:56:47 2018] Launched impl_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/runme.log
[Sun Apr 15 00:56:47 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log hipaccRun.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hipaccRun.tcl -notrace

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: open_checkpoint /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1077.348 ; gain = 0.000 ; free physical = 9459 ; free virtual = 38897
INFO: [Netlist 29-17] Analyzing 413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-14147-codesign89/dcp3/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-14147-codesign89/dcp3/hipaccRun.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1492.383 ; gain = 415.035 ; free physical = 9045 ; free virtual = 38483
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1532.418 ; gain = 38.031 ; free physical = 9038 ; free virtual = 38476
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ba8e7e52

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2015.965 ; gain = 0.000 ; free physical = 8627 ; free virtual = 38066
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 318 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ba8e7e52

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2015.965 ; gain = 0.000 ; free physical = 8624 ; free virtual = 38062
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1190e3332

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2015.965 ; gain = 0.000 ; free physical = 8623 ; free virtual = 38062
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1190e3332

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2015.965 ; gain = 0.000 ; free physical = 8623 ; free virtual = 38062
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1190e3332

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2015.965 ; gain = 0.000 ; free physical = 8623 ; free virtual = 38062
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2015.965 ; gain = 0.000 ; free physical = 8623 ; free virtual = 38062
Ending Logic Optimization Task | Checksum: 1190e3332

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2015.965 ; gain = 0.000 ; free physical = 8623 ; free virtual = 38062

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1d3553f5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2212.098 ; gain = 0.000 ; free physical = 8601 ; free virtual = 38039
Ending Power Optimization Task | Checksum: 1d3553f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2212.098 ; gain = 196.133 ; free physical = 8609 ; free virtual = 38047
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2212.098 ; gain = 719.715 ; free physical = 8609 ; free virtual = 38047
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_opt.dcp' has been generated.
Command: report_drc -file hipaccRun_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2212.102 ; gain = 0.000 ; free physical = 8585 ; free virtual = 38025
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 027ffefe

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2212.102 ; gain = 0.000 ; free physical = 8585 ; free virtual = 38025
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2212.102 ; gain = 0.000 ; free physical = 8596 ; free virtual = 38036

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 047ea3e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2212.102 ; gain = 0.000 ; free physical = 8580 ; free virtual = 38020

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f16614d8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2220.113 ; gain = 8.012 ; free physical = 8566 ; free virtual = 38006

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f16614d8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2220.113 ; gain = 8.012 ; free physical = 8566 ; free virtual = 38006
Phase 1 Placer Initialization | Checksum: f16614d8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2220.113 ; gain = 8.012 ; free physical = 8566 ; free virtual = 38006

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: f4b02f15

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8503 ; free virtual = 37943

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f4b02f15

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8503 ; free virtual = 37943

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ae1541f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8500 ; free virtual = 37939

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 164ed9e91

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8498 ; free virtual = 37937

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b9d81dc5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8498 ; free virtual = 37937

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 196799ffa

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8497 ; free virtual = 37937

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 11134e7ef

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8487 ; free virtual = 37927

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ee85ee7e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8487 ; free virtual = 37927

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1373aff74

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8487 ; free virtual = 37927
Phase 3 Detail Placement | Checksum: 1373aff74

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8487 ; free virtual = 37927

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 189a99f0a

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_0_V_U/processVECT_lineBbkb_ram_U/we1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp10_i_1_reg_26720, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 189a99f0a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8451 ; free virtual = 37891
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.849. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 116dac902

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8451 ; free virtual = 37891
Phase 4.1 Post Commit Optimization | Checksum: 116dac902

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8451 ; free virtual = 37891

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 116dac902

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8462 ; free virtual = 37901

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 116dac902

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8462 ; free virtual = 37901

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13acf33cf

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8462 ; free virtual = 37901
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13acf33cf

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8462 ; free virtual = 37901
Ending Placer Task | Checksum: b700cec2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8530 ; free virtual = 37969
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 2234.141 ; gain = 22.039 ; free physical = 8530 ; free virtual = 37969
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2234.141 ; gain = 0.000 ; free physical = 8519 ; free virtual = 37968
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2234.145 ; gain = 0.000 ; free physical = 8508 ; free virtual = 37949
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2234.145 ; gain = 0.000 ; free physical = 8525 ; free virtual = 37967
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2234.145 ; gain = 0.000 ; free physical = 8525 ; free virtual = 37967
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2234.145 ; gain = 0.000 ; free physical = 8530 ; free virtual = 37982
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6987afa8 ConstDB: 0 ShapeSum: 4d791f1a RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1a6169c5d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 2415.211 ; gain = 181.066 ; free physical = 8232 ; free virtual = 37677

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a6169c5d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 2415.215 ; gain = 181.070 ; free physical = 8234 ; free virtual = 37678

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a6169c5d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 2458.211 ; gain = 224.066 ; free physical = 8185 ; free virtual = 37629

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a6169c5d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 2458.211 ; gain = 224.066 ; free physical = 8185 ; free virtual = 37629
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a3bfa909

Time (s): cpu = 00:01:11 ; elapsed = 00:00:53 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8179 ; free virtual = 37624
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.704  | TNS=0.000  | WHS=-0.222 | THS=-151.531|

Phase 2 Router Initialization | Checksum: 1df368e7e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8175 ; free virtual = 37620

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1185699fe

Time (s): cpu = 00:01:16 ; elapsed = 00:00:54 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8166 ; free virtual = 37610

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 783
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.509  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e5a3b787

Time (s): cpu = 00:01:26 ; elapsed = 00:00:58 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8162 ; free virtual = 37606
Phase 4 Rip-up And Reroute | Checksum: 1e5a3b787

Time (s): cpu = 00:01:26 ; elapsed = 00:00:58 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8162 ; free virtual = 37606

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12e6f8ea8

Time (s): cpu = 00:01:27 ; elapsed = 00:00:58 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8161 ; free virtual = 37605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.518  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 12e6f8ea8

Time (s): cpu = 00:01:27 ; elapsed = 00:00:58 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8161 ; free virtual = 37605

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12e6f8ea8

Time (s): cpu = 00:01:27 ; elapsed = 00:00:58 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8161 ; free virtual = 37605
Phase 5 Delay and Skew Optimization | Checksum: 12e6f8ea8

Time (s): cpu = 00:01:27 ; elapsed = 00:00:58 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8161 ; free virtual = 37605

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 185f93ebe

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8161 ; free virtual = 37605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.518  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 151e36afd

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8161 ; free virtual = 37605
Phase 6 Post Hold Fix | Checksum: 151e36afd

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8161 ; free virtual = 37605

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.406657 %
  Global Horizontal Routing Utilization  = 0.50634 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16e67ecf6

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8160 ; free virtual = 37604

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16e67ecf6

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8159 ; free virtual = 37603

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17093e7b9

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8160 ; free virtual = 37604

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.518  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17093e7b9

Time (s): cpu = 00:01:29 ; elapsed = 00:00:59 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8162 ; free virtual = 37606
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:29 ; elapsed = 00:00:59 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8229 ; free virtual = 37674

Routing Is Done.
70 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 2486.906 ; gain = 252.762 ; free physical = 8229 ; free virtual = 37674
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2486.906 ; gain = 0.000 ; free physical = 8214 ; free virtual = 37670
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_routed.dcp' has been generated.
Command: report_drc -file hipaccRun_drc_routed.rpt -pb hipaccRun_drc_routed.pb -rpx hipaccRun_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file hipaccRun_methodology_drc_routed.rpt -rpx hipaccRun_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file hipaccRun_power_routed.rpt -pb hipaccRun_power_summary_routed.pb -rpx hipaccRun_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 00:58:37 2018...
[Sun Apr 15 00:58:39 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.10 ; elapsed = 00:01:52 . Memory (MB): peak = 2059.406 ; gain = 7.996 ; free physical = 9567 ; free virtual = 39019
INFO: [Netlist 29-17] Analyzing 413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/.Xil/Vivado-13886-codesign89/dcp4/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v4/hipacc_project/solution1/impl/verilog/.Xil/Vivado-13886-codesign89/dcp4/hipaccRun.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2170.719 ; gain = 9.000 ; free physical = 9435 ; free virtual = 38900
Restored from archive | CPU: 0.290000 secs | Memory: 9.464470 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2170.719 ; gain = 9.000 ; free physical = 9435 ; free virtual = 38900
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2299.738 ; gain = 0.000 ; free physical = 9368 ; free virtual = 38819


Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z100ffg900-1
Report date:         Sun Apr 15 00:58:43 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         1222
LUT:           2615
FF:            5213
DSP:             48
BRAM:            16
SRL:            129
#=== Final timing ===
CP required:    6.660
CP achieved post-synthesis:    4.870
CP achieved post-implementation:    5.141
Timing met
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 00:58:43 2018...
INFO: [HLS 200-112] Total elapsed time: 270.15 seconds; peak allocated memory: 791.781 MB.
