# vsim . 
# Start time: 17:15:16 on Apr 06,2024
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 17:15:16 on Apr 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0

source compile.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:26 on Apr 06,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/mypackage.vhd 
# ** Error: (vcom-66) Execution of vlib.exe failed. Please check the error log for more details.
# End time: 17:15:26 on Apr 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
source compile.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:16:35 on Apr 06,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/mypackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package mypackage
# End time: 17:16:35 on Apr 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:16:35 on Apr 06,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package mypackage
# -- Compiling entity SAR_ADC
# -- Compiling architecture beh of SAR_ADC
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(20): (vcom-1294) Declaration with designator "START" already exists in this region.
# ** =====> Prior declaration of "start" is at D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(9).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(20): (vcom-1294) Declaration with designator "DONE" already exists in this region.
# ** =====> Prior declaration of "done" is at D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(13).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(39): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(39): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(41): Illegal target for signal assignment.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(41): (vcom-1136) Unknown identifier "result_reg".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(42): Illegal target for signal assignment.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(42): (vcom-1136) Unknown identifier "mask".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(44): Illegal target for signal assignment.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(44): Target type state in signal assignment is different from expression type.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(44): Target of signal assignment is not a signal.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(54): (vcom-1136) Unknown identifier "mask".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(54): Type error resolving infix expression "or" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(55): Illegal target for signal assignment.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(55): (vcom-1136) Unknown identifier "mask".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(55): (vcom-1136) Unknown identifier "mask".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(69): Illegal target for signal assignment.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(69): Target type state in signal assignment is different from expression type.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(69): Target of signal assignment is not a signal.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(93): VHDL Compiler exiting
# End time: 17:16:35 on Apr 06,2024, Elapsed time: 0:00:00
# Errors: 20, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
source compile.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:47 on Apr 06,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/mypackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package mypackage
# End time: 17:17:47 on Apr 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:47 on Apr 06,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package mypackage
# -- Compiling entity SAR_ADC
# -- Compiling architecture beh of SAR_ADC
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(20): (vcom-1294) Declaration with designator "DONE" already exists in this region.
# ** =====> Prior declaration of "done" is at D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(13).
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(41): Illegal target for signal assignment.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(41): (vcom-1136) Unknown identifier "result_reg".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(42): Illegal target for signal assignment.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(42): (vcom-1136) Unknown identifier "mask".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(44): Illegal target for signal assignment.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(44): Target type SAR_state in signal assignment is different from expression type.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(44): Target of signal assignment is not a signal.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(54): (vcom-1136) Unknown identifier "mask".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(54): Type error resolving infix expression "or" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(55): Illegal target for signal assignment.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(55): (vcom-1136) Unknown identifier "mask".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(55): (vcom-1136) Unknown identifier "mask".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(69): Illegal target for signal assignment.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(69): Target type SAR_state in signal assignment is different from expression type.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(69): Target of signal assignment is not a signal.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(93): VHDL Compiler exiting
# End time: 17:17:47 on Apr 06,2024, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.

source compile.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:13 on Apr 06,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/mypackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package mypackage
# End time: 17:18:13 on Apr 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:13 on Apr 06,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package mypackage
# -- Compiling entity SAR_ADC
# -- Compiling architecture beh of SAR_ADC
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(41): Illegal target for signal assignment.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(41): (vcom-1136) Unknown identifier "result_reg".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(42): Illegal target for signal assignment.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(42): (vcom-1136) Unknown identifier "mask".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(54): (vcom-1136) Unknown identifier "mask".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(54): Type error resolving infix expression "or" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(55): Illegal target for signal assignment.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(55): (vcom-1136) Unknown identifier "mask".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(55): (vcom-1136) Unknown identifier "mask".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd(93): VHDL Compiler exiting
# End time: 17:18:13 on Apr 06,2024, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
source compile.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:57 on Apr 06,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/mypackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package mypackage
# End time: 17:18:57 on Apr 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:57 on Apr 06,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package mypackage
# -- Compiling entity SAR_ADC
# -- Compiling architecture beh of SAR_ADC
# End time: 17:18:57 on Apr 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:57 on Apr 06,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package mypackage
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 17:18:57 on Apr 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.adc_test -t 10ps 
# Start time: 17:18:57 on Apr 06,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mypackage
# Loading work.adc_test(test)
# Loading work.sar_adc(beh)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test

source compile.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:20:54 on Apr 06,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/mypackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package mypackage
# End time: 17:20:54 on Apr 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:20:54 on Apr 06,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package mypackage
# -- Compiling entity SAR_ADC
# -- Compiling architecture beh of SAR_ADC
# End time: 17:20:55 on Apr 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:20:55 on Apr 06,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/attempt_2/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package mypackage
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 17:20:55 on Apr 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:20:55 on Apr 06,2024, Elapsed time: 0:01:58
# Errors: 0, Warnings: 1
# vsim work.adc_test -t 10ps 
# Start time: 17:20:55 on Apr 06,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mypackage
# Loading work.adc_test(test)
# Loading work.sar_adc(beh)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
# End time: 17:47:31 on Apr 06,2024, Elapsed time: 0:26:36
# Errors: 0, Warnings: 1
