Yuejian Xie , Gabriel H. Loh, PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009
Qixiao Liu , Miquel Moreto , Victor Jimenez , Jaume Abella , Francisco J. Cazorla , Mateo Valero, Hardware support for accurate per-task energy metering in multicore systems, ACM Transactions on Architecture and Code Optimization (TACO), v.10 n.4, p.1-27, December 2013
Jennifer B. Sartor , Wim Heirman , Stephen M. Blackburn , Lieven Eeckhout , Kathryn S. McKinley, Cooperative cache scrubbing, Proceedings of the 23rd international conference on Parallel architectures and compilation, August 24-27, 2014, Edmonton, AB, Canada
Chao Zhang , Guangyu Sun , Peng Li , Tao Wang , Dimin Niu , Yiran Chen, SBAC: a statistics based cache bypassing method for asymmetric-access caches, Proceedings of the 2014 international symposium on Low power electronics and design, August 11-13, 2014, La Jolla, California, USA
Joshua San Miguel , Natalie Enright Jerger, Data Criticality in Network-On-Chip Design, Proceedings of the 9th International Symposium on Networks-on-Chip, September 28-30, 2015, Vancouver, BC, Canada
Georgios Keramidas , Chrysovalantis Datsios, Revisiting Cache Resizing, International Journal of Parallel Programming, v.43 n.1, p.59-85, February  2015
Samira Manabi Khan , Yingying Tian , Daniel A. Jimenez, Sampling Dead Block Prediction for Last-Level Caches, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.175-186, December 04-08, 2010
Samira M. Khan , Daniel A. Jiménez , Doug Burger , Babak Falsafi, Using dead blocks as a virtual victim cache, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria
Haiming Liu , Michael Ferdman , Jaehyuk Huh , Doug Burger, Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.222-233, November 08-12, 2008
Jie Tao , Dominic Hillenbrand , Holger Marten, Instruction Hints for Super Efficient Data Caches, Proceedings of the 9th International Conference on Computational Science, May 25-27, 2009, Baton Rouge, LA, USA
Jaume Abella , Antonio González, Heterogeneous way-size cache, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia
Hyunhee Kim , Jung Ho Ahn , Jihong Kim, Replication-aware leakage management in chip multiprocessors with private L2 cache, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA
Georgios Keramidas , Polychronis Xekalakis , Stefanos Kaxiras, Recruiting Decay for Dynamic Power Reduction in Set-Associative Caches, Transactions on High-Performance Embedded Architectures and Compilers II, Springer-Verlag, Berlin, Heidelberg, 2009
Yulai Zhao , Xianfeng Li , Dong Tong , Xu Cheng, Reuse distance based cache leakage control, Proceedings of the 14th international conference on High performance computing, December 18-21, 2007, Goa, India
Mario Lodde , Jose Flich , Manuel E. Acacio, Dynamic last-level cache allocation to reduce area and power overhead in directory coherence protocols, Proceedings of the 18th international conference on Parallel Processing, August 27-31, 2012, Rhodes Island, Greece
Mitchelle Rasquinha , Dhruv Choudhary , Subho Chatterjee , Saibal Mukhopadhyay , Sudhakar Yalamanchili, An energy efficient cache design using spin torque transfer (STT) RAM, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA
Ciji Isen , Lizy John, ESKIMO:Energy savings usingSemanticKnowledge ofInconsequentialMemoryOccupancy for DRAM subsystem, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York
Cong Thuan Do , Hong-Jun Choi , Jong Myon Kim , Cheol Hong Kim, A new cache replacement algorithm for last-level caches by exploiting tag-distance correlation of cache lines, Microprocessors & Microsystems, v.39 n.4, p.286-295, June 2015
Geng Tian , Michael Liebelt, An effectiveness-based adaptive cache replacement policy, Microprocessors & Microsystems, v.38 n.1, p.98-111, February, 2014
Jie Tao , Marcel Kunze , Fabian Nowak , Rainer Buchty , Wolfgang Karl, Performance advantage of reconfigurable cache design on multicore processor systems, International Journal of Parallel Programming, v.36 n.3, p.347-360, June 2008
Subramanian Ramaswamy , Sudhakar Yalamanchili, An utilization driven framework for energy efficient caches, Proceedings of the 15th international conference on High performance computing, December 17-20, 2008, Bangalore, India
Lingxiang Xiang , Tianzhou Chen , Qingsong Shi , Wei Hu, Less reused filter: improving l2 cache performance via filtering less reused lines, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA
Mario D. Marino , Kuan-Ching Li, Last level cache size heterogeneity in embedded systems, The Journal of Supercomputing, v.72 n.2, p.503-544, February  2016
