
---------- Begin Simulation Statistics ----------
final_tick                               158802343000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 305141                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669244                       # Number of bytes of host memory used
host_op_rate                                   305740                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   327.72                       # Real time elapsed on the host
host_tick_rate                              484570871                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.158802                       # Number of seconds simulated
sim_ticks                                158802343000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.588023                       # CPI: cycles per instruction
system.cpu.discardedOps                        191057                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        26349084                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.629714                       # IPC: instructions per cycle
system.cpu.numCycles                        158802343                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132453259                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        78602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        190310                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          109                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       676190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          412                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1353287                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            424                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486238                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735923                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104227                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102135                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.900581                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65259                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             694                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              406                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51346792                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51346792                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51347395                       # number of overall hits
system.cpu.dcache.overall_hits::total        51347395                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       704406                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         704406                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       712222                       # number of overall misses
system.cpu.dcache.overall_misses::total        712222                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29823704000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29823704000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29823704000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29823704000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52051198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52051198                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52059617                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52059617                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013533                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013533                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013681                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013681                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42338.798931                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42338.798931                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41874.168447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41874.168447                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       643444                       # number of writebacks
system.cpu.dcache.writebacks::total            643444                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31696                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31696                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       672710                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       672710                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       676662                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       676662                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25570648000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25570648000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26050846000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26050846000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012924                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012924                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012998                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012998                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38011.398671                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38011.398671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38499.052703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38499.052703                       # average overall mshr miss latency
system.cpu.dcache.replacements                 676150                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40716744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40716744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       385380                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        385380                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12480124000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12480124000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41102124                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41102124                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32383.943121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32383.943121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2512                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2512                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       382868                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       382868                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11544219000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11544219000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30151.955765                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30151.955765                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10630048                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10630048                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       319026                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       319026                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17343580000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17343580000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029137                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029137                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54364.158407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54364.158407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29184                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29184                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14026429000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14026429000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48393.362591                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48393.362591                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          603                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           603                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7816                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7816                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928376                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928376                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3952                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3952                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    480198000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    480198000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 121507.591093                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 121507.591093                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 158802343000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.602748                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52024133                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            676662                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.883485                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.602748                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104796048                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104796048                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158802343000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158802343000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158802343000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42688200                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477280                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026112                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8530178                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8530178                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8530178                       # number of overall hits
system.cpu.icache.overall_hits::total         8530178                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          437                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            437                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          437                       # number of overall misses
system.cpu.icache.overall_misses::total           437                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46030000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46030000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46030000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46030000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8530615                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8530615                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8530615                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8530615                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 105331.807780                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 105331.807780                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 105331.807780                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 105331.807780                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           38                       # number of writebacks
system.cpu.icache.writebacks::total                38                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          437                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          437                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          437                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          437                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45156000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45156000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45156000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45156000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 103331.807780                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 103331.807780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 103331.807780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 103331.807780                       # average overall mshr miss latency
system.cpu.icache.replacements                     38                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8530178                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8530178                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          437                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           437                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46030000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46030000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8530615                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8530615                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 105331.807780                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 105331.807780                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45156000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45156000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 103331.807780                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 103331.807780                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 158802343000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           338.228820                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8530615                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               437                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19520.858124                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   338.228820                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.330302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.330302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.389648                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17061667                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17061667                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158802343000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158802343000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158802343000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 158802343000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               100196356                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               565352                       # number of demand (read+write) hits
system.l2.demand_hits::total                   565378                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  26                       # number of overall hits
system.l2.overall_hits::.cpu.data              565352                       # number of overall hits
system.l2.overall_hits::total                  565378                       # number of overall hits
system.l2.demand_misses::.cpu.inst                411                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             111310                       # number of demand (read+write) misses
system.l2.demand_misses::total                 111721                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               411                       # number of overall misses
system.l2.overall_misses::.cpu.data            111310                       # number of overall misses
system.l2.overall_misses::total                111721                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43251000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12074881000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12118132000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43251000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12074881000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12118132000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              437                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           676662                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               677099                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             437                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          676662                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              677099                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.940503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.164499                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.940503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.164499                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105233.576642                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108479.750247                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108467.808201                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105233.576642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108479.750247                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108467.808201                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               47200                       # number of writebacks
system.l2.writebacks::total                     47200                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        111307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            111718                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       111307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           111718                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35031000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9848472000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9883503000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35031000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9848472000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9883503000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.940503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.164494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.164995                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.940503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.164494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164995                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85233.576642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88480.257306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88468.313074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85233.576642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88480.257306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88468.313074                       # average overall mshr miss latency
system.l2.replacements                          79011                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       643444                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           643444                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       643444                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       643444                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            210591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                210591                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79251                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79251                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8729077000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8729077000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.273428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.273428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110144.692181                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110144.692181                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7144057000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7144057000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.273428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.273428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90144.692181                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90144.692181                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43251000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43251000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.940503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105233.576642                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105233.576642                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          411                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          411                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35031000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35031000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.940503                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940503                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85233.576642                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85233.576642                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        354761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            354761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        32059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3345804000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3345804000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       386820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        386820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.082878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104363.953960                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104363.953960                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32056                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32056                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2704415000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2704415000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.082871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84365.329424                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84365.329424                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 158802343000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27402.651650                       # Cycle average of tags in use
system.l2.tags.total_refs                     1353170                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    111737                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.110313                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.436383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       115.976074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27280.239193                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.832527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.836263                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32726                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32681                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998718                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1464915                       # Number of tag accesses
system.l2.tags.data_accesses                  1464915                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158802343000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     94396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    222597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005715830500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5710                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5710                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414358                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              88768                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      111718                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47200                       # Number of write requests accepted
system.mem_ctrls.readBursts                    223436                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94400                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                223436                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94400                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   96646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  105786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         5710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.108581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.184501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    142.930559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5697     99.77%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            9      0.16%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5710                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.528371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.502768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.948019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4237     74.20%     74.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.63%     75.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1301     22.78%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               31      0.54%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.53%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.05%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.21%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5710                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14299904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6041600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     90.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     38.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  158641882000                       # Total gap between requests
system.mem_ctrls.avgGap                     998262.51                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14246208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6040128                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 331279.746924136998                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 89710313.657022044063                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 38035509.337541699409                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          822                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       222614                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        94400                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     25788500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7696206000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3397799584750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31372.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34571.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  35993639.67                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14247296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14299904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6041600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6041600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          411                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       111307                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         111718                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        47200                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         47200                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       331280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     89717165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         90048445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       331280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       331280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     38044779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        38044779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     38044779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       331280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     89717165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       128093223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               223419                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               94377                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14253                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6007                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5808                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3532888250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1117095000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7721994500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15812.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34562.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              188501                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              79115                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.37                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        50180                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   405.319729                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   257.875606                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   384.691890                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1807      3.60%      3.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        26850     53.51%     57.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3535      7.04%     64.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2445      4.87%     69.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          845      1.68%     70.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1073      2.14%     72.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          567      1.13%     73.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          572      1.14%     75.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12486     24.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        50180                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14298816                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6040128                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               90.041593                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               38.035509                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 158802343000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       181970040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        96719370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      802314660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     249469020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12535582800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21910004280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  42529570080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   78305630250                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   493.101227                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 110326287000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5302700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  43173356000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       176315160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        93713730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      792897000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     243178920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12535582800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21615135870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  42777880320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   78234703800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   492.654594                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 110976596000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5302700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  42523047000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 158802343000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32467                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        47200                       # Transaction distribution
system.membus.trans_dist::CleanEvict            31392                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79251                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79251                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32467                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       302028                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 302028                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20341504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20341504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            111718                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  111718    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              111718                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 158802343000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           567910000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1042093250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            387257                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       690644                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           64517                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289842                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           437                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       386820                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          912                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2029474                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2030386                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        60800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    168973568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              169034368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           79011                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6041600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           756110                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000723                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027471                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 755575     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    523      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             756110                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 158802343000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3927215000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2185000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3383312997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
