<BaliSimProject version="1.3" path="." stage="0" language="-1" name="sim_lsfr" simType="QuestaSim">
    <Source worklib="work" path="d_ff.vhd" type="VHDL" langstandard="" include="none"/>
    <Source worklib="work" path="lsfr_reg.vhd" type="VHDL" langstandard="" include="none"/>
    <Source worklib="work" path="LFSR_tb.vhd" type="VHDL" langstandard="" include="none"/>
    <SimLib value="pmi_work ovi_ecp5u"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VHDL" name="LFSR_tb"/>
</BaliSimProject>
