Parsing XST project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit sc_uart is vhdl ...
INFO:EDK:3391 - Create temporary xst project file:
   /home/vivric/workspace/gsm_sim_lab/gsm_sim_v_1_0_fifo/pcores/sc_uart.prj
Compiling vhdl file
"/home/vivric/Documents/xilinx_ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcore
s/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library
proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"/home/vivric/Documents/xilinx_ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcore
s/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library
proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"/home/vivric/Documents/xilinx_ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcore
s/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/vivric/Documents/xilinx_ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcore
s/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/vivric/Documents/xilinx_ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcore
s/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"/home/vivric/Documents/xilinx_ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcore
s/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" in Library
axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"/home/vivric/Documents/xilinx_ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcore
s/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" in Library
axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/vivric/Documents/xilinx_ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcore
s/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" in Library
axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/vivric/workspace/gsm_sim_lab/gsm_sim_v_1_0_fifo/pcores/sc_uart_v1_00_a/hd
l/vhdl/user_logic.vhd" in Library sc_uart_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"/home/vivric/workspace/gsm_sim_lab/gsm_sim_v_1_0_fifo/pcores/sc_uart_v1_00_a/hd
l/vhdl/sc_uart.vhd" in Library sc_uart_v1_00_a.
Entity <sc_uart> compiled.
Entity <sc_uart> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = sc_uart
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
ERROR:EDK:2091 - PORT:DCR_ABus - SLAVE DCR input port is not defined in the HDL
   source
ERROR:EDK:2091 - PORT:DCR_Read - SLAVE DCR input port is not defined in the HDL
   source
ERROR:EDK:2091 - PORT:DCR_Sl_DBus - SLAVE DCR input port is not defined in the
   HDL source
ERROR:EDK:2091 - PORT:DCR_Write - SLAVE DCR input port is not defined in the HDL
   source
ERROR:EDK:2092 - PORT:_dcrAck - SLAVE DCR output port is not defined in the HDL
   source
ERROR:EDK:2092 - PORT:_dcrDBus - SLAVE DCR output port is not defined in the HDL
   source
WARNING:EDK:2065 - PARAMETER:_AWIDTH - SLAVE DCR parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - SLAVE DCR parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE DCR parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - SLAVE DCR parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - SLAVE DCR parameter is not defined in
   the HDL source
INFO:EDK:1631 - Infer bus clock [S_AXI_ACLK] for bus interface S_AXI ...
ERROR:EDK:1987 - No port was associated to bus connector DCR_ABus!
ERROR:EDK:1987 - No port was associated to bus connector DCR_ABus!
ERROR:EDK:2091 - PORT:DCR_ABus - SLAVE DCR input port is not defined in the HDL
   source
ERROR:EDK:2091 - PORT:DCR_Read - SLAVE DCR input port is not defined in the HDL
   source
ERROR:EDK:2091 - PORT:DCR_Sl_DBus - SLAVE DCR input port is not defined in the
   HDL source
ERROR:EDK:2091 - PORT:DCR_Write - SLAVE DCR input port is not defined in the HDL
   source
ERROR:EDK:2092 - PORT:_dcrAck - SLAVE DCR output port is not defined in the HDL
   source
ERROR:EDK:2092 - PORT:_dcrDBus - SLAVE DCR output port is not defined in the HDL
   source
ERROR:EDK:3745 - UNKNOWN Bus Subtype found 
WARNING:EDK:2065 - PARAMETER:_AWIDTH - SLAVE DCR parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - SLAVE DCR parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE DCR parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - SLAVE DCR parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - SLAVE DCR parameter is not defined in
   the HDL source
ERROR:EDK:2091 - PORT:DCR_ABus - SLAVE DCR input port is not defined in the HDL
   source
ERROR:EDK:2091 - PORT:DCR_Read - SLAVE DCR input port is not defined in the HDL
   source
ERROR:EDK:2091 - PORT:DCR_Sl_DBus - SLAVE DCR input port is not defined in the
   HDL source
ERROR:EDK:2091 - PORT:DCR_Write - SLAVE DCR input port is not defined in the HDL
   source
ERROR:EDK:2092 - PORT:_dcrAck - SLAVE DCR output port is not defined in the HDL
   source
ERROR:EDK:2092 - PORT:_dcrDBus - SLAVE DCR output port is not defined in the HDL
   source
ERROR:EDK:3745 - UNKNOWN Bus Subtype found 
ERROR:EDK:3745 - UNKNOWN Bus Subtype found 
WARNING:EDK:2065 - PARAMETER:_AWIDTH - SLAVE DCR parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - SLAVE DCR parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE DCR parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - SLAVE DCR parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - SLAVE DCR parameter is not defined in
   the HDL source
Parsing XST project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit sc_uart is vhdl ...
INFO:EDK:3391 - Create temporary xst project file:
   /home/vivric/workspace/gsm_sim_lab/gsm_sim_v_1_0_fifo/pcores/sc_uart.prj
Compiling vhdl file
"/home/vivric/Documents/xilinx_ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcore
s/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library
proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"/home/vivric/Documents/xilinx_ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcore
s/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library
proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"/home/vivric/Documents/xilinx_ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcore
s/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/vivric/Documents/xilinx_ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcore
s/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/vivric/Documents/xilinx_ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcore
s/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"/home/vivric/Documents/xilinx_ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcore
s/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" in Library
axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"/home/vivric/Documents/xilinx_ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcore
s/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" in Library
axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/vivric/Documents/xilinx_ISE/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcore
s/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" in Library
axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/vivric/workspace/gsm_sim_lab/gsm_sim_v_1_0_fifo/pcores/sc_uart_v1_00_a/hd
l/vhdl/user_logic.vhd" in Library sc_uart_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"/home/vivric/workspace/gsm_sim_lab/gsm_sim_v_1_0_fifo/pcores/sc_uart_v1_00_a/hd
l/vhdl/sc_uart.vhd" in Library sc_uart_v1_00_a.
Entity <sc_uart> compiled.
Entity <sc_uart> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = sc_uart
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
INFO:EDK:1631 - Infer bus clock [S_AXI_ACLK] for bus interface S_AXI ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
/home/vivric/workspace/gsm_sim_lab/gsm_sim_v_1_0_fifo/pcores/sc_uart_v1_01_a.

Summary:

  Logical library     : sc_uart_v1_01_a
  Version             : 1.01.a
  Bus interface(s)    : S_AXI4LITE 

The following sub-directories will be created:

  - sc_uart_v1_01_a/data
  - sc_uart_v1_01_a/hdl
  - sc_uart_v1_01_a/hdl/verilog
  - sc_uart_v1_01_a/hdl/vhdl



The following files will be created under the sc_uart_v1_01_a/data directory:

  - sc_uart_v2_1_0.mpd
  - sc_uart_v2_1_0.pao


