// Seed: 893405675
module module_0 (
    input  uwire id_0,
    output wand  id_1,
    output uwire id_2,
    input  wor   id_3
);
  wire id_5;
  assign id_1 = id_0;
  tri id_6 = id_3;
  id_7 :
  assert property (@(-1) 'b0) $display(1, 1);
  wire id_8;
endmodule
module module_1 (
    output wand  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri0  id_3
);
  assign id_3 = -1;
  wor id_5, id_6;
  bit id_7, id_8;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_1
  );
  wire id_9;
  assign id_5 = -1'b0;
  assign id_6 = 1;
  always if ("") id_7 = #1 -1'b0;
endmodule
