// Seed: 4050567523
`timescale 1 ps / 1ps
module module_0 (
    input logic id_2,
    output id_3,
    input logic id_4,
    output logic id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input logic id_9,
    input logic id_10,
    input id_11
    , id_12,
    output logic id_13,
    output logic id_14,
    input logic id_15,
    input logic id_16,
    input logic id_17,
    input logic id_18,
    input id_19,
    input id_20,
    input id_21,
    output logic id_22,
    input logic id_23,
    input id_24,
    input logic id_25
    , id_26,
    output logic id_27,
    input id_28,
    input id_29,
    input logic id_30,
    input id_31,
    input logic id_32,
    input logic id_33
);
  assign id_15 = 1 & id_4 | 1;
  logic id_34;
  assign id_28 = id_27 <= {1, 1};
  logic id_35;
  logic id_36;
endmodule
