// Seed: 411893412
module module_0 (
    output tri1  id_0
    , id_17,
    input  tri1  id_1,
    output tri1  id_2,
    output wand  id_3,
    output tri0  id_4,
    output wand  id_5,
    input  wand  id_6,
    output tri1  id_7,
    output wire  id_8,
    output tri0  id_9,
    input  wire  id_10,
    output tri   id_11,
    input  tri   id_12,
    input  uwire id_13,
    output wire  id_14,
    input  tri1  id_15
);
  assign {id_1, id_17} = 1;
endmodule
module module_1 (
    output tri   id_0,
    input  wire  id_1,
    input  tri   id_2,
    input  wand  id_3,
    input  uwire id_4,
    output wor   id_5,
    input  wire  id_6,
    input  tri1  id_7,
    output tri0  id_8,
    output wire  id_9,
    output tri   id_10,
    input  tri0  id_11,
    output tri   id_12,
    input  uwire id_13,
    input  tri1  id_14,
    input  wor   id_15,
    input  tri   id_16
);
  uwire id_18 = 1'h0, id_19;
  assign id_0  = id_19;
  assign id_18 = id_13;
  id_20(
      .id_0(1), .id_1(id_2 - id_12), .id_2(id_11), .id_3(1'b0), .id_4(id_6), .id_5()
  ); module_0(
      id_5,
      id_1,
      id_5,
      id_0,
      id_19,
      id_18,
      id_6,
      id_9,
      id_9,
      id_9,
      id_6,
      id_5,
      id_3,
      id_19,
      id_0,
      id_3
  );
  tri0 id_21 = id_4;
  wire id_22 = id_22;
  wire id_23;
endmodule
