Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2a15b4f7e4304801a6d5326ff4cb5518 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ErrorFunnel_tb_behav xil_defaultlib.ErrorFunnel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.el_send
Compiling module xil_defaultlib.CRC32_64in
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=9,READ_WID...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.ram_2048_128
Compiling module xil_defaultlib.CocoSketch
Compiling module xil_defaultlib.CRC32_32in
Compiling module xil_defaultlib.Delay_3clock(WIDTH=48)
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module xil_defaultlib.ram_16384_2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB36E1(RAM_MODE="SDP",READ_WID...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.fifo_128_48_xpm_cdc_async_rst
Compiling module xil_defaultlib.fifo_128_48
Compiling module xil_defaultlib.TowerTCM_2b(RAM_DEPTH=14)
Compiling module xil_defaultlib.ram_16384_4
Compiling module xil_defaultlib.TowerTCM_4b(RAM_DEPTH=14)
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.ram_4096_8
Compiling module xil_defaultlib.TowerTCM_8b(RAM_DEPTH=12)
Compiling module xil_defaultlib.Delay_3clock
Compiling module xil_defaultlib.Delay_2clock(WIDTH=2)
Compiling module xil_defaultlib.Delay_2clock(WIDTH=11)
Compiling module xil_defaultlib.Delay_2clock(WIDTH=12)
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.ram_2047_17
Compiling module xil_defaultlib.FreezeBucket
Compiling module xil_defaultlib.ram_4096_27
Compiling module xil_defaultlib.fifo_128_50_xpm_cdc_async_rst
Compiling module xil_defaultlib.fifo_128_50
Compiling module xil_defaultlib.TowerTCM_16b(RAM_DEPTH=12)
Compiling module xil_defaultlib.ErrorFunnel_Top
Compiling module xil_defaultlib.ErrorFunnel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ErrorFunnel_tb_behav
