;redcode
;assert 1
	SPL -9, 12
	MOV -1, <-27
	SUB 12, @0
	SUB 421, 1
	SUB #312, @0
	SPL 0, <-54
	MOV -16, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, 1
	CMP 12, @0
	JMN 210, 110
	JMP <121, 103
	CMP @0, 5
	SLT 10, <20
	SUB @121, 103
	MOV 90, 90
	SUB 50, @412
	SUB @50, @402
	SUB 210, 16
	ADD #810, <0
	JMZ <130, 9
	JMZ <130, 9
	SUB @50, @402
	ADD -130, 9
	ADD -130, 9
	SUB 50, @412
	SUB 50, @412
	JMP 0, #2
	CMP 12, @0
	CMP @121, 103
	SLT 1, <0
	SUB #0, @0
	SUB 42, @0
	SLT #810, <0
	SUB 90, 90
	ADD #810, <0
	SLT 90, 90
	SLT 300, 90
	JMZ 200, 60
	SPL -9, 12
	SUB #0, 1
	SUB #0, 1
	SUB #0, 1
	SLT 90, 90
	SLT 90, 90
	SUB 12, @0
	SLT 1, <0
	SUB 12, @0
