// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/06/2025 22:01:26"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 100 ps/ 1 ps

module Lab2_22520696_DuongAnhKhoi_BTThem (
	clk,
	ReadAdd1,
	ReadAdd2,
	WriteAdd,
	WriteData,
	ReadWriteEn,
	ReadData1,
	ReadData2);
input 	clk;
input 	[31:0] ReadAdd1;
input 	[31:0] ReadAdd2;
input 	[31:0] WriteAdd;
input 	[31:0] WriteData;
input 	ReadWriteEn;
output 	[31:0] ReadData1;
output 	[31:0] ReadData2;

// Design Ports Information
// ReadData1[0]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[1]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[2]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[3]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[5]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[6]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[7]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[8]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[9]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[10]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[11]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[12]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[13]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[14]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[15]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[16]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[17]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[18]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[19]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[20]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[21]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[22]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[23]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[24]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[25]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[26]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[27]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[28]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[29]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[30]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData1[31]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[1]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[2]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[3]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[4]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[5]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[6]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[7]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[8]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[9]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[10]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[11]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[12]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[13]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[14]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[15]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[16]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[17]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[18]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[19]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[20]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[21]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[22]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[23]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[24]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[25]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[26]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[27]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[28]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[29]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[30]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadData2[31]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadAdd1[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[6]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[7]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[8]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[9]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[10]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[11]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[12]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[13]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[14]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[15]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[16]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[17]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[18]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[19]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[20]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[21]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[22]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[23]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[24]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[25]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[26]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[27]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[28]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[29]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[30]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[31]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[5]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[6]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[7]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[8]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[9]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[10]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[11]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[12]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[13]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[14]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[15]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[16]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[17]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[18]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[19]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[20]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[21]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[22]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[23]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[24]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[25]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[26]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[27]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[28]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[29]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[30]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[31]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[5]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[6]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[7]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[8]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[9]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[10]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[11]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[12]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[13]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[14]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[15]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[16]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[17]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[18]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[19]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[20]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[21]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[22]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[23]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[24]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[25]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[26]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[27]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[28]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[29]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[30]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[31]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadWriteEn	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[0]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[0]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[1]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[2]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[3]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteAdd[4]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[0]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[1]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[2]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[3]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd1[4]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[1]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[4]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[5]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[6]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[8]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[9]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[10]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[11]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[12]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[13]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[14]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[15]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[16]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[17]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[18]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[19]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[20]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[21]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[22]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[23]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[24]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[25]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[26]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[27]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[28]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[29]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[30]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WriteData[31]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[0]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[1]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[2]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[3]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ReadAdd2[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ReadWriteEn~combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \regFile_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ReadData1[0]~enfeeder_combout ;
wire \ReadData1[0]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a1 ;
wire \ReadData1[1]~enfeeder_combout ;
wire \ReadData1[1]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a2 ;
wire \ReadData1[2]~enfeeder_combout ;
wire \ReadData1[2]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a3 ;
wire \ReadData1[3]~enfeeder_combout ;
wire \ReadData1[3]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a4 ;
wire \ReadData1[4]~enfeeder_combout ;
wire \ReadData1[4]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a5 ;
wire \ReadData1[5]~enfeeder_combout ;
wire \ReadData1[5]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a6 ;
wire \ReadData1[6]~enfeeder_combout ;
wire \ReadData1[6]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a7 ;
wire \ReadData1[7]~enfeeder_combout ;
wire \ReadData1[7]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a8 ;
wire \ReadData1[8]~enfeeder_combout ;
wire \ReadData1[8]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a9 ;
wire \ReadData1[9]~enfeeder_combout ;
wire \ReadData1[9]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a10 ;
wire \ReadData1[10]~enfeeder_combout ;
wire \ReadData1[10]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a11 ;
wire \ReadData1[11]~enfeeder_combout ;
wire \ReadData1[11]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a12 ;
wire \ReadData1[12]~enfeeder_combout ;
wire \ReadData1[12]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a13 ;
wire \ReadData1[13]~enfeeder_combout ;
wire \ReadData1[13]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a14 ;
wire \ReadData1[14]~enfeeder_combout ;
wire \ReadData1[14]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a15 ;
wire \ReadData1[15]~enfeeder_combout ;
wire \ReadData1[15]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a16 ;
wire \ReadData1[16]~enfeeder_combout ;
wire \ReadData1[16]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a17 ;
wire \ReadData1[17]~enfeeder_combout ;
wire \ReadData1[17]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a18 ;
wire \ReadData1[18]~enfeeder_combout ;
wire \ReadData1[18]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a19 ;
wire \ReadData1[19]~enfeeder_combout ;
wire \ReadData1[19]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a20 ;
wire \ReadData1[20]~enfeeder_combout ;
wire \ReadData1[20]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a21 ;
wire \ReadData1[21]~enfeeder_combout ;
wire \ReadData1[21]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a22 ;
wire \ReadData1[22]~enfeeder_combout ;
wire \ReadData1[22]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a23 ;
wire \ReadData1[23]~enfeeder_combout ;
wire \ReadData1[23]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a24 ;
wire \ReadData1[24]~enfeeder_combout ;
wire \ReadData1[24]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a25 ;
wire \ReadData1[25]~enfeeder_combout ;
wire \ReadData1[25]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a26 ;
wire \ReadData1[26]~enfeeder_combout ;
wire \ReadData1[26]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a27 ;
wire \ReadData1[27]~enfeeder_combout ;
wire \ReadData1[27]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a28 ;
wire \ReadData1[28]~enfeeder_combout ;
wire \ReadData1[28]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a29 ;
wire \ReadData1[29]~enfeeder_combout ;
wire \ReadData1[29]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a30 ;
wire \ReadData1[30]~enfeeder_combout ;
wire \ReadData1[30]~en_regout ;
wire \regFile_rtl_0|auto_generated|ram_block1a31 ;
wire \ReadData1[31]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \ReadData2[0]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a1 ;
wire \ReadData2[1]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a2 ;
wire \ReadData2[2]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a3 ;
wire \ReadData2[3]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a4 ;
wire \ReadData2[4]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a5 ;
wire \ReadData2[5]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a6 ;
wire \ReadData2[6]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a7 ;
wire \ReadData2[7]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a8 ;
wire \ReadData2[8]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a9 ;
wire \ReadData2[9]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a10 ;
wire \ReadData2[10]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a11 ;
wire \ReadData2[11]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a12 ;
wire \ReadData2[12]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a13 ;
wire \ReadData2[13]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a14 ;
wire \ReadData2[14]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a15 ;
wire \ReadData2[15]~enfeeder_combout ;
wire \ReadData2[15]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a16 ;
wire \ReadData2[16]~enfeeder_combout ;
wire \ReadData2[16]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a17 ;
wire \ReadData2[17]~enfeeder_combout ;
wire \ReadData2[17]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a18 ;
wire \ReadData2[18]~enfeeder_combout ;
wire \ReadData2[18]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a19 ;
wire \ReadData2[19]~enfeeder_combout ;
wire \ReadData2[19]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a20 ;
wire \ReadData2[20]~enfeeder_combout ;
wire \ReadData2[20]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a21 ;
wire \ReadData2[21]~enfeeder_combout ;
wire \ReadData2[21]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a22 ;
wire \ReadData2[22]~enfeeder_combout ;
wire \ReadData2[22]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a23 ;
wire \ReadData2[23]~enfeeder_combout ;
wire \ReadData2[23]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a24 ;
wire \ReadData2[24]~enfeeder_combout ;
wire \ReadData2[24]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a25 ;
wire \ReadData2[25]~enfeeder_combout ;
wire \ReadData2[25]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a26 ;
wire \ReadData2[26]~enfeeder_combout ;
wire \ReadData2[26]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a27 ;
wire \ReadData2[27]~enfeeder_combout ;
wire \ReadData2[27]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a28 ;
wire \ReadData2[28]~enfeeder_combout ;
wire \ReadData2[28]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a29 ;
wire \ReadData2[29]~enfeeder_combout ;
wire \ReadData2[29]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a30 ;
wire \ReadData2[30]~enfeeder_combout ;
wire \ReadData2[30]~en_regout ;
wire \regFile_rtl_1|auto_generated|ram_block1a31 ;
wire \ReadData2[31]~enfeeder_combout ;
wire \ReadData2[31]~en_regout ;
wire [31:0] \WriteData~combout ;
wire [31:0] \WriteAdd~combout ;
wire [31:0] \ReadAdd2~combout ;
wire [31:0] \ReadAdd1~combout ;

wire [31:0] \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [31:0] \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \regFile_rtl_0|auto_generated|ram_block1a0~portbdataout  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regFile_rtl_0|auto_generated|ram_block1a1  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regFile_rtl_0|auto_generated|ram_block1a2  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regFile_rtl_0|auto_generated|ram_block1a3  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regFile_rtl_0|auto_generated|ram_block1a4  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regFile_rtl_0|auto_generated|ram_block1a5  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regFile_rtl_0|auto_generated|ram_block1a6  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regFile_rtl_0|auto_generated|ram_block1a7  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regFile_rtl_0|auto_generated|ram_block1a8  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regFile_rtl_0|auto_generated|ram_block1a9  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regFile_rtl_0|auto_generated|ram_block1a10  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regFile_rtl_0|auto_generated|ram_block1a11  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regFile_rtl_0|auto_generated|ram_block1a12  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regFile_rtl_0|auto_generated|ram_block1a13  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regFile_rtl_0|auto_generated|ram_block1a14  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regFile_rtl_0|auto_generated|ram_block1a15  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regFile_rtl_0|auto_generated|ram_block1a16  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regFile_rtl_0|auto_generated|ram_block1a17  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regFile_rtl_0|auto_generated|ram_block1a18  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regFile_rtl_0|auto_generated|ram_block1a19  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regFile_rtl_0|auto_generated|ram_block1a20  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regFile_rtl_0|auto_generated|ram_block1a21  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regFile_rtl_0|auto_generated|ram_block1a22  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regFile_rtl_0|auto_generated|ram_block1a23  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regFile_rtl_0|auto_generated|ram_block1a24  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regFile_rtl_0|auto_generated|ram_block1a25  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regFile_rtl_0|auto_generated|ram_block1a26  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regFile_rtl_0|auto_generated|ram_block1a27  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regFile_rtl_0|auto_generated|ram_block1a28  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regFile_rtl_0|auto_generated|ram_block1a29  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regFile_rtl_0|auto_generated|ram_block1a30  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regFile_rtl_0|auto_generated|ram_block1a31  = \regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \regFile_rtl_1|auto_generated|ram_block1a0~portbdataout  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regFile_rtl_1|auto_generated|ram_block1a1  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regFile_rtl_1|auto_generated|ram_block1a2  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regFile_rtl_1|auto_generated|ram_block1a3  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regFile_rtl_1|auto_generated|ram_block1a4  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regFile_rtl_1|auto_generated|ram_block1a5  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regFile_rtl_1|auto_generated|ram_block1a6  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regFile_rtl_1|auto_generated|ram_block1a7  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regFile_rtl_1|auto_generated|ram_block1a8  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regFile_rtl_1|auto_generated|ram_block1a9  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regFile_rtl_1|auto_generated|ram_block1a10  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regFile_rtl_1|auto_generated|ram_block1a11  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regFile_rtl_1|auto_generated|ram_block1a12  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regFile_rtl_1|auto_generated|ram_block1a13  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regFile_rtl_1|auto_generated|ram_block1a14  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regFile_rtl_1|auto_generated|ram_block1a15  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regFile_rtl_1|auto_generated|ram_block1a16  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regFile_rtl_1|auto_generated|ram_block1a17  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regFile_rtl_1|auto_generated|ram_block1a18  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regFile_rtl_1|auto_generated|ram_block1a19  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regFile_rtl_1|auto_generated|ram_block1a20  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regFile_rtl_1|auto_generated|ram_block1a21  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regFile_rtl_1|auto_generated|ram_block1a22  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regFile_rtl_1|auto_generated|ram_block1a23  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regFile_rtl_1|auto_generated|ram_block1a24  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regFile_rtl_1|auto_generated|ram_block1a25  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regFile_rtl_1|auto_generated|ram_block1a26  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regFile_rtl_1|auto_generated|ram_block1a27  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regFile_rtl_1|auto_generated|ram_block1a28  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regFile_rtl_1|auto_generated|ram_block1a29  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regFile_rtl_1|auto_generated|ram_block1a30  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regFile_rtl_1|auto_generated|ram_block1a31  = \regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadWriteEn~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ReadWriteEn~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadWriteEn));
// synopsys translate_off
defparam \ReadWriteEn~I .input_async_reset = "none";
defparam \ReadWriteEn~I .input_power_up = "low";
defparam \ReadWriteEn~I .input_register_mode = "none";
defparam \ReadWriteEn~I .input_sync_reset = "none";
defparam \ReadWriteEn~I .oe_async_reset = "none";
defparam \ReadWriteEn~I .oe_power_up = "low";
defparam \ReadWriteEn~I .oe_register_mode = "none";
defparam \ReadWriteEn~I .oe_sync_reset = "none";
defparam \ReadWriteEn~I .operation_mode = "input";
defparam \ReadWriteEn~I .output_async_reset = "none";
defparam \ReadWriteEn~I .output_power_up = "low";
defparam \ReadWriteEn~I .output_register_mode = "none";
defparam \ReadWriteEn~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[0]));
// synopsys translate_off
defparam \WriteData[0]~I .input_async_reset = "none";
defparam \WriteData[0]~I .input_power_up = "low";
defparam \WriteData[0]~I .input_register_mode = "none";
defparam \WriteData[0]~I .input_sync_reset = "none";
defparam \WriteData[0]~I .oe_async_reset = "none";
defparam \WriteData[0]~I .oe_power_up = "low";
defparam \WriteData[0]~I .oe_register_mode = "none";
defparam \WriteData[0]~I .oe_sync_reset = "none";
defparam \WriteData[0]~I .operation_mode = "input";
defparam \WriteData[0]~I .output_async_reset = "none";
defparam \WriteData[0]~I .output_power_up = "low";
defparam \WriteData[0]~I .output_register_mode = "none";
defparam \WriteData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteAdd~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[0]));
// synopsys translate_off
defparam \WriteAdd[0]~I .input_async_reset = "none";
defparam \WriteAdd[0]~I .input_power_up = "low";
defparam \WriteAdd[0]~I .input_register_mode = "none";
defparam \WriteAdd[0]~I .input_sync_reset = "none";
defparam \WriteAdd[0]~I .oe_async_reset = "none";
defparam \WriteAdd[0]~I .oe_power_up = "low";
defparam \WriteAdd[0]~I .oe_register_mode = "none";
defparam \WriteAdd[0]~I .oe_sync_reset = "none";
defparam \WriteAdd[0]~I .operation_mode = "input";
defparam \WriteAdd[0]~I .output_async_reset = "none";
defparam \WriteAdd[0]~I .output_power_up = "low";
defparam \WriteAdd[0]~I .output_register_mode = "none";
defparam \WriteAdd[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteAdd~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[1]));
// synopsys translate_off
defparam \WriteAdd[1]~I .input_async_reset = "none";
defparam \WriteAdd[1]~I .input_power_up = "low";
defparam \WriteAdd[1]~I .input_register_mode = "none";
defparam \WriteAdd[1]~I .input_sync_reset = "none";
defparam \WriteAdd[1]~I .oe_async_reset = "none";
defparam \WriteAdd[1]~I .oe_power_up = "low";
defparam \WriteAdd[1]~I .oe_register_mode = "none";
defparam \WriteAdd[1]~I .oe_sync_reset = "none";
defparam \WriteAdd[1]~I .operation_mode = "input";
defparam \WriteAdd[1]~I .output_async_reset = "none";
defparam \WriteAdd[1]~I .output_power_up = "low";
defparam \WriteAdd[1]~I .output_register_mode = "none";
defparam \WriteAdd[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteAdd~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[2]));
// synopsys translate_off
defparam \WriteAdd[2]~I .input_async_reset = "none";
defparam \WriteAdd[2]~I .input_power_up = "low";
defparam \WriteAdd[2]~I .input_register_mode = "none";
defparam \WriteAdd[2]~I .input_sync_reset = "none";
defparam \WriteAdd[2]~I .oe_async_reset = "none";
defparam \WriteAdd[2]~I .oe_power_up = "low";
defparam \WriteAdd[2]~I .oe_register_mode = "none";
defparam \WriteAdd[2]~I .oe_sync_reset = "none";
defparam \WriteAdd[2]~I .operation_mode = "input";
defparam \WriteAdd[2]~I .output_async_reset = "none";
defparam \WriteAdd[2]~I .output_power_up = "low";
defparam \WriteAdd[2]~I .output_register_mode = "none";
defparam \WriteAdd[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteAdd~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[3]));
// synopsys translate_off
defparam \WriteAdd[3]~I .input_async_reset = "none";
defparam \WriteAdd[3]~I .input_power_up = "low";
defparam \WriteAdd[3]~I .input_register_mode = "none";
defparam \WriteAdd[3]~I .input_sync_reset = "none";
defparam \WriteAdd[3]~I .oe_async_reset = "none";
defparam \WriteAdd[3]~I .oe_power_up = "low";
defparam \WriteAdd[3]~I .oe_register_mode = "none";
defparam \WriteAdd[3]~I .oe_sync_reset = "none";
defparam \WriteAdd[3]~I .operation_mode = "input";
defparam \WriteAdd[3]~I .output_async_reset = "none";
defparam \WriteAdd[3]~I .output_power_up = "low";
defparam \WriteAdd[3]~I .output_register_mode = "none";
defparam \WriteAdd[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteAdd~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[4]));
// synopsys translate_off
defparam \WriteAdd[4]~I .input_async_reset = "none";
defparam \WriteAdd[4]~I .input_power_up = "low";
defparam \WriteAdd[4]~I .input_register_mode = "none";
defparam \WriteAdd[4]~I .input_sync_reset = "none";
defparam \WriteAdd[4]~I .oe_async_reset = "none";
defparam \WriteAdd[4]~I .oe_power_up = "low";
defparam \WriteAdd[4]~I .oe_register_mode = "none";
defparam \WriteAdd[4]~I .oe_sync_reset = "none";
defparam \WriteAdd[4]~I .operation_mode = "input";
defparam \WriteAdd[4]~I .output_async_reset = "none";
defparam \WriteAdd[4]~I .output_power_up = "low";
defparam \WriteAdd[4]~I .output_register_mode = "none";
defparam \WriteAdd[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ReadAdd1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[0]));
// synopsys translate_off
defparam \ReadAdd1[0]~I .input_async_reset = "none";
defparam \ReadAdd1[0]~I .input_power_up = "low";
defparam \ReadAdd1[0]~I .input_register_mode = "none";
defparam \ReadAdd1[0]~I .input_sync_reset = "none";
defparam \ReadAdd1[0]~I .oe_async_reset = "none";
defparam \ReadAdd1[0]~I .oe_power_up = "low";
defparam \ReadAdd1[0]~I .oe_register_mode = "none";
defparam \ReadAdd1[0]~I .oe_sync_reset = "none";
defparam \ReadAdd1[0]~I .operation_mode = "input";
defparam \ReadAdd1[0]~I .output_async_reset = "none";
defparam \ReadAdd1[0]~I .output_power_up = "low";
defparam \ReadAdd1[0]~I .output_register_mode = "none";
defparam \ReadAdd1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ReadAdd1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[1]));
// synopsys translate_off
defparam \ReadAdd1[1]~I .input_async_reset = "none";
defparam \ReadAdd1[1]~I .input_power_up = "low";
defparam \ReadAdd1[1]~I .input_register_mode = "none";
defparam \ReadAdd1[1]~I .input_sync_reset = "none";
defparam \ReadAdd1[1]~I .oe_async_reset = "none";
defparam \ReadAdd1[1]~I .oe_power_up = "low";
defparam \ReadAdd1[1]~I .oe_register_mode = "none";
defparam \ReadAdd1[1]~I .oe_sync_reset = "none";
defparam \ReadAdd1[1]~I .operation_mode = "input";
defparam \ReadAdd1[1]~I .output_async_reset = "none";
defparam \ReadAdd1[1]~I .output_power_up = "low";
defparam \ReadAdd1[1]~I .output_register_mode = "none";
defparam \ReadAdd1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ReadAdd1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[2]));
// synopsys translate_off
defparam \ReadAdd1[2]~I .input_async_reset = "none";
defparam \ReadAdd1[2]~I .input_power_up = "low";
defparam \ReadAdd1[2]~I .input_register_mode = "none";
defparam \ReadAdd1[2]~I .input_sync_reset = "none";
defparam \ReadAdd1[2]~I .oe_async_reset = "none";
defparam \ReadAdd1[2]~I .oe_power_up = "low";
defparam \ReadAdd1[2]~I .oe_register_mode = "none";
defparam \ReadAdd1[2]~I .oe_sync_reset = "none";
defparam \ReadAdd1[2]~I .operation_mode = "input";
defparam \ReadAdd1[2]~I .output_async_reset = "none";
defparam \ReadAdd1[2]~I .output_power_up = "low";
defparam \ReadAdd1[2]~I .output_register_mode = "none";
defparam \ReadAdd1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ReadAdd1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[3]));
// synopsys translate_off
defparam \ReadAdd1[3]~I .input_async_reset = "none";
defparam \ReadAdd1[3]~I .input_power_up = "low";
defparam \ReadAdd1[3]~I .input_register_mode = "none";
defparam \ReadAdd1[3]~I .input_sync_reset = "none";
defparam \ReadAdd1[3]~I .oe_async_reset = "none";
defparam \ReadAdd1[3]~I .oe_power_up = "low";
defparam \ReadAdd1[3]~I .oe_register_mode = "none";
defparam \ReadAdd1[3]~I .oe_sync_reset = "none";
defparam \ReadAdd1[3]~I .operation_mode = "input";
defparam \ReadAdd1[3]~I .output_async_reset = "none";
defparam \ReadAdd1[3]~I .output_power_up = "low";
defparam \ReadAdd1[3]~I .output_register_mode = "none";
defparam \ReadAdd1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ReadAdd1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[4]));
// synopsys translate_off
defparam \ReadAdd1[4]~I .input_async_reset = "none";
defparam \ReadAdd1[4]~I .input_power_up = "low";
defparam \ReadAdd1[4]~I .input_register_mode = "none";
defparam \ReadAdd1[4]~I .input_sync_reset = "none";
defparam \ReadAdd1[4]~I .oe_async_reset = "none";
defparam \ReadAdd1[4]~I .oe_power_up = "low";
defparam \ReadAdd1[4]~I .oe_register_mode = "none";
defparam \ReadAdd1[4]~I .oe_sync_reset = "none";
defparam \ReadAdd1[4]~I .operation_mode = "input";
defparam \ReadAdd1[4]~I .output_async_reset = "none";
defparam \ReadAdd1[4]~I .output_power_up = "low";
defparam \ReadAdd1[4]~I .output_register_mode = "none";
defparam \ReadAdd1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[1]));
// synopsys translate_off
defparam \WriteData[1]~I .input_async_reset = "none";
defparam \WriteData[1]~I .input_power_up = "low";
defparam \WriteData[1]~I .input_register_mode = "none";
defparam \WriteData[1]~I .input_sync_reset = "none";
defparam \WriteData[1]~I .oe_async_reset = "none";
defparam \WriteData[1]~I .oe_power_up = "low";
defparam \WriteData[1]~I .oe_register_mode = "none";
defparam \WriteData[1]~I .oe_sync_reset = "none";
defparam \WriteData[1]~I .operation_mode = "input";
defparam \WriteData[1]~I .output_async_reset = "none";
defparam \WriteData[1]~I .output_power_up = "low";
defparam \WriteData[1]~I .output_register_mode = "none";
defparam \WriteData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[2]));
// synopsys translate_off
defparam \WriteData[2]~I .input_async_reset = "none";
defparam \WriteData[2]~I .input_power_up = "low";
defparam \WriteData[2]~I .input_register_mode = "none";
defparam \WriteData[2]~I .input_sync_reset = "none";
defparam \WriteData[2]~I .oe_async_reset = "none";
defparam \WriteData[2]~I .oe_power_up = "low";
defparam \WriteData[2]~I .oe_register_mode = "none";
defparam \WriteData[2]~I .oe_sync_reset = "none";
defparam \WriteData[2]~I .operation_mode = "input";
defparam \WriteData[2]~I .output_async_reset = "none";
defparam \WriteData[2]~I .output_power_up = "low";
defparam \WriteData[2]~I .output_register_mode = "none";
defparam \WriteData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[3]));
// synopsys translate_off
defparam \WriteData[3]~I .input_async_reset = "none";
defparam \WriteData[3]~I .input_power_up = "low";
defparam \WriteData[3]~I .input_register_mode = "none";
defparam \WriteData[3]~I .input_sync_reset = "none";
defparam \WriteData[3]~I .oe_async_reset = "none";
defparam \WriteData[3]~I .oe_power_up = "low";
defparam \WriteData[3]~I .oe_register_mode = "none";
defparam \WriteData[3]~I .oe_sync_reset = "none";
defparam \WriteData[3]~I .operation_mode = "input";
defparam \WriteData[3]~I .output_async_reset = "none";
defparam \WriteData[3]~I .output_power_up = "low";
defparam \WriteData[3]~I .output_register_mode = "none";
defparam \WriteData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[4]));
// synopsys translate_off
defparam \WriteData[4]~I .input_async_reset = "none";
defparam \WriteData[4]~I .input_power_up = "low";
defparam \WriteData[4]~I .input_register_mode = "none";
defparam \WriteData[4]~I .input_sync_reset = "none";
defparam \WriteData[4]~I .oe_async_reset = "none";
defparam \WriteData[4]~I .oe_power_up = "low";
defparam \WriteData[4]~I .oe_register_mode = "none";
defparam \WriteData[4]~I .oe_sync_reset = "none";
defparam \WriteData[4]~I .operation_mode = "input";
defparam \WriteData[4]~I .output_async_reset = "none";
defparam \WriteData[4]~I .output_power_up = "low";
defparam \WriteData[4]~I .output_register_mode = "none";
defparam \WriteData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[5]));
// synopsys translate_off
defparam \WriteData[5]~I .input_async_reset = "none";
defparam \WriteData[5]~I .input_power_up = "low";
defparam \WriteData[5]~I .input_register_mode = "none";
defparam \WriteData[5]~I .input_sync_reset = "none";
defparam \WriteData[5]~I .oe_async_reset = "none";
defparam \WriteData[5]~I .oe_power_up = "low";
defparam \WriteData[5]~I .oe_register_mode = "none";
defparam \WriteData[5]~I .oe_sync_reset = "none";
defparam \WriteData[5]~I .operation_mode = "input";
defparam \WriteData[5]~I .output_async_reset = "none";
defparam \WriteData[5]~I .output_power_up = "low";
defparam \WriteData[5]~I .output_register_mode = "none";
defparam \WriteData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[6]));
// synopsys translate_off
defparam \WriteData[6]~I .input_async_reset = "none";
defparam \WriteData[6]~I .input_power_up = "low";
defparam \WriteData[6]~I .input_register_mode = "none";
defparam \WriteData[6]~I .input_sync_reset = "none";
defparam \WriteData[6]~I .oe_async_reset = "none";
defparam \WriteData[6]~I .oe_power_up = "low";
defparam \WriteData[6]~I .oe_register_mode = "none";
defparam \WriteData[6]~I .oe_sync_reset = "none";
defparam \WriteData[6]~I .operation_mode = "input";
defparam \WriteData[6]~I .output_async_reset = "none";
defparam \WriteData[6]~I .output_power_up = "low";
defparam \WriteData[6]~I .output_register_mode = "none";
defparam \WriteData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[7]));
// synopsys translate_off
defparam \WriteData[7]~I .input_async_reset = "none";
defparam \WriteData[7]~I .input_power_up = "low";
defparam \WriteData[7]~I .input_register_mode = "none";
defparam \WriteData[7]~I .input_sync_reset = "none";
defparam \WriteData[7]~I .oe_async_reset = "none";
defparam \WriteData[7]~I .oe_power_up = "low";
defparam \WriteData[7]~I .oe_register_mode = "none";
defparam \WriteData[7]~I .oe_sync_reset = "none";
defparam \WriteData[7]~I .operation_mode = "input";
defparam \WriteData[7]~I .output_async_reset = "none";
defparam \WriteData[7]~I .output_power_up = "low";
defparam \WriteData[7]~I .output_register_mode = "none";
defparam \WriteData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[8]));
// synopsys translate_off
defparam \WriteData[8]~I .input_async_reset = "none";
defparam \WriteData[8]~I .input_power_up = "low";
defparam \WriteData[8]~I .input_register_mode = "none";
defparam \WriteData[8]~I .input_sync_reset = "none";
defparam \WriteData[8]~I .oe_async_reset = "none";
defparam \WriteData[8]~I .oe_power_up = "low";
defparam \WriteData[8]~I .oe_register_mode = "none";
defparam \WriteData[8]~I .oe_sync_reset = "none";
defparam \WriteData[8]~I .operation_mode = "input";
defparam \WriteData[8]~I .output_async_reset = "none";
defparam \WriteData[8]~I .output_power_up = "low";
defparam \WriteData[8]~I .output_register_mode = "none";
defparam \WriteData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[9]));
// synopsys translate_off
defparam \WriteData[9]~I .input_async_reset = "none";
defparam \WriteData[9]~I .input_power_up = "low";
defparam \WriteData[9]~I .input_register_mode = "none";
defparam \WriteData[9]~I .input_sync_reset = "none";
defparam \WriteData[9]~I .oe_async_reset = "none";
defparam \WriteData[9]~I .oe_power_up = "low";
defparam \WriteData[9]~I .oe_register_mode = "none";
defparam \WriteData[9]~I .oe_sync_reset = "none";
defparam \WriteData[9]~I .operation_mode = "input";
defparam \WriteData[9]~I .output_async_reset = "none";
defparam \WriteData[9]~I .output_power_up = "low";
defparam \WriteData[9]~I .output_register_mode = "none";
defparam \WriteData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[10]));
// synopsys translate_off
defparam \WriteData[10]~I .input_async_reset = "none";
defparam \WriteData[10]~I .input_power_up = "low";
defparam \WriteData[10]~I .input_register_mode = "none";
defparam \WriteData[10]~I .input_sync_reset = "none";
defparam \WriteData[10]~I .oe_async_reset = "none";
defparam \WriteData[10]~I .oe_power_up = "low";
defparam \WriteData[10]~I .oe_register_mode = "none";
defparam \WriteData[10]~I .oe_sync_reset = "none";
defparam \WriteData[10]~I .operation_mode = "input";
defparam \WriteData[10]~I .output_async_reset = "none";
defparam \WriteData[10]~I .output_power_up = "low";
defparam \WriteData[10]~I .output_register_mode = "none";
defparam \WriteData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[11]));
// synopsys translate_off
defparam \WriteData[11]~I .input_async_reset = "none";
defparam \WriteData[11]~I .input_power_up = "low";
defparam \WriteData[11]~I .input_register_mode = "none";
defparam \WriteData[11]~I .input_sync_reset = "none";
defparam \WriteData[11]~I .oe_async_reset = "none";
defparam \WriteData[11]~I .oe_power_up = "low";
defparam \WriteData[11]~I .oe_register_mode = "none";
defparam \WriteData[11]~I .oe_sync_reset = "none";
defparam \WriteData[11]~I .operation_mode = "input";
defparam \WriteData[11]~I .output_async_reset = "none";
defparam \WriteData[11]~I .output_power_up = "low";
defparam \WriteData[11]~I .output_register_mode = "none";
defparam \WriteData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[12]));
// synopsys translate_off
defparam \WriteData[12]~I .input_async_reset = "none";
defparam \WriteData[12]~I .input_power_up = "low";
defparam \WriteData[12]~I .input_register_mode = "none";
defparam \WriteData[12]~I .input_sync_reset = "none";
defparam \WriteData[12]~I .oe_async_reset = "none";
defparam \WriteData[12]~I .oe_power_up = "low";
defparam \WriteData[12]~I .oe_register_mode = "none";
defparam \WriteData[12]~I .oe_sync_reset = "none";
defparam \WriteData[12]~I .operation_mode = "input";
defparam \WriteData[12]~I .output_async_reset = "none";
defparam \WriteData[12]~I .output_power_up = "low";
defparam \WriteData[12]~I .output_register_mode = "none";
defparam \WriteData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[13]));
// synopsys translate_off
defparam \WriteData[13]~I .input_async_reset = "none";
defparam \WriteData[13]~I .input_power_up = "low";
defparam \WriteData[13]~I .input_register_mode = "none";
defparam \WriteData[13]~I .input_sync_reset = "none";
defparam \WriteData[13]~I .oe_async_reset = "none";
defparam \WriteData[13]~I .oe_power_up = "low";
defparam \WriteData[13]~I .oe_register_mode = "none";
defparam \WriteData[13]~I .oe_sync_reset = "none";
defparam \WriteData[13]~I .operation_mode = "input";
defparam \WriteData[13]~I .output_async_reset = "none";
defparam \WriteData[13]~I .output_power_up = "low";
defparam \WriteData[13]~I .output_register_mode = "none";
defparam \WriteData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[14]));
// synopsys translate_off
defparam \WriteData[14]~I .input_async_reset = "none";
defparam \WriteData[14]~I .input_power_up = "low";
defparam \WriteData[14]~I .input_register_mode = "none";
defparam \WriteData[14]~I .input_sync_reset = "none";
defparam \WriteData[14]~I .oe_async_reset = "none";
defparam \WriteData[14]~I .oe_power_up = "low";
defparam \WriteData[14]~I .oe_register_mode = "none";
defparam \WriteData[14]~I .oe_sync_reset = "none";
defparam \WriteData[14]~I .operation_mode = "input";
defparam \WriteData[14]~I .output_async_reset = "none";
defparam \WriteData[14]~I .output_power_up = "low";
defparam \WriteData[14]~I .output_register_mode = "none";
defparam \WriteData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[15]));
// synopsys translate_off
defparam \WriteData[15]~I .input_async_reset = "none";
defparam \WriteData[15]~I .input_power_up = "low";
defparam \WriteData[15]~I .input_register_mode = "none";
defparam \WriteData[15]~I .input_sync_reset = "none";
defparam \WriteData[15]~I .oe_async_reset = "none";
defparam \WriteData[15]~I .oe_power_up = "low";
defparam \WriteData[15]~I .oe_register_mode = "none";
defparam \WriteData[15]~I .oe_sync_reset = "none";
defparam \WriteData[15]~I .operation_mode = "input";
defparam \WriteData[15]~I .output_async_reset = "none";
defparam \WriteData[15]~I .output_power_up = "low";
defparam \WriteData[15]~I .output_register_mode = "none";
defparam \WriteData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[16]));
// synopsys translate_off
defparam \WriteData[16]~I .input_async_reset = "none";
defparam \WriteData[16]~I .input_power_up = "low";
defparam \WriteData[16]~I .input_register_mode = "none";
defparam \WriteData[16]~I .input_sync_reset = "none";
defparam \WriteData[16]~I .oe_async_reset = "none";
defparam \WriteData[16]~I .oe_power_up = "low";
defparam \WriteData[16]~I .oe_register_mode = "none";
defparam \WriteData[16]~I .oe_sync_reset = "none";
defparam \WriteData[16]~I .operation_mode = "input";
defparam \WriteData[16]~I .output_async_reset = "none";
defparam \WriteData[16]~I .output_power_up = "low";
defparam \WriteData[16]~I .output_register_mode = "none";
defparam \WriteData[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[17]));
// synopsys translate_off
defparam \WriteData[17]~I .input_async_reset = "none";
defparam \WriteData[17]~I .input_power_up = "low";
defparam \WriteData[17]~I .input_register_mode = "none";
defparam \WriteData[17]~I .input_sync_reset = "none";
defparam \WriteData[17]~I .oe_async_reset = "none";
defparam \WriteData[17]~I .oe_power_up = "low";
defparam \WriteData[17]~I .oe_register_mode = "none";
defparam \WriteData[17]~I .oe_sync_reset = "none";
defparam \WriteData[17]~I .operation_mode = "input";
defparam \WriteData[17]~I .output_async_reset = "none";
defparam \WriteData[17]~I .output_power_up = "low";
defparam \WriteData[17]~I .output_register_mode = "none";
defparam \WriteData[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[18]));
// synopsys translate_off
defparam \WriteData[18]~I .input_async_reset = "none";
defparam \WriteData[18]~I .input_power_up = "low";
defparam \WriteData[18]~I .input_register_mode = "none";
defparam \WriteData[18]~I .input_sync_reset = "none";
defparam \WriteData[18]~I .oe_async_reset = "none";
defparam \WriteData[18]~I .oe_power_up = "low";
defparam \WriteData[18]~I .oe_register_mode = "none";
defparam \WriteData[18]~I .oe_sync_reset = "none";
defparam \WriteData[18]~I .operation_mode = "input";
defparam \WriteData[18]~I .output_async_reset = "none";
defparam \WriteData[18]~I .output_power_up = "low";
defparam \WriteData[18]~I .output_register_mode = "none";
defparam \WriteData[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[19]));
// synopsys translate_off
defparam \WriteData[19]~I .input_async_reset = "none";
defparam \WriteData[19]~I .input_power_up = "low";
defparam \WriteData[19]~I .input_register_mode = "none";
defparam \WriteData[19]~I .input_sync_reset = "none";
defparam \WriteData[19]~I .oe_async_reset = "none";
defparam \WriteData[19]~I .oe_power_up = "low";
defparam \WriteData[19]~I .oe_register_mode = "none";
defparam \WriteData[19]~I .oe_sync_reset = "none";
defparam \WriteData[19]~I .operation_mode = "input";
defparam \WriteData[19]~I .output_async_reset = "none";
defparam \WriteData[19]~I .output_power_up = "low";
defparam \WriteData[19]~I .output_register_mode = "none";
defparam \WriteData[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[20]));
// synopsys translate_off
defparam \WriteData[20]~I .input_async_reset = "none";
defparam \WriteData[20]~I .input_power_up = "low";
defparam \WriteData[20]~I .input_register_mode = "none";
defparam \WriteData[20]~I .input_sync_reset = "none";
defparam \WriteData[20]~I .oe_async_reset = "none";
defparam \WriteData[20]~I .oe_power_up = "low";
defparam \WriteData[20]~I .oe_register_mode = "none";
defparam \WriteData[20]~I .oe_sync_reset = "none";
defparam \WriteData[20]~I .operation_mode = "input";
defparam \WriteData[20]~I .output_async_reset = "none";
defparam \WriteData[20]~I .output_power_up = "low";
defparam \WriteData[20]~I .output_register_mode = "none";
defparam \WriteData[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[21]));
// synopsys translate_off
defparam \WriteData[21]~I .input_async_reset = "none";
defparam \WriteData[21]~I .input_power_up = "low";
defparam \WriteData[21]~I .input_register_mode = "none";
defparam \WriteData[21]~I .input_sync_reset = "none";
defparam \WriteData[21]~I .oe_async_reset = "none";
defparam \WriteData[21]~I .oe_power_up = "low";
defparam \WriteData[21]~I .oe_register_mode = "none";
defparam \WriteData[21]~I .oe_sync_reset = "none";
defparam \WriteData[21]~I .operation_mode = "input";
defparam \WriteData[21]~I .output_async_reset = "none";
defparam \WriteData[21]~I .output_power_up = "low";
defparam \WriteData[21]~I .output_register_mode = "none";
defparam \WriteData[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[22]));
// synopsys translate_off
defparam \WriteData[22]~I .input_async_reset = "none";
defparam \WriteData[22]~I .input_power_up = "low";
defparam \WriteData[22]~I .input_register_mode = "none";
defparam \WriteData[22]~I .input_sync_reset = "none";
defparam \WriteData[22]~I .oe_async_reset = "none";
defparam \WriteData[22]~I .oe_power_up = "low";
defparam \WriteData[22]~I .oe_register_mode = "none";
defparam \WriteData[22]~I .oe_sync_reset = "none";
defparam \WriteData[22]~I .operation_mode = "input";
defparam \WriteData[22]~I .output_async_reset = "none";
defparam \WriteData[22]~I .output_power_up = "low";
defparam \WriteData[22]~I .output_register_mode = "none";
defparam \WriteData[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[23]));
// synopsys translate_off
defparam \WriteData[23]~I .input_async_reset = "none";
defparam \WriteData[23]~I .input_power_up = "low";
defparam \WriteData[23]~I .input_register_mode = "none";
defparam \WriteData[23]~I .input_sync_reset = "none";
defparam \WriteData[23]~I .oe_async_reset = "none";
defparam \WriteData[23]~I .oe_power_up = "low";
defparam \WriteData[23]~I .oe_register_mode = "none";
defparam \WriteData[23]~I .oe_sync_reset = "none";
defparam \WriteData[23]~I .operation_mode = "input";
defparam \WriteData[23]~I .output_async_reset = "none";
defparam \WriteData[23]~I .output_power_up = "low";
defparam \WriteData[23]~I .output_register_mode = "none";
defparam \WriteData[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[24]));
// synopsys translate_off
defparam \WriteData[24]~I .input_async_reset = "none";
defparam \WriteData[24]~I .input_power_up = "low";
defparam \WriteData[24]~I .input_register_mode = "none";
defparam \WriteData[24]~I .input_sync_reset = "none";
defparam \WriteData[24]~I .oe_async_reset = "none";
defparam \WriteData[24]~I .oe_power_up = "low";
defparam \WriteData[24]~I .oe_register_mode = "none";
defparam \WriteData[24]~I .oe_sync_reset = "none";
defparam \WriteData[24]~I .operation_mode = "input";
defparam \WriteData[24]~I .output_async_reset = "none";
defparam \WriteData[24]~I .output_power_up = "low";
defparam \WriteData[24]~I .output_register_mode = "none";
defparam \WriteData[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[25]));
// synopsys translate_off
defparam \WriteData[25]~I .input_async_reset = "none";
defparam \WriteData[25]~I .input_power_up = "low";
defparam \WriteData[25]~I .input_register_mode = "none";
defparam \WriteData[25]~I .input_sync_reset = "none";
defparam \WriteData[25]~I .oe_async_reset = "none";
defparam \WriteData[25]~I .oe_power_up = "low";
defparam \WriteData[25]~I .oe_register_mode = "none";
defparam \WriteData[25]~I .oe_sync_reset = "none";
defparam \WriteData[25]~I .operation_mode = "input";
defparam \WriteData[25]~I .output_async_reset = "none";
defparam \WriteData[25]~I .output_power_up = "low";
defparam \WriteData[25]~I .output_register_mode = "none";
defparam \WriteData[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[26]));
// synopsys translate_off
defparam \WriteData[26]~I .input_async_reset = "none";
defparam \WriteData[26]~I .input_power_up = "low";
defparam \WriteData[26]~I .input_register_mode = "none";
defparam \WriteData[26]~I .input_sync_reset = "none";
defparam \WriteData[26]~I .oe_async_reset = "none";
defparam \WriteData[26]~I .oe_power_up = "low";
defparam \WriteData[26]~I .oe_register_mode = "none";
defparam \WriteData[26]~I .oe_sync_reset = "none";
defparam \WriteData[26]~I .operation_mode = "input";
defparam \WriteData[26]~I .output_async_reset = "none";
defparam \WriteData[26]~I .output_power_up = "low";
defparam \WriteData[26]~I .output_register_mode = "none";
defparam \WriteData[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[27]));
// synopsys translate_off
defparam \WriteData[27]~I .input_async_reset = "none";
defparam \WriteData[27]~I .input_power_up = "low";
defparam \WriteData[27]~I .input_register_mode = "none";
defparam \WriteData[27]~I .input_sync_reset = "none";
defparam \WriteData[27]~I .oe_async_reset = "none";
defparam \WriteData[27]~I .oe_power_up = "low";
defparam \WriteData[27]~I .oe_register_mode = "none";
defparam \WriteData[27]~I .oe_sync_reset = "none";
defparam \WriteData[27]~I .operation_mode = "input";
defparam \WriteData[27]~I .output_async_reset = "none";
defparam \WriteData[27]~I .output_power_up = "low";
defparam \WriteData[27]~I .output_register_mode = "none";
defparam \WriteData[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[28]));
// synopsys translate_off
defparam \WriteData[28]~I .input_async_reset = "none";
defparam \WriteData[28]~I .input_power_up = "low";
defparam \WriteData[28]~I .input_register_mode = "none";
defparam \WriteData[28]~I .input_sync_reset = "none";
defparam \WriteData[28]~I .oe_async_reset = "none";
defparam \WriteData[28]~I .oe_power_up = "low";
defparam \WriteData[28]~I .oe_register_mode = "none";
defparam \WriteData[28]~I .oe_sync_reset = "none";
defparam \WriteData[28]~I .operation_mode = "input";
defparam \WriteData[28]~I .output_async_reset = "none";
defparam \WriteData[28]~I .output_power_up = "low";
defparam \WriteData[28]~I .output_register_mode = "none";
defparam \WriteData[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[29]));
// synopsys translate_off
defparam \WriteData[29]~I .input_async_reset = "none";
defparam \WriteData[29]~I .input_power_up = "low";
defparam \WriteData[29]~I .input_register_mode = "none";
defparam \WriteData[29]~I .input_sync_reset = "none";
defparam \WriteData[29]~I .oe_async_reset = "none";
defparam \WriteData[29]~I .oe_power_up = "low";
defparam \WriteData[29]~I .oe_register_mode = "none";
defparam \WriteData[29]~I .oe_sync_reset = "none";
defparam \WriteData[29]~I .operation_mode = "input";
defparam \WriteData[29]~I .output_async_reset = "none";
defparam \WriteData[29]~I .output_power_up = "low";
defparam \WriteData[29]~I .output_register_mode = "none";
defparam \WriteData[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[30]));
// synopsys translate_off
defparam \WriteData[30]~I .input_async_reset = "none";
defparam \WriteData[30]~I .input_power_up = "low";
defparam \WriteData[30]~I .input_register_mode = "none";
defparam \WriteData[30]~I .input_sync_reset = "none";
defparam \WriteData[30]~I .oe_async_reset = "none";
defparam \WriteData[30]~I .oe_power_up = "low";
defparam \WriteData[30]~I .oe_register_mode = "none";
defparam \WriteData[30]~I .oe_sync_reset = "none";
defparam \WriteData[30]~I .operation_mode = "input";
defparam \WriteData[30]~I .output_async_reset = "none";
defparam \WriteData[30]~I .output_power_up = "low";
defparam \WriteData[30]~I .output_register_mode = "none";
defparam \WriteData[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteData[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WriteData~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteData[31]));
// synopsys translate_off
defparam \WriteData[31]~I .input_async_reset = "none";
defparam \WriteData[31]~I .input_power_up = "low";
defparam \WriteData[31]~I .input_register_mode = "none";
defparam \WriteData[31]~I .input_sync_reset = "none";
defparam \WriteData[31]~I .oe_async_reset = "none";
defparam \WriteData[31]~I .oe_power_up = "low";
defparam \WriteData[31]~I .oe_register_mode = "none";
defparam \WriteData[31]~I .oe_sync_reset = "none";
defparam \WriteData[31]~I .operation_mode = "input";
defparam \WriteData[31]~I .output_async_reset = "none";
defparam \WriteData[31]~I .output_power_up = "low";
defparam \WriteData[31]~I .output_register_mode = "none";
defparam \WriteData[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y33
cycloneii_ram_block \regFile_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\ReadWriteEn~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WriteData~combout [31],\WriteData~combout [30],\WriteData~combout [29],\WriteData~combout [28],\WriteData~combout [27],\WriteData~combout [26],\WriteData~combout [25],\WriteData~combout [24],\WriteData~combout [23],\WriteData~combout [22],\WriteData~combout [21],\WriteData~combout [20],\WriteData~combout [19],
\WriteData~combout [18],\WriteData~combout [17],\WriteData~combout [16],\WriteData~combout [15],\WriteData~combout [14],\WriteData~combout [13],\WriteData~combout [12],\WriteData~combout [11],\WriteData~combout [10],\WriteData~combout [9],\WriteData~combout [8],\WriteData~combout [7],\WriteData~combout [6],
\WriteData~combout [5],\WriteData~combout [4],\WriteData~combout [3],\WriteData~combout [2],\WriteData~combout [1],\WriteData~combout [0]}),
	.portaaddr({\WriteAdd~combout [4],\WriteAdd~combout [3],\WriteAdd~combout [2],\WriteAdd~combout [1],\WriteAdd~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\ReadAdd1~combout [4],\ReadAdd1~combout [3],\ReadAdd1~combout [2],\ReadAdd1~combout [1],\ReadAdd1~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regFile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:regFile_rtl_0|altsyncram_sng1:auto_generated|ALTSYNCRAM";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \regFile_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N20
cycloneii_lcell_comb \ReadData1[0]~enfeeder (
// Equation(s):
// \ReadData1[0]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[0]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[0]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[0]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N21
cycloneii_lcell_ff \ReadData1[0]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[0]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[0]~en_regout ));

// Location: LCCOMB_X1_Y25_N6
cycloneii_lcell_comb \ReadData1[1]~enfeeder (
// Equation(s):
// \ReadData1[1]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[1]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[1]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[1]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N7
cycloneii_lcell_ff \ReadData1[1]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[1]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[1]~en_regout ));

// Location: LCCOMB_X1_Y25_N8
cycloneii_lcell_comb \ReadData1[2]~enfeeder (
// Equation(s):
// \ReadData1[2]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[2]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[2]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[2]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N9
cycloneii_lcell_ff \ReadData1[2]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[2]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[2]~en_regout ));

// Location: LCCOMB_X1_Y25_N30
cycloneii_lcell_comb \ReadData1[3]~enfeeder (
// Equation(s):
// \ReadData1[3]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[3]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[3]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[3]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N31
cycloneii_lcell_ff \ReadData1[3]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[3]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[3]~en_regout ));

// Location: LCCOMB_X1_Y25_N4
cycloneii_lcell_comb \ReadData1[4]~enfeeder (
// Equation(s):
// \ReadData1[4]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[4]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[4]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[4]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N5
cycloneii_lcell_ff \ReadData1[4]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[4]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[4]~en_regout ));

// Location: LCCOMB_X1_Y25_N2
cycloneii_lcell_comb \ReadData1[5]~enfeeder (
// Equation(s):
// \ReadData1[5]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[5]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[5]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[5]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N3
cycloneii_lcell_ff \ReadData1[5]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[5]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[5]~en_regout ));

// Location: LCCOMB_X1_Y25_N24
cycloneii_lcell_comb \ReadData1[6]~enfeeder (
// Equation(s):
// \ReadData1[6]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[6]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[6]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[6]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N25
cycloneii_lcell_ff \ReadData1[6]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[6]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[6]~en_regout ));

// Location: LCCOMB_X1_Y25_N18
cycloneii_lcell_comb \ReadData1[7]~enfeeder (
// Equation(s):
// \ReadData1[7]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[7]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[7]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[7]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N19
cycloneii_lcell_ff \ReadData1[7]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[7]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[7]~en_regout ));

// Location: LCCOMB_X1_Y25_N28
cycloneii_lcell_comb \ReadData1[8]~enfeeder (
// Equation(s):
// \ReadData1[8]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[8]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[8]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[8]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N29
cycloneii_lcell_ff \ReadData1[8]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[8]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[8]~en_regout ));

// Location: LCCOMB_X1_Y25_N22
cycloneii_lcell_comb \ReadData1[9]~enfeeder (
// Equation(s):
// \ReadData1[9]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[9]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[9]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[9]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N23
cycloneii_lcell_ff \ReadData1[9]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[9]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[9]~en_regout ));

// Location: LCCOMB_X1_Y25_N16
cycloneii_lcell_comb \ReadData1[10]~enfeeder (
// Equation(s):
// \ReadData1[10]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[10]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[10]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[10]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N17
cycloneii_lcell_ff \ReadData1[10]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[10]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[10]~en_regout ));

// Location: LCCOMB_X1_Y25_N14
cycloneii_lcell_comb \ReadData1[11]~enfeeder (
// Equation(s):
// \ReadData1[11]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[11]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[11]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[11]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N15
cycloneii_lcell_ff \ReadData1[11]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[11]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[11]~en_regout ));

// Location: LCCOMB_X1_Y25_N0
cycloneii_lcell_comb \ReadData1[12]~enfeeder (
// Equation(s):
// \ReadData1[12]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[12]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[12]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[12]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N1
cycloneii_lcell_ff \ReadData1[12]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[12]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[12]~en_regout ));

// Location: LCCOMB_X1_Y25_N10
cycloneii_lcell_comb \ReadData1[13]~enfeeder (
// Equation(s):
// \ReadData1[13]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[13]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[13]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[13]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N11
cycloneii_lcell_ff \ReadData1[13]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[13]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[13]~en_regout ));

// Location: LCCOMB_X1_Y25_N12
cycloneii_lcell_comb \ReadData1[14]~enfeeder (
// Equation(s):
// \ReadData1[14]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[14]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[14]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[14]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N13
cycloneii_lcell_ff \ReadData1[14]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[14]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[14]~en_regout ));

// Location: LCCOMB_X1_Y33_N16
cycloneii_lcell_comb \ReadData1[15]~enfeeder (
// Equation(s):
// \ReadData1[15]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[15]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[15]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[15]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N17
cycloneii_lcell_ff \ReadData1[15]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[15]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[15]~en_regout ));

// Location: LCCOMB_X1_Y33_N26
cycloneii_lcell_comb \ReadData1[16]~enfeeder (
// Equation(s):
// \ReadData1[16]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[16]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[16]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[16]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N27
cycloneii_lcell_ff \ReadData1[16]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[16]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[16]~en_regout ));

// Location: LCCOMB_X1_Y33_N8
cycloneii_lcell_comb \ReadData1[17]~enfeeder (
// Equation(s):
// \ReadData1[17]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[17]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[17]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[17]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N9
cycloneii_lcell_ff \ReadData1[17]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[17]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[17]~en_regout ));

// Location: LCCOMB_X1_Y33_N18
cycloneii_lcell_comb \ReadData1[18]~enfeeder (
// Equation(s):
// \ReadData1[18]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[18]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[18]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[18]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N19
cycloneii_lcell_ff \ReadData1[18]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[18]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[18]~en_regout ));

// Location: LCCOMB_X1_Y33_N0
cycloneii_lcell_comb \ReadData1[19]~enfeeder (
// Equation(s):
// \ReadData1[19]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[19]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[19]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[19]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N1
cycloneii_lcell_ff \ReadData1[19]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[19]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[19]~en_regout ));

// Location: LCCOMB_X1_Y33_N14
cycloneii_lcell_comb \ReadData1[20]~enfeeder (
// Equation(s):
// \ReadData1[20]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[20]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[20]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[20]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N15
cycloneii_lcell_ff \ReadData1[20]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[20]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[20]~en_regout ));

// Location: LCCOMB_X1_Y33_N12
cycloneii_lcell_comb \ReadData1[21]~enfeeder (
// Equation(s):
// \ReadData1[21]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[21]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[21]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[21]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N13
cycloneii_lcell_ff \ReadData1[21]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[21]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[21]~en_regout ));

// Location: LCCOMB_X1_Y33_N6
cycloneii_lcell_comb \ReadData1[22]~enfeeder (
// Equation(s):
// \ReadData1[22]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[22]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[22]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[22]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N7
cycloneii_lcell_ff \ReadData1[22]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[22]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[22]~en_regout ));

// Location: LCCOMB_X1_Y33_N28
cycloneii_lcell_comb \ReadData1[23]~enfeeder (
// Equation(s):
// \ReadData1[23]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[23]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[23]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[23]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N29
cycloneii_lcell_ff \ReadData1[23]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[23]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[23]~en_regout ));

// Location: LCCOMB_X1_Y33_N22
cycloneii_lcell_comb \ReadData1[24]~enfeeder (
// Equation(s):
// \ReadData1[24]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[24]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[24]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[24]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N23
cycloneii_lcell_ff \ReadData1[24]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[24]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[24]~en_regout ));

// Location: LCCOMB_X1_Y33_N4
cycloneii_lcell_comb \ReadData1[25]~enfeeder (
// Equation(s):
// \ReadData1[25]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[25]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[25]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[25]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N5
cycloneii_lcell_ff \ReadData1[25]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[25]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[25]~en_regout ));

// Location: LCCOMB_X1_Y33_N30
cycloneii_lcell_comb \ReadData1[26]~enfeeder (
// Equation(s):
// \ReadData1[26]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[26]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[26]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[26]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N31
cycloneii_lcell_ff \ReadData1[26]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[26]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[26]~en_regout ));

// Location: LCCOMB_X1_Y33_N24
cycloneii_lcell_comb \ReadData1[27]~enfeeder (
// Equation(s):
// \ReadData1[27]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[27]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[27]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[27]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N25
cycloneii_lcell_ff \ReadData1[27]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[27]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[27]~en_regout ));

// Location: LCCOMB_X1_Y33_N2
cycloneii_lcell_comb \ReadData1[28]~enfeeder (
// Equation(s):
// \ReadData1[28]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[28]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[28]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[28]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N3
cycloneii_lcell_ff \ReadData1[28]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[28]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[28]~en_regout ));

// Location: LCCOMB_X1_Y33_N20
cycloneii_lcell_comb \ReadData1[29]~enfeeder (
// Equation(s):
// \ReadData1[29]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[29]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[29]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[29]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N21
cycloneii_lcell_ff \ReadData1[29]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[29]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[29]~en_regout ));

// Location: LCCOMB_X1_Y33_N10
cycloneii_lcell_comb \ReadData1[30]~enfeeder (
// Equation(s):
// \ReadData1[30]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData1[30]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData1[30]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData1[30]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N11
cycloneii_lcell_ff \ReadData1[30]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData1[30]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[30]~en_regout ));

// Location: LCFF_X1_Y32_N5
cycloneii_lcell_ff \ReadData1[31]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ReadWriteEn~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData1[31]~en_regout ));

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ReadAdd2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[0]));
// synopsys translate_off
defparam \ReadAdd2[0]~I .input_async_reset = "none";
defparam \ReadAdd2[0]~I .input_power_up = "low";
defparam \ReadAdd2[0]~I .input_register_mode = "none";
defparam \ReadAdd2[0]~I .input_sync_reset = "none";
defparam \ReadAdd2[0]~I .oe_async_reset = "none";
defparam \ReadAdd2[0]~I .oe_power_up = "low";
defparam \ReadAdd2[0]~I .oe_register_mode = "none";
defparam \ReadAdd2[0]~I .oe_sync_reset = "none";
defparam \ReadAdd2[0]~I .operation_mode = "input";
defparam \ReadAdd2[0]~I .output_async_reset = "none";
defparam \ReadAdd2[0]~I .output_power_up = "low";
defparam \ReadAdd2[0]~I .output_register_mode = "none";
defparam \ReadAdd2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ReadAdd2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[1]));
// synopsys translate_off
defparam \ReadAdd2[1]~I .input_async_reset = "none";
defparam \ReadAdd2[1]~I .input_power_up = "low";
defparam \ReadAdd2[1]~I .input_register_mode = "none";
defparam \ReadAdd2[1]~I .input_sync_reset = "none";
defparam \ReadAdd2[1]~I .oe_async_reset = "none";
defparam \ReadAdd2[1]~I .oe_power_up = "low";
defparam \ReadAdd2[1]~I .oe_register_mode = "none";
defparam \ReadAdd2[1]~I .oe_sync_reset = "none";
defparam \ReadAdd2[1]~I .operation_mode = "input";
defparam \ReadAdd2[1]~I .output_async_reset = "none";
defparam \ReadAdd2[1]~I .output_power_up = "low";
defparam \ReadAdd2[1]~I .output_register_mode = "none";
defparam \ReadAdd2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ReadAdd2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[2]));
// synopsys translate_off
defparam \ReadAdd2[2]~I .input_async_reset = "none";
defparam \ReadAdd2[2]~I .input_power_up = "low";
defparam \ReadAdd2[2]~I .input_register_mode = "none";
defparam \ReadAdd2[2]~I .input_sync_reset = "none";
defparam \ReadAdd2[2]~I .oe_async_reset = "none";
defparam \ReadAdd2[2]~I .oe_power_up = "low";
defparam \ReadAdd2[2]~I .oe_register_mode = "none";
defparam \ReadAdd2[2]~I .oe_sync_reset = "none";
defparam \ReadAdd2[2]~I .operation_mode = "input";
defparam \ReadAdd2[2]~I .output_async_reset = "none";
defparam \ReadAdd2[2]~I .output_power_up = "low";
defparam \ReadAdd2[2]~I .output_register_mode = "none";
defparam \ReadAdd2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ReadAdd2~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[3]));
// synopsys translate_off
defparam \ReadAdd2[3]~I .input_async_reset = "none";
defparam \ReadAdd2[3]~I .input_power_up = "low";
defparam \ReadAdd2[3]~I .input_register_mode = "none";
defparam \ReadAdd2[3]~I .input_sync_reset = "none";
defparam \ReadAdd2[3]~I .oe_async_reset = "none";
defparam \ReadAdd2[3]~I .oe_power_up = "low";
defparam \ReadAdd2[3]~I .oe_register_mode = "none";
defparam \ReadAdd2[3]~I .oe_sync_reset = "none";
defparam \ReadAdd2[3]~I .operation_mode = "input";
defparam \ReadAdd2[3]~I .output_async_reset = "none";
defparam \ReadAdd2[3]~I .output_power_up = "low";
defparam \ReadAdd2[3]~I .output_register_mode = "none";
defparam \ReadAdd2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ReadAdd2~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[4]));
// synopsys translate_off
defparam \ReadAdd2[4]~I .input_async_reset = "none";
defparam \ReadAdd2[4]~I .input_power_up = "low";
defparam \ReadAdd2[4]~I .input_register_mode = "none";
defparam \ReadAdd2[4]~I .input_sync_reset = "none";
defparam \ReadAdd2[4]~I .oe_async_reset = "none";
defparam \ReadAdd2[4]~I .oe_power_up = "low";
defparam \ReadAdd2[4]~I .oe_register_mode = "none";
defparam \ReadAdd2[4]~I .oe_sync_reset = "none";
defparam \ReadAdd2[4]~I .operation_mode = "input";
defparam \ReadAdd2[4]~I .output_async_reset = "none";
defparam \ReadAdd2[4]~I .output_power_up = "low";
defparam \ReadAdd2[4]~I .output_register_mode = "none";
defparam \ReadAdd2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y32
cycloneii_ram_block \regFile_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\ReadWriteEn~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WriteData~combout [31],\WriteData~combout [30],\WriteData~combout [29],\WriteData~combout [28],\WriteData~combout [27],\WriteData~combout [26],\WriteData~combout [25],\WriteData~combout [24],\WriteData~combout [23],\WriteData~combout [22],\WriteData~combout [21],\WriteData~combout [20],\WriteData~combout [19],
\WriteData~combout [18],\WriteData~combout [17],\WriteData~combout [16],\WriteData~combout [15],\WriteData~combout [14],\WriteData~combout [13],\WriteData~combout [12],\WriteData~combout [11],\WriteData~combout [10],\WriteData~combout [9],\WriteData~combout [8],\WriteData~combout [7],\WriteData~combout [6],
\WriteData~combout [5],\WriteData~combout [4],\WriteData~combout [3],\WriteData~combout [2],\WriteData~combout [1],\WriteData~combout [0]}),
	.portaaddr({\WriteAdd~combout [4],\WriteAdd~combout [3],\WriteAdd~combout [2],\WriteAdd~combout [1],\WriteAdd~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\ReadAdd2~combout [4],\ReadAdd2~combout [3],\ReadAdd2~combout [2],\ReadAdd2~combout [1],\ReadAdd2~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regFile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:regFile_rtl_1|altsyncram_sng1:auto_generated|ALTSYNCRAM";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \regFile_rtl_1|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X1_Y32_N31
cycloneii_lcell_ff \ReadData2[0]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ReadWriteEn~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[0]~en_regout ));

// Location: LCFF_X1_Y32_N13
cycloneii_lcell_ff \ReadData2[1]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ReadWriteEn~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[1]~en_regout ));

// Location: LCFF_X1_Y32_N19
cycloneii_lcell_ff \ReadData2[2]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ReadWriteEn~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[2]~en_regout ));

// Location: LCFF_X1_Y32_N25
cycloneii_lcell_ff \ReadData2[3]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ReadWriteEn~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[3]~en_regout ));

// Location: LCFF_X1_Y32_N3
cycloneii_lcell_ff \ReadData2[4]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ReadWriteEn~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[4]~en_regout ));

// Location: LCFF_X1_Y32_N17
cycloneii_lcell_ff \ReadData2[5]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ReadWriteEn~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[5]~en_regout ));

// Location: LCFF_X1_Y32_N27
cycloneii_lcell_ff \ReadData2[6]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ReadWriteEn~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[6]~en_regout ));

// Location: LCFF_X1_Y32_N21
cycloneii_lcell_ff \ReadData2[7]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ReadWriteEn~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[7]~en_regout ));

// Location: LCFF_X1_Y32_N15
cycloneii_lcell_ff \ReadData2[8]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ReadWriteEn~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[8]~en_regout ));

// Location: LCFF_X1_Y32_N29
cycloneii_lcell_ff \ReadData2[9]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ReadWriteEn~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[9]~en_regout ));

// Location: LCFF_X1_Y32_N7
cycloneii_lcell_ff \ReadData2[10]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ReadWriteEn~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[10]~en_regout ));

// Location: LCFF_X1_Y32_N1
cycloneii_lcell_ff \ReadData2[11]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ReadWriteEn~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[11]~en_regout ));

// Location: LCFF_X1_Y32_N23
cycloneii_lcell_ff \ReadData2[12]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ReadWriteEn~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[12]~en_regout ));

// Location: LCFF_X1_Y32_N9
cycloneii_lcell_ff \ReadData2[13]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ReadWriteEn~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[13]~en_regout ));

// Location: LCFF_X1_Y32_N11
cycloneii_lcell_ff \ReadData2[14]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ReadWriteEn~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[14]~en_regout ));

// Location: LCCOMB_X1_Y27_N4
cycloneii_lcell_comb \ReadData2[15]~enfeeder (
// Equation(s):
// \ReadData2[15]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData2[15]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2[15]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData2[15]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N5
cycloneii_lcell_ff \ReadData2[15]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData2[15]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[15]~en_regout ));

// Location: LCCOMB_X1_Y27_N2
cycloneii_lcell_comb \ReadData2[16]~enfeeder (
// Equation(s):
// \ReadData2[16]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData2[16]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2[16]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData2[16]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N3
cycloneii_lcell_ff \ReadData2[16]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData2[16]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[16]~en_regout ));

// Location: LCCOMB_X1_Y27_N16
cycloneii_lcell_comb \ReadData2[17]~enfeeder (
// Equation(s):
// \ReadData2[17]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData2[17]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2[17]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData2[17]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N17
cycloneii_lcell_ff \ReadData2[17]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData2[17]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[17]~en_regout ));

// Location: LCCOMB_X1_Y27_N22
cycloneii_lcell_comb \ReadData2[18]~enfeeder (
// Equation(s):
// \ReadData2[18]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData2[18]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2[18]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData2[18]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N23
cycloneii_lcell_ff \ReadData2[18]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData2[18]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[18]~en_regout ));

// Location: LCCOMB_X1_Y27_N28
cycloneii_lcell_comb \ReadData2[19]~enfeeder (
// Equation(s):
// \ReadData2[19]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData2[19]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2[19]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData2[19]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N29
cycloneii_lcell_ff \ReadData2[19]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData2[19]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[19]~en_regout ));

// Location: LCCOMB_X1_Y27_N6
cycloneii_lcell_comb \ReadData2[20]~enfeeder (
// Equation(s):
// \ReadData2[20]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData2[20]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2[20]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData2[20]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N7
cycloneii_lcell_ff \ReadData2[20]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData2[20]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[20]~en_regout ));

// Location: LCCOMB_X1_Y27_N24
cycloneii_lcell_comb \ReadData2[21]~enfeeder (
// Equation(s):
// \ReadData2[21]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData2[21]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2[21]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData2[21]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N25
cycloneii_lcell_ff \ReadData2[21]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData2[21]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[21]~en_regout ));

// Location: LCCOMB_X1_Y27_N14
cycloneii_lcell_comb \ReadData2[22]~enfeeder (
// Equation(s):
// \ReadData2[22]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData2[22]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2[22]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData2[22]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N15
cycloneii_lcell_ff \ReadData2[22]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData2[22]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[22]~en_regout ));

// Location: LCCOMB_X1_Y27_N8
cycloneii_lcell_comb \ReadData2[23]~enfeeder (
// Equation(s):
// \ReadData2[23]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData2[23]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2[23]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData2[23]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N9
cycloneii_lcell_ff \ReadData2[23]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData2[23]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[23]~en_regout ));

// Location: LCCOMB_X1_Y27_N18
cycloneii_lcell_comb \ReadData2[24]~enfeeder (
// Equation(s):
// \ReadData2[24]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData2[24]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2[24]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData2[24]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N19
cycloneii_lcell_ff \ReadData2[24]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData2[24]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[24]~en_regout ));

// Location: LCCOMB_X1_Y27_N12
cycloneii_lcell_comb \ReadData2[25]~enfeeder (
// Equation(s):
// \ReadData2[25]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData2[25]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2[25]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData2[25]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N13
cycloneii_lcell_ff \ReadData2[25]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData2[25]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[25]~en_regout ));

// Location: LCCOMB_X1_Y27_N30
cycloneii_lcell_comb \ReadData2[26]~enfeeder (
// Equation(s):
// \ReadData2[26]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData2[26]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2[26]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData2[26]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N31
cycloneii_lcell_ff \ReadData2[26]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData2[26]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[26]~en_regout ));

// Location: LCCOMB_X1_Y27_N0
cycloneii_lcell_comb \ReadData2[27]~enfeeder (
// Equation(s):
// \ReadData2[27]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData2[27]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2[27]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData2[27]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N1
cycloneii_lcell_ff \ReadData2[27]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData2[27]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[27]~en_regout ));

// Location: LCCOMB_X1_Y27_N10
cycloneii_lcell_comb \ReadData2[28]~enfeeder (
// Equation(s):
// \ReadData2[28]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData2[28]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2[28]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData2[28]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N11
cycloneii_lcell_ff \ReadData2[28]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData2[28]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[28]~en_regout ));

// Location: LCCOMB_X1_Y27_N20
cycloneii_lcell_comb \ReadData2[29]~enfeeder (
// Equation(s):
// \ReadData2[29]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData2[29]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2[29]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData2[29]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N21
cycloneii_lcell_ff \ReadData2[29]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData2[29]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[29]~en_regout ));

// Location: LCCOMB_X1_Y27_N26
cycloneii_lcell_comb \ReadData2[30]~enfeeder (
// Equation(s):
// \ReadData2[30]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData2[30]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2[30]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData2[30]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N27
cycloneii_lcell_ff \ReadData2[30]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData2[30]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[30]~en_regout ));

// Location: LCCOMB_X1_Y25_N26
cycloneii_lcell_comb \ReadData2[31]~enfeeder (
// Equation(s):
// \ReadData2[31]~enfeeder_combout  = \ReadWriteEn~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ReadWriteEn~combout ),
	.cin(gnd),
	.combout(\ReadData2[31]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2[31]~enfeeder .lut_mask = 16'hFF00;
defparam \ReadData2[31]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N27
cycloneii_lcell_ff \ReadData2[31]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ReadData2[31]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ReadData2[31]~en_regout ));

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[0]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(\ReadData1[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[0]));
// synopsys translate_off
defparam \ReadData1[0]~I .input_async_reset = "none";
defparam \ReadData1[0]~I .input_power_up = "low";
defparam \ReadData1[0]~I .input_register_mode = "none";
defparam \ReadData1[0]~I .input_sync_reset = "none";
defparam \ReadData1[0]~I .oe_async_reset = "none";
defparam \ReadData1[0]~I .oe_power_up = "low";
defparam \ReadData1[0]~I .oe_register_mode = "none";
defparam \ReadData1[0]~I .oe_sync_reset = "none";
defparam \ReadData1[0]~I .operation_mode = "output";
defparam \ReadData1[0]~I .output_async_reset = "none";
defparam \ReadData1[0]~I .output_power_up = "low";
defparam \ReadData1[0]~I .output_register_mode = "none";
defparam \ReadData1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[1]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a1 ),
	.oe(\ReadData1[1]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[1]));
// synopsys translate_off
defparam \ReadData1[1]~I .input_async_reset = "none";
defparam \ReadData1[1]~I .input_power_up = "low";
defparam \ReadData1[1]~I .input_register_mode = "none";
defparam \ReadData1[1]~I .input_sync_reset = "none";
defparam \ReadData1[1]~I .oe_async_reset = "none";
defparam \ReadData1[1]~I .oe_power_up = "low";
defparam \ReadData1[1]~I .oe_register_mode = "none";
defparam \ReadData1[1]~I .oe_sync_reset = "none";
defparam \ReadData1[1]~I .operation_mode = "output";
defparam \ReadData1[1]~I .output_async_reset = "none";
defparam \ReadData1[1]~I .output_power_up = "low";
defparam \ReadData1[1]~I .output_register_mode = "none";
defparam \ReadData1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[2]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a2 ),
	.oe(\ReadData1[2]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[2]));
// synopsys translate_off
defparam \ReadData1[2]~I .input_async_reset = "none";
defparam \ReadData1[2]~I .input_power_up = "low";
defparam \ReadData1[2]~I .input_register_mode = "none";
defparam \ReadData1[2]~I .input_sync_reset = "none";
defparam \ReadData1[2]~I .oe_async_reset = "none";
defparam \ReadData1[2]~I .oe_power_up = "low";
defparam \ReadData1[2]~I .oe_register_mode = "none";
defparam \ReadData1[2]~I .oe_sync_reset = "none";
defparam \ReadData1[2]~I .operation_mode = "output";
defparam \ReadData1[2]~I .output_async_reset = "none";
defparam \ReadData1[2]~I .output_power_up = "low";
defparam \ReadData1[2]~I .output_register_mode = "none";
defparam \ReadData1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[3]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a3 ),
	.oe(\ReadData1[3]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[3]));
// synopsys translate_off
defparam \ReadData1[3]~I .input_async_reset = "none";
defparam \ReadData1[3]~I .input_power_up = "low";
defparam \ReadData1[3]~I .input_register_mode = "none";
defparam \ReadData1[3]~I .input_sync_reset = "none";
defparam \ReadData1[3]~I .oe_async_reset = "none";
defparam \ReadData1[3]~I .oe_power_up = "low";
defparam \ReadData1[3]~I .oe_register_mode = "none";
defparam \ReadData1[3]~I .oe_sync_reset = "none";
defparam \ReadData1[3]~I .operation_mode = "output";
defparam \ReadData1[3]~I .output_async_reset = "none";
defparam \ReadData1[3]~I .output_power_up = "low";
defparam \ReadData1[3]~I .output_register_mode = "none";
defparam \ReadData1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[4]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a4 ),
	.oe(\ReadData1[4]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[4]));
// synopsys translate_off
defparam \ReadData1[4]~I .input_async_reset = "none";
defparam \ReadData1[4]~I .input_power_up = "low";
defparam \ReadData1[4]~I .input_register_mode = "none";
defparam \ReadData1[4]~I .input_sync_reset = "none";
defparam \ReadData1[4]~I .oe_async_reset = "none";
defparam \ReadData1[4]~I .oe_power_up = "low";
defparam \ReadData1[4]~I .oe_register_mode = "none";
defparam \ReadData1[4]~I .oe_sync_reset = "none";
defparam \ReadData1[4]~I .operation_mode = "output";
defparam \ReadData1[4]~I .output_async_reset = "none";
defparam \ReadData1[4]~I .output_power_up = "low";
defparam \ReadData1[4]~I .output_register_mode = "none";
defparam \ReadData1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[5]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a5 ),
	.oe(\ReadData1[5]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[5]));
// synopsys translate_off
defparam \ReadData1[5]~I .input_async_reset = "none";
defparam \ReadData1[5]~I .input_power_up = "low";
defparam \ReadData1[5]~I .input_register_mode = "none";
defparam \ReadData1[5]~I .input_sync_reset = "none";
defparam \ReadData1[5]~I .oe_async_reset = "none";
defparam \ReadData1[5]~I .oe_power_up = "low";
defparam \ReadData1[5]~I .oe_register_mode = "none";
defparam \ReadData1[5]~I .oe_sync_reset = "none";
defparam \ReadData1[5]~I .operation_mode = "output";
defparam \ReadData1[5]~I .output_async_reset = "none";
defparam \ReadData1[5]~I .output_power_up = "low";
defparam \ReadData1[5]~I .output_register_mode = "none";
defparam \ReadData1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[6]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a6 ),
	.oe(\ReadData1[6]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[6]));
// synopsys translate_off
defparam \ReadData1[6]~I .input_async_reset = "none";
defparam \ReadData1[6]~I .input_power_up = "low";
defparam \ReadData1[6]~I .input_register_mode = "none";
defparam \ReadData1[6]~I .input_sync_reset = "none";
defparam \ReadData1[6]~I .oe_async_reset = "none";
defparam \ReadData1[6]~I .oe_power_up = "low";
defparam \ReadData1[6]~I .oe_register_mode = "none";
defparam \ReadData1[6]~I .oe_sync_reset = "none";
defparam \ReadData1[6]~I .operation_mode = "output";
defparam \ReadData1[6]~I .output_async_reset = "none";
defparam \ReadData1[6]~I .output_power_up = "low";
defparam \ReadData1[6]~I .output_register_mode = "none";
defparam \ReadData1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[7]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a7 ),
	.oe(\ReadData1[7]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[7]));
// synopsys translate_off
defparam \ReadData1[7]~I .input_async_reset = "none";
defparam \ReadData1[7]~I .input_power_up = "low";
defparam \ReadData1[7]~I .input_register_mode = "none";
defparam \ReadData1[7]~I .input_sync_reset = "none";
defparam \ReadData1[7]~I .oe_async_reset = "none";
defparam \ReadData1[7]~I .oe_power_up = "low";
defparam \ReadData1[7]~I .oe_register_mode = "none";
defparam \ReadData1[7]~I .oe_sync_reset = "none";
defparam \ReadData1[7]~I .operation_mode = "output";
defparam \ReadData1[7]~I .output_async_reset = "none";
defparam \ReadData1[7]~I .output_power_up = "low";
defparam \ReadData1[7]~I .output_register_mode = "none";
defparam \ReadData1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[8]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a8 ),
	.oe(\ReadData1[8]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[8]));
// synopsys translate_off
defparam \ReadData1[8]~I .input_async_reset = "none";
defparam \ReadData1[8]~I .input_power_up = "low";
defparam \ReadData1[8]~I .input_register_mode = "none";
defparam \ReadData1[8]~I .input_sync_reset = "none";
defparam \ReadData1[8]~I .oe_async_reset = "none";
defparam \ReadData1[8]~I .oe_power_up = "low";
defparam \ReadData1[8]~I .oe_register_mode = "none";
defparam \ReadData1[8]~I .oe_sync_reset = "none";
defparam \ReadData1[8]~I .operation_mode = "output";
defparam \ReadData1[8]~I .output_async_reset = "none";
defparam \ReadData1[8]~I .output_power_up = "low";
defparam \ReadData1[8]~I .output_register_mode = "none";
defparam \ReadData1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[9]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a9 ),
	.oe(\ReadData1[9]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[9]));
// synopsys translate_off
defparam \ReadData1[9]~I .input_async_reset = "none";
defparam \ReadData1[9]~I .input_power_up = "low";
defparam \ReadData1[9]~I .input_register_mode = "none";
defparam \ReadData1[9]~I .input_sync_reset = "none";
defparam \ReadData1[9]~I .oe_async_reset = "none";
defparam \ReadData1[9]~I .oe_power_up = "low";
defparam \ReadData1[9]~I .oe_register_mode = "none";
defparam \ReadData1[9]~I .oe_sync_reset = "none";
defparam \ReadData1[9]~I .operation_mode = "output";
defparam \ReadData1[9]~I .output_async_reset = "none";
defparam \ReadData1[9]~I .output_power_up = "low";
defparam \ReadData1[9]~I .output_register_mode = "none";
defparam \ReadData1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[10]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a10 ),
	.oe(\ReadData1[10]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[10]));
// synopsys translate_off
defparam \ReadData1[10]~I .input_async_reset = "none";
defparam \ReadData1[10]~I .input_power_up = "low";
defparam \ReadData1[10]~I .input_register_mode = "none";
defparam \ReadData1[10]~I .input_sync_reset = "none";
defparam \ReadData1[10]~I .oe_async_reset = "none";
defparam \ReadData1[10]~I .oe_power_up = "low";
defparam \ReadData1[10]~I .oe_register_mode = "none";
defparam \ReadData1[10]~I .oe_sync_reset = "none";
defparam \ReadData1[10]~I .operation_mode = "output";
defparam \ReadData1[10]~I .output_async_reset = "none";
defparam \ReadData1[10]~I .output_power_up = "low";
defparam \ReadData1[10]~I .output_register_mode = "none";
defparam \ReadData1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[11]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a11 ),
	.oe(\ReadData1[11]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[11]));
// synopsys translate_off
defparam \ReadData1[11]~I .input_async_reset = "none";
defparam \ReadData1[11]~I .input_power_up = "low";
defparam \ReadData1[11]~I .input_register_mode = "none";
defparam \ReadData1[11]~I .input_sync_reset = "none";
defparam \ReadData1[11]~I .oe_async_reset = "none";
defparam \ReadData1[11]~I .oe_power_up = "low";
defparam \ReadData1[11]~I .oe_register_mode = "none";
defparam \ReadData1[11]~I .oe_sync_reset = "none";
defparam \ReadData1[11]~I .operation_mode = "output";
defparam \ReadData1[11]~I .output_async_reset = "none";
defparam \ReadData1[11]~I .output_power_up = "low";
defparam \ReadData1[11]~I .output_register_mode = "none";
defparam \ReadData1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[12]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a12 ),
	.oe(\ReadData1[12]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[12]));
// synopsys translate_off
defparam \ReadData1[12]~I .input_async_reset = "none";
defparam \ReadData1[12]~I .input_power_up = "low";
defparam \ReadData1[12]~I .input_register_mode = "none";
defparam \ReadData1[12]~I .input_sync_reset = "none";
defparam \ReadData1[12]~I .oe_async_reset = "none";
defparam \ReadData1[12]~I .oe_power_up = "low";
defparam \ReadData1[12]~I .oe_register_mode = "none";
defparam \ReadData1[12]~I .oe_sync_reset = "none";
defparam \ReadData1[12]~I .operation_mode = "output";
defparam \ReadData1[12]~I .output_async_reset = "none";
defparam \ReadData1[12]~I .output_power_up = "low";
defparam \ReadData1[12]~I .output_register_mode = "none";
defparam \ReadData1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[13]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a13 ),
	.oe(\ReadData1[13]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[13]));
// synopsys translate_off
defparam \ReadData1[13]~I .input_async_reset = "none";
defparam \ReadData1[13]~I .input_power_up = "low";
defparam \ReadData1[13]~I .input_register_mode = "none";
defparam \ReadData1[13]~I .input_sync_reset = "none";
defparam \ReadData1[13]~I .oe_async_reset = "none";
defparam \ReadData1[13]~I .oe_power_up = "low";
defparam \ReadData1[13]~I .oe_register_mode = "none";
defparam \ReadData1[13]~I .oe_sync_reset = "none";
defparam \ReadData1[13]~I .operation_mode = "output";
defparam \ReadData1[13]~I .output_async_reset = "none";
defparam \ReadData1[13]~I .output_power_up = "low";
defparam \ReadData1[13]~I .output_register_mode = "none";
defparam \ReadData1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[14]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a14 ),
	.oe(\ReadData1[14]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[14]));
// synopsys translate_off
defparam \ReadData1[14]~I .input_async_reset = "none";
defparam \ReadData1[14]~I .input_power_up = "low";
defparam \ReadData1[14]~I .input_register_mode = "none";
defparam \ReadData1[14]~I .input_sync_reset = "none";
defparam \ReadData1[14]~I .oe_async_reset = "none";
defparam \ReadData1[14]~I .oe_power_up = "low";
defparam \ReadData1[14]~I .oe_register_mode = "none";
defparam \ReadData1[14]~I .oe_sync_reset = "none";
defparam \ReadData1[14]~I .operation_mode = "output";
defparam \ReadData1[14]~I .output_async_reset = "none";
defparam \ReadData1[14]~I .output_power_up = "low";
defparam \ReadData1[14]~I .output_register_mode = "none";
defparam \ReadData1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[15]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a15 ),
	.oe(\ReadData1[15]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[15]));
// synopsys translate_off
defparam \ReadData1[15]~I .input_async_reset = "none";
defparam \ReadData1[15]~I .input_power_up = "low";
defparam \ReadData1[15]~I .input_register_mode = "none";
defparam \ReadData1[15]~I .input_sync_reset = "none";
defparam \ReadData1[15]~I .oe_async_reset = "none";
defparam \ReadData1[15]~I .oe_power_up = "low";
defparam \ReadData1[15]~I .oe_register_mode = "none";
defparam \ReadData1[15]~I .oe_sync_reset = "none";
defparam \ReadData1[15]~I .operation_mode = "output";
defparam \ReadData1[15]~I .output_async_reset = "none";
defparam \ReadData1[15]~I .output_power_up = "low";
defparam \ReadData1[15]~I .output_register_mode = "none";
defparam \ReadData1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[16]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a16 ),
	.oe(\ReadData1[16]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[16]));
// synopsys translate_off
defparam \ReadData1[16]~I .input_async_reset = "none";
defparam \ReadData1[16]~I .input_power_up = "low";
defparam \ReadData1[16]~I .input_register_mode = "none";
defparam \ReadData1[16]~I .input_sync_reset = "none";
defparam \ReadData1[16]~I .oe_async_reset = "none";
defparam \ReadData1[16]~I .oe_power_up = "low";
defparam \ReadData1[16]~I .oe_register_mode = "none";
defparam \ReadData1[16]~I .oe_sync_reset = "none";
defparam \ReadData1[16]~I .operation_mode = "output";
defparam \ReadData1[16]~I .output_async_reset = "none";
defparam \ReadData1[16]~I .output_power_up = "low";
defparam \ReadData1[16]~I .output_register_mode = "none";
defparam \ReadData1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[17]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a17 ),
	.oe(\ReadData1[17]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[17]));
// synopsys translate_off
defparam \ReadData1[17]~I .input_async_reset = "none";
defparam \ReadData1[17]~I .input_power_up = "low";
defparam \ReadData1[17]~I .input_register_mode = "none";
defparam \ReadData1[17]~I .input_sync_reset = "none";
defparam \ReadData1[17]~I .oe_async_reset = "none";
defparam \ReadData1[17]~I .oe_power_up = "low";
defparam \ReadData1[17]~I .oe_register_mode = "none";
defparam \ReadData1[17]~I .oe_sync_reset = "none";
defparam \ReadData1[17]~I .operation_mode = "output";
defparam \ReadData1[17]~I .output_async_reset = "none";
defparam \ReadData1[17]~I .output_power_up = "low";
defparam \ReadData1[17]~I .output_register_mode = "none";
defparam \ReadData1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[18]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a18 ),
	.oe(\ReadData1[18]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[18]));
// synopsys translate_off
defparam \ReadData1[18]~I .input_async_reset = "none";
defparam \ReadData1[18]~I .input_power_up = "low";
defparam \ReadData1[18]~I .input_register_mode = "none";
defparam \ReadData1[18]~I .input_sync_reset = "none";
defparam \ReadData1[18]~I .oe_async_reset = "none";
defparam \ReadData1[18]~I .oe_power_up = "low";
defparam \ReadData1[18]~I .oe_register_mode = "none";
defparam \ReadData1[18]~I .oe_sync_reset = "none";
defparam \ReadData1[18]~I .operation_mode = "output";
defparam \ReadData1[18]~I .output_async_reset = "none";
defparam \ReadData1[18]~I .output_power_up = "low";
defparam \ReadData1[18]~I .output_register_mode = "none";
defparam \ReadData1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[19]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a19 ),
	.oe(\ReadData1[19]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[19]));
// synopsys translate_off
defparam \ReadData1[19]~I .input_async_reset = "none";
defparam \ReadData1[19]~I .input_power_up = "low";
defparam \ReadData1[19]~I .input_register_mode = "none";
defparam \ReadData1[19]~I .input_sync_reset = "none";
defparam \ReadData1[19]~I .oe_async_reset = "none";
defparam \ReadData1[19]~I .oe_power_up = "low";
defparam \ReadData1[19]~I .oe_register_mode = "none";
defparam \ReadData1[19]~I .oe_sync_reset = "none";
defparam \ReadData1[19]~I .operation_mode = "output";
defparam \ReadData1[19]~I .output_async_reset = "none";
defparam \ReadData1[19]~I .output_power_up = "low";
defparam \ReadData1[19]~I .output_register_mode = "none";
defparam \ReadData1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[20]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a20 ),
	.oe(\ReadData1[20]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[20]));
// synopsys translate_off
defparam \ReadData1[20]~I .input_async_reset = "none";
defparam \ReadData1[20]~I .input_power_up = "low";
defparam \ReadData1[20]~I .input_register_mode = "none";
defparam \ReadData1[20]~I .input_sync_reset = "none";
defparam \ReadData1[20]~I .oe_async_reset = "none";
defparam \ReadData1[20]~I .oe_power_up = "low";
defparam \ReadData1[20]~I .oe_register_mode = "none";
defparam \ReadData1[20]~I .oe_sync_reset = "none";
defparam \ReadData1[20]~I .operation_mode = "output";
defparam \ReadData1[20]~I .output_async_reset = "none";
defparam \ReadData1[20]~I .output_power_up = "low";
defparam \ReadData1[20]~I .output_register_mode = "none";
defparam \ReadData1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[21]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a21 ),
	.oe(\ReadData1[21]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[21]));
// synopsys translate_off
defparam \ReadData1[21]~I .input_async_reset = "none";
defparam \ReadData1[21]~I .input_power_up = "low";
defparam \ReadData1[21]~I .input_register_mode = "none";
defparam \ReadData1[21]~I .input_sync_reset = "none";
defparam \ReadData1[21]~I .oe_async_reset = "none";
defparam \ReadData1[21]~I .oe_power_up = "low";
defparam \ReadData1[21]~I .oe_register_mode = "none";
defparam \ReadData1[21]~I .oe_sync_reset = "none";
defparam \ReadData1[21]~I .operation_mode = "output";
defparam \ReadData1[21]~I .output_async_reset = "none";
defparam \ReadData1[21]~I .output_power_up = "low";
defparam \ReadData1[21]~I .output_register_mode = "none";
defparam \ReadData1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[22]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a22 ),
	.oe(\ReadData1[22]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[22]));
// synopsys translate_off
defparam \ReadData1[22]~I .input_async_reset = "none";
defparam \ReadData1[22]~I .input_power_up = "low";
defparam \ReadData1[22]~I .input_register_mode = "none";
defparam \ReadData1[22]~I .input_sync_reset = "none";
defparam \ReadData1[22]~I .oe_async_reset = "none";
defparam \ReadData1[22]~I .oe_power_up = "low";
defparam \ReadData1[22]~I .oe_register_mode = "none";
defparam \ReadData1[22]~I .oe_sync_reset = "none";
defparam \ReadData1[22]~I .operation_mode = "output";
defparam \ReadData1[22]~I .output_async_reset = "none";
defparam \ReadData1[22]~I .output_power_up = "low";
defparam \ReadData1[22]~I .output_register_mode = "none";
defparam \ReadData1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[23]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a23 ),
	.oe(\ReadData1[23]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[23]));
// synopsys translate_off
defparam \ReadData1[23]~I .input_async_reset = "none";
defparam \ReadData1[23]~I .input_power_up = "low";
defparam \ReadData1[23]~I .input_register_mode = "none";
defparam \ReadData1[23]~I .input_sync_reset = "none";
defparam \ReadData1[23]~I .oe_async_reset = "none";
defparam \ReadData1[23]~I .oe_power_up = "low";
defparam \ReadData1[23]~I .oe_register_mode = "none";
defparam \ReadData1[23]~I .oe_sync_reset = "none";
defparam \ReadData1[23]~I .operation_mode = "output";
defparam \ReadData1[23]~I .output_async_reset = "none";
defparam \ReadData1[23]~I .output_power_up = "low";
defparam \ReadData1[23]~I .output_register_mode = "none";
defparam \ReadData1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[24]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a24 ),
	.oe(\ReadData1[24]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[24]));
// synopsys translate_off
defparam \ReadData1[24]~I .input_async_reset = "none";
defparam \ReadData1[24]~I .input_power_up = "low";
defparam \ReadData1[24]~I .input_register_mode = "none";
defparam \ReadData1[24]~I .input_sync_reset = "none";
defparam \ReadData1[24]~I .oe_async_reset = "none";
defparam \ReadData1[24]~I .oe_power_up = "low";
defparam \ReadData1[24]~I .oe_register_mode = "none";
defparam \ReadData1[24]~I .oe_sync_reset = "none";
defparam \ReadData1[24]~I .operation_mode = "output";
defparam \ReadData1[24]~I .output_async_reset = "none";
defparam \ReadData1[24]~I .output_power_up = "low";
defparam \ReadData1[24]~I .output_register_mode = "none";
defparam \ReadData1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[25]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a25 ),
	.oe(\ReadData1[25]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[25]));
// synopsys translate_off
defparam \ReadData1[25]~I .input_async_reset = "none";
defparam \ReadData1[25]~I .input_power_up = "low";
defparam \ReadData1[25]~I .input_register_mode = "none";
defparam \ReadData1[25]~I .input_sync_reset = "none";
defparam \ReadData1[25]~I .oe_async_reset = "none";
defparam \ReadData1[25]~I .oe_power_up = "low";
defparam \ReadData1[25]~I .oe_register_mode = "none";
defparam \ReadData1[25]~I .oe_sync_reset = "none";
defparam \ReadData1[25]~I .operation_mode = "output";
defparam \ReadData1[25]~I .output_async_reset = "none";
defparam \ReadData1[25]~I .output_power_up = "low";
defparam \ReadData1[25]~I .output_register_mode = "none";
defparam \ReadData1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[26]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a26 ),
	.oe(\ReadData1[26]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[26]));
// synopsys translate_off
defparam \ReadData1[26]~I .input_async_reset = "none";
defparam \ReadData1[26]~I .input_power_up = "low";
defparam \ReadData1[26]~I .input_register_mode = "none";
defparam \ReadData1[26]~I .input_sync_reset = "none";
defparam \ReadData1[26]~I .oe_async_reset = "none";
defparam \ReadData1[26]~I .oe_power_up = "low";
defparam \ReadData1[26]~I .oe_register_mode = "none";
defparam \ReadData1[26]~I .oe_sync_reset = "none";
defparam \ReadData1[26]~I .operation_mode = "output";
defparam \ReadData1[26]~I .output_async_reset = "none";
defparam \ReadData1[26]~I .output_power_up = "low";
defparam \ReadData1[26]~I .output_register_mode = "none";
defparam \ReadData1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[27]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a27 ),
	.oe(\ReadData1[27]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[27]));
// synopsys translate_off
defparam \ReadData1[27]~I .input_async_reset = "none";
defparam \ReadData1[27]~I .input_power_up = "low";
defparam \ReadData1[27]~I .input_register_mode = "none";
defparam \ReadData1[27]~I .input_sync_reset = "none";
defparam \ReadData1[27]~I .oe_async_reset = "none";
defparam \ReadData1[27]~I .oe_power_up = "low";
defparam \ReadData1[27]~I .oe_register_mode = "none";
defparam \ReadData1[27]~I .oe_sync_reset = "none";
defparam \ReadData1[27]~I .operation_mode = "output";
defparam \ReadData1[27]~I .output_async_reset = "none";
defparam \ReadData1[27]~I .output_power_up = "low";
defparam \ReadData1[27]~I .output_register_mode = "none";
defparam \ReadData1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[28]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a28 ),
	.oe(\ReadData1[28]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[28]));
// synopsys translate_off
defparam \ReadData1[28]~I .input_async_reset = "none";
defparam \ReadData1[28]~I .input_power_up = "low";
defparam \ReadData1[28]~I .input_register_mode = "none";
defparam \ReadData1[28]~I .input_sync_reset = "none";
defparam \ReadData1[28]~I .oe_async_reset = "none";
defparam \ReadData1[28]~I .oe_power_up = "low";
defparam \ReadData1[28]~I .oe_register_mode = "none";
defparam \ReadData1[28]~I .oe_sync_reset = "none";
defparam \ReadData1[28]~I .operation_mode = "output";
defparam \ReadData1[28]~I .output_async_reset = "none";
defparam \ReadData1[28]~I .output_power_up = "low";
defparam \ReadData1[28]~I .output_register_mode = "none";
defparam \ReadData1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[29]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a29 ),
	.oe(\ReadData1[29]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[29]));
// synopsys translate_off
defparam \ReadData1[29]~I .input_async_reset = "none";
defparam \ReadData1[29]~I .input_power_up = "low";
defparam \ReadData1[29]~I .input_register_mode = "none";
defparam \ReadData1[29]~I .input_sync_reset = "none";
defparam \ReadData1[29]~I .oe_async_reset = "none";
defparam \ReadData1[29]~I .oe_power_up = "low";
defparam \ReadData1[29]~I .oe_register_mode = "none";
defparam \ReadData1[29]~I .oe_sync_reset = "none";
defparam \ReadData1[29]~I .operation_mode = "output";
defparam \ReadData1[29]~I .output_async_reset = "none";
defparam \ReadData1[29]~I .output_power_up = "low";
defparam \ReadData1[29]~I .output_register_mode = "none";
defparam \ReadData1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[30]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a30 ),
	.oe(\ReadData1[30]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[30]));
// synopsys translate_off
defparam \ReadData1[30]~I .input_async_reset = "none";
defparam \ReadData1[30]~I .input_power_up = "low";
defparam \ReadData1[30]~I .input_register_mode = "none";
defparam \ReadData1[30]~I .input_sync_reset = "none";
defparam \ReadData1[30]~I .oe_async_reset = "none";
defparam \ReadData1[30]~I .oe_power_up = "low";
defparam \ReadData1[30]~I .oe_register_mode = "none";
defparam \ReadData1[30]~I .oe_sync_reset = "none";
defparam \ReadData1[30]~I .operation_mode = "output";
defparam \ReadData1[30]~I .output_async_reset = "none";
defparam \ReadData1[30]~I .output_power_up = "low";
defparam \ReadData1[30]~I .output_register_mode = "none";
defparam \ReadData1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData1[31]~I (
	.datain(\regFile_rtl_0|auto_generated|ram_block1a31 ),
	.oe(\ReadData1[31]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[31]));
// synopsys translate_off
defparam \ReadData1[31]~I .input_async_reset = "none";
defparam \ReadData1[31]~I .input_power_up = "low";
defparam \ReadData1[31]~I .input_register_mode = "none";
defparam \ReadData1[31]~I .input_sync_reset = "none";
defparam \ReadData1[31]~I .oe_async_reset = "none";
defparam \ReadData1[31]~I .oe_power_up = "low";
defparam \ReadData1[31]~I .oe_register_mode = "none";
defparam \ReadData1[31]~I .oe_sync_reset = "none";
defparam \ReadData1[31]~I .operation_mode = "output";
defparam \ReadData1[31]~I .output_async_reset = "none";
defparam \ReadData1[31]~I .output_power_up = "low";
defparam \ReadData1[31]~I .output_register_mode = "none";
defparam \ReadData1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[0]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.oe(\ReadData2[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[0]));
// synopsys translate_off
defparam \ReadData2[0]~I .input_async_reset = "none";
defparam \ReadData2[0]~I .input_power_up = "low";
defparam \ReadData2[0]~I .input_register_mode = "none";
defparam \ReadData2[0]~I .input_sync_reset = "none";
defparam \ReadData2[0]~I .oe_async_reset = "none";
defparam \ReadData2[0]~I .oe_power_up = "low";
defparam \ReadData2[0]~I .oe_register_mode = "none";
defparam \ReadData2[0]~I .oe_sync_reset = "none";
defparam \ReadData2[0]~I .operation_mode = "output";
defparam \ReadData2[0]~I .output_async_reset = "none";
defparam \ReadData2[0]~I .output_power_up = "low";
defparam \ReadData2[0]~I .output_register_mode = "none";
defparam \ReadData2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[1]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a1 ),
	.oe(\ReadData2[1]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[1]));
// synopsys translate_off
defparam \ReadData2[1]~I .input_async_reset = "none";
defparam \ReadData2[1]~I .input_power_up = "low";
defparam \ReadData2[1]~I .input_register_mode = "none";
defparam \ReadData2[1]~I .input_sync_reset = "none";
defparam \ReadData2[1]~I .oe_async_reset = "none";
defparam \ReadData2[1]~I .oe_power_up = "low";
defparam \ReadData2[1]~I .oe_register_mode = "none";
defparam \ReadData2[1]~I .oe_sync_reset = "none";
defparam \ReadData2[1]~I .operation_mode = "output";
defparam \ReadData2[1]~I .output_async_reset = "none";
defparam \ReadData2[1]~I .output_power_up = "low";
defparam \ReadData2[1]~I .output_register_mode = "none";
defparam \ReadData2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[2]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a2 ),
	.oe(\ReadData2[2]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[2]));
// synopsys translate_off
defparam \ReadData2[2]~I .input_async_reset = "none";
defparam \ReadData2[2]~I .input_power_up = "low";
defparam \ReadData2[2]~I .input_register_mode = "none";
defparam \ReadData2[2]~I .input_sync_reset = "none";
defparam \ReadData2[2]~I .oe_async_reset = "none";
defparam \ReadData2[2]~I .oe_power_up = "low";
defparam \ReadData2[2]~I .oe_register_mode = "none";
defparam \ReadData2[2]~I .oe_sync_reset = "none";
defparam \ReadData2[2]~I .operation_mode = "output";
defparam \ReadData2[2]~I .output_async_reset = "none";
defparam \ReadData2[2]~I .output_power_up = "low";
defparam \ReadData2[2]~I .output_register_mode = "none";
defparam \ReadData2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[3]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a3 ),
	.oe(\ReadData2[3]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[3]));
// synopsys translate_off
defparam \ReadData2[3]~I .input_async_reset = "none";
defparam \ReadData2[3]~I .input_power_up = "low";
defparam \ReadData2[3]~I .input_register_mode = "none";
defparam \ReadData2[3]~I .input_sync_reset = "none";
defparam \ReadData2[3]~I .oe_async_reset = "none";
defparam \ReadData2[3]~I .oe_power_up = "low";
defparam \ReadData2[3]~I .oe_register_mode = "none";
defparam \ReadData2[3]~I .oe_sync_reset = "none";
defparam \ReadData2[3]~I .operation_mode = "output";
defparam \ReadData2[3]~I .output_async_reset = "none";
defparam \ReadData2[3]~I .output_power_up = "low";
defparam \ReadData2[3]~I .output_register_mode = "none";
defparam \ReadData2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[4]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a4 ),
	.oe(\ReadData2[4]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[4]));
// synopsys translate_off
defparam \ReadData2[4]~I .input_async_reset = "none";
defparam \ReadData2[4]~I .input_power_up = "low";
defparam \ReadData2[4]~I .input_register_mode = "none";
defparam \ReadData2[4]~I .input_sync_reset = "none";
defparam \ReadData2[4]~I .oe_async_reset = "none";
defparam \ReadData2[4]~I .oe_power_up = "low";
defparam \ReadData2[4]~I .oe_register_mode = "none";
defparam \ReadData2[4]~I .oe_sync_reset = "none";
defparam \ReadData2[4]~I .operation_mode = "output";
defparam \ReadData2[4]~I .output_async_reset = "none";
defparam \ReadData2[4]~I .output_power_up = "low";
defparam \ReadData2[4]~I .output_register_mode = "none";
defparam \ReadData2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[5]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a5 ),
	.oe(\ReadData2[5]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[5]));
// synopsys translate_off
defparam \ReadData2[5]~I .input_async_reset = "none";
defparam \ReadData2[5]~I .input_power_up = "low";
defparam \ReadData2[5]~I .input_register_mode = "none";
defparam \ReadData2[5]~I .input_sync_reset = "none";
defparam \ReadData2[5]~I .oe_async_reset = "none";
defparam \ReadData2[5]~I .oe_power_up = "low";
defparam \ReadData2[5]~I .oe_register_mode = "none";
defparam \ReadData2[5]~I .oe_sync_reset = "none";
defparam \ReadData2[5]~I .operation_mode = "output";
defparam \ReadData2[5]~I .output_async_reset = "none";
defparam \ReadData2[5]~I .output_power_up = "low";
defparam \ReadData2[5]~I .output_register_mode = "none";
defparam \ReadData2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[6]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a6 ),
	.oe(\ReadData2[6]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[6]));
// synopsys translate_off
defparam \ReadData2[6]~I .input_async_reset = "none";
defparam \ReadData2[6]~I .input_power_up = "low";
defparam \ReadData2[6]~I .input_register_mode = "none";
defparam \ReadData2[6]~I .input_sync_reset = "none";
defparam \ReadData2[6]~I .oe_async_reset = "none";
defparam \ReadData2[6]~I .oe_power_up = "low";
defparam \ReadData2[6]~I .oe_register_mode = "none";
defparam \ReadData2[6]~I .oe_sync_reset = "none";
defparam \ReadData2[6]~I .operation_mode = "output";
defparam \ReadData2[6]~I .output_async_reset = "none";
defparam \ReadData2[6]~I .output_power_up = "low";
defparam \ReadData2[6]~I .output_register_mode = "none";
defparam \ReadData2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[7]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a7 ),
	.oe(\ReadData2[7]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[7]));
// synopsys translate_off
defparam \ReadData2[7]~I .input_async_reset = "none";
defparam \ReadData2[7]~I .input_power_up = "low";
defparam \ReadData2[7]~I .input_register_mode = "none";
defparam \ReadData2[7]~I .input_sync_reset = "none";
defparam \ReadData2[7]~I .oe_async_reset = "none";
defparam \ReadData2[7]~I .oe_power_up = "low";
defparam \ReadData2[7]~I .oe_register_mode = "none";
defparam \ReadData2[7]~I .oe_sync_reset = "none";
defparam \ReadData2[7]~I .operation_mode = "output";
defparam \ReadData2[7]~I .output_async_reset = "none";
defparam \ReadData2[7]~I .output_power_up = "low";
defparam \ReadData2[7]~I .output_register_mode = "none";
defparam \ReadData2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[8]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a8 ),
	.oe(\ReadData2[8]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[8]));
// synopsys translate_off
defparam \ReadData2[8]~I .input_async_reset = "none";
defparam \ReadData2[8]~I .input_power_up = "low";
defparam \ReadData2[8]~I .input_register_mode = "none";
defparam \ReadData2[8]~I .input_sync_reset = "none";
defparam \ReadData2[8]~I .oe_async_reset = "none";
defparam \ReadData2[8]~I .oe_power_up = "low";
defparam \ReadData2[8]~I .oe_register_mode = "none";
defparam \ReadData2[8]~I .oe_sync_reset = "none";
defparam \ReadData2[8]~I .operation_mode = "output";
defparam \ReadData2[8]~I .output_async_reset = "none";
defparam \ReadData2[8]~I .output_power_up = "low";
defparam \ReadData2[8]~I .output_register_mode = "none";
defparam \ReadData2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[9]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a9 ),
	.oe(\ReadData2[9]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[9]));
// synopsys translate_off
defparam \ReadData2[9]~I .input_async_reset = "none";
defparam \ReadData2[9]~I .input_power_up = "low";
defparam \ReadData2[9]~I .input_register_mode = "none";
defparam \ReadData2[9]~I .input_sync_reset = "none";
defparam \ReadData2[9]~I .oe_async_reset = "none";
defparam \ReadData2[9]~I .oe_power_up = "low";
defparam \ReadData2[9]~I .oe_register_mode = "none";
defparam \ReadData2[9]~I .oe_sync_reset = "none";
defparam \ReadData2[9]~I .operation_mode = "output";
defparam \ReadData2[9]~I .output_async_reset = "none";
defparam \ReadData2[9]~I .output_power_up = "low";
defparam \ReadData2[9]~I .output_register_mode = "none";
defparam \ReadData2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[10]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a10 ),
	.oe(\ReadData2[10]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[10]));
// synopsys translate_off
defparam \ReadData2[10]~I .input_async_reset = "none";
defparam \ReadData2[10]~I .input_power_up = "low";
defparam \ReadData2[10]~I .input_register_mode = "none";
defparam \ReadData2[10]~I .input_sync_reset = "none";
defparam \ReadData2[10]~I .oe_async_reset = "none";
defparam \ReadData2[10]~I .oe_power_up = "low";
defparam \ReadData2[10]~I .oe_register_mode = "none";
defparam \ReadData2[10]~I .oe_sync_reset = "none";
defparam \ReadData2[10]~I .operation_mode = "output";
defparam \ReadData2[10]~I .output_async_reset = "none";
defparam \ReadData2[10]~I .output_power_up = "low";
defparam \ReadData2[10]~I .output_register_mode = "none";
defparam \ReadData2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[11]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a11 ),
	.oe(\ReadData2[11]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[11]));
// synopsys translate_off
defparam \ReadData2[11]~I .input_async_reset = "none";
defparam \ReadData2[11]~I .input_power_up = "low";
defparam \ReadData2[11]~I .input_register_mode = "none";
defparam \ReadData2[11]~I .input_sync_reset = "none";
defparam \ReadData2[11]~I .oe_async_reset = "none";
defparam \ReadData2[11]~I .oe_power_up = "low";
defparam \ReadData2[11]~I .oe_register_mode = "none";
defparam \ReadData2[11]~I .oe_sync_reset = "none";
defparam \ReadData2[11]~I .operation_mode = "output";
defparam \ReadData2[11]~I .output_async_reset = "none";
defparam \ReadData2[11]~I .output_power_up = "low";
defparam \ReadData2[11]~I .output_register_mode = "none";
defparam \ReadData2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[12]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a12 ),
	.oe(\ReadData2[12]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[12]));
// synopsys translate_off
defparam \ReadData2[12]~I .input_async_reset = "none";
defparam \ReadData2[12]~I .input_power_up = "low";
defparam \ReadData2[12]~I .input_register_mode = "none";
defparam \ReadData2[12]~I .input_sync_reset = "none";
defparam \ReadData2[12]~I .oe_async_reset = "none";
defparam \ReadData2[12]~I .oe_power_up = "low";
defparam \ReadData2[12]~I .oe_register_mode = "none";
defparam \ReadData2[12]~I .oe_sync_reset = "none";
defparam \ReadData2[12]~I .operation_mode = "output";
defparam \ReadData2[12]~I .output_async_reset = "none";
defparam \ReadData2[12]~I .output_power_up = "low";
defparam \ReadData2[12]~I .output_register_mode = "none";
defparam \ReadData2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[13]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a13 ),
	.oe(\ReadData2[13]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[13]));
// synopsys translate_off
defparam \ReadData2[13]~I .input_async_reset = "none";
defparam \ReadData2[13]~I .input_power_up = "low";
defparam \ReadData2[13]~I .input_register_mode = "none";
defparam \ReadData2[13]~I .input_sync_reset = "none";
defparam \ReadData2[13]~I .oe_async_reset = "none";
defparam \ReadData2[13]~I .oe_power_up = "low";
defparam \ReadData2[13]~I .oe_register_mode = "none";
defparam \ReadData2[13]~I .oe_sync_reset = "none";
defparam \ReadData2[13]~I .operation_mode = "output";
defparam \ReadData2[13]~I .output_async_reset = "none";
defparam \ReadData2[13]~I .output_power_up = "low";
defparam \ReadData2[13]~I .output_register_mode = "none";
defparam \ReadData2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[14]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a14 ),
	.oe(\ReadData2[14]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[14]));
// synopsys translate_off
defparam \ReadData2[14]~I .input_async_reset = "none";
defparam \ReadData2[14]~I .input_power_up = "low";
defparam \ReadData2[14]~I .input_register_mode = "none";
defparam \ReadData2[14]~I .input_sync_reset = "none";
defparam \ReadData2[14]~I .oe_async_reset = "none";
defparam \ReadData2[14]~I .oe_power_up = "low";
defparam \ReadData2[14]~I .oe_register_mode = "none";
defparam \ReadData2[14]~I .oe_sync_reset = "none";
defparam \ReadData2[14]~I .operation_mode = "output";
defparam \ReadData2[14]~I .output_async_reset = "none";
defparam \ReadData2[14]~I .output_power_up = "low";
defparam \ReadData2[14]~I .output_register_mode = "none";
defparam \ReadData2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[15]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a15 ),
	.oe(\ReadData2[15]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[15]));
// synopsys translate_off
defparam \ReadData2[15]~I .input_async_reset = "none";
defparam \ReadData2[15]~I .input_power_up = "low";
defparam \ReadData2[15]~I .input_register_mode = "none";
defparam \ReadData2[15]~I .input_sync_reset = "none";
defparam \ReadData2[15]~I .oe_async_reset = "none";
defparam \ReadData2[15]~I .oe_power_up = "low";
defparam \ReadData2[15]~I .oe_register_mode = "none";
defparam \ReadData2[15]~I .oe_sync_reset = "none";
defparam \ReadData2[15]~I .operation_mode = "output";
defparam \ReadData2[15]~I .output_async_reset = "none";
defparam \ReadData2[15]~I .output_power_up = "low";
defparam \ReadData2[15]~I .output_register_mode = "none";
defparam \ReadData2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[16]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a16 ),
	.oe(\ReadData2[16]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[16]));
// synopsys translate_off
defparam \ReadData2[16]~I .input_async_reset = "none";
defparam \ReadData2[16]~I .input_power_up = "low";
defparam \ReadData2[16]~I .input_register_mode = "none";
defparam \ReadData2[16]~I .input_sync_reset = "none";
defparam \ReadData2[16]~I .oe_async_reset = "none";
defparam \ReadData2[16]~I .oe_power_up = "low";
defparam \ReadData2[16]~I .oe_register_mode = "none";
defparam \ReadData2[16]~I .oe_sync_reset = "none";
defparam \ReadData2[16]~I .operation_mode = "output";
defparam \ReadData2[16]~I .output_async_reset = "none";
defparam \ReadData2[16]~I .output_power_up = "low";
defparam \ReadData2[16]~I .output_register_mode = "none";
defparam \ReadData2[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[17]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a17 ),
	.oe(\ReadData2[17]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[17]));
// synopsys translate_off
defparam \ReadData2[17]~I .input_async_reset = "none";
defparam \ReadData2[17]~I .input_power_up = "low";
defparam \ReadData2[17]~I .input_register_mode = "none";
defparam \ReadData2[17]~I .input_sync_reset = "none";
defparam \ReadData2[17]~I .oe_async_reset = "none";
defparam \ReadData2[17]~I .oe_power_up = "low";
defparam \ReadData2[17]~I .oe_register_mode = "none";
defparam \ReadData2[17]~I .oe_sync_reset = "none";
defparam \ReadData2[17]~I .operation_mode = "output";
defparam \ReadData2[17]~I .output_async_reset = "none";
defparam \ReadData2[17]~I .output_power_up = "low";
defparam \ReadData2[17]~I .output_register_mode = "none";
defparam \ReadData2[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[18]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a18 ),
	.oe(\ReadData2[18]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[18]));
// synopsys translate_off
defparam \ReadData2[18]~I .input_async_reset = "none";
defparam \ReadData2[18]~I .input_power_up = "low";
defparam \ReadData2[18]~I .input_register_mode = "none";
defparam \ReadData2[18]~I .input_sync_reset = "none";
defparam \ReadData2[18]~I .oe_async_reset = "none";
defparam \ReadData2[18]~I .oe_power_up = "low";
defparam \ReadData2[18]~I .oe_register_mode = "none";
defparam \ReadData2[18]~I .oe_sync_reset = "none";
defparam \ReadData2[18]~I .operation_mode = "output";
defparam \ReadData2[18]~I .output_async_reset = "none";
defparam \ReadData2[18]~I .output_power_up = "low";
defparam \ReadData2[18]~I .output_register_mode = "none";
defparam \ReadData2[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[19]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a19 ),
	.oe(\ReadData2[19]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[19]));
// synopsys translate_off
defparam \ReadData2[19]~I .input_async_reset = "none";
defparam \ReadData2[19]~I .input_power_up = "low";
defparam \ReadData2[19]~I .input_register_mode = "none";
defparam \ReadData2[19]~I .input_sync_reset = "none";
defparam \ReadData2[19]~I .oe_async_reset = "none";
defparam \ReadData2[19]~I .oe_power_up = "low";
defparam \ReadData2[19]~I .oe_register_mode = "none";
defparam \ReadData2[19]~I .oe_sync_reset = "none";
defparam \ReadData2[19]~I .operation_mode = "output";
defparam \ReadData2[19]~I .output_async_reset = "none";
defparam \ReadData2[19]~I .output_power_up = "low";
defparam \ReadData2[19]~I .output_register_mode = "none";
defparam \ReadData2[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[20]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a20 ),
	.oe(\ReadData2[20]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[20]));
// synopsys translate_off
defparam \ReadData2[20]~I .input_async_reset = "none";
defparam \ReadData2[20]~I .input_power_up = "low";
defparam \ReadData2[20]~I .input_register_mode = "none";
defparam \ReadData2[20]~I .input_sync_reset = "none";
defparam \ReadData2[20]~I .oe_async_reset = "none";
defparam \ReadData2[20]~I .oe_power_up = "low";
defparam \ReadData2[20]~I .oe_register_mode = "none";
defparam \ReadData2[20]~I .oe_sync_reset = "none";
defparam \ReadData2[20]~I .operation_mode = "output";
defparam \ReadData2[20]~I .output_async_reset = "none";
defparam \ReadData2[20]~I .output_power_up = "low";
defparam \ReadData2[20]~I .output_register_mode = "none";
defparam \ReadData2[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[21]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a21 ),
	.oe(\ReadData2[21]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[21]));
// synopsys translate_off
defparam \ReadData2[21]~I .input_async_reset = "none";
defparam \ReadData2[21]~I .input_power_up = "low";
defparam \ReadData2[21]~I .input_register_mode = "none";
defparam \ReadData2[21]~I .input_sync_reset = "none";
defparam \ReadData2[21]~I .oe_async_reset = "none";
defparam \ReadData2[21]~I .oe_power_up = "low";
defparam \ReadData2[21]~I .oe_register_mode = "none";
defparam \ReadData2[21]~I .oe_sync_reset = "none";
defparam \ReadData2[21]~I .operation_mode = "output";
defparam \ReadData2[21]~I .output_async_reset = "none";
defparam \ReadData2[21]~I .output_power_up = "low";
defparam \ReadData2[21]~I .output_register_mode = "none";
defparam \ReadData2[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[22]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a22 ),
	.oe(\ReadData2[22]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[22]));
// synopsys translate_off
defparam \ReadData2[22]~I .input_async_reset = "none";
defparam \ReadData2[22]~I .input_power_up = "low";
defparam \ReadData2[22]~I .input_register_mode = "none";
defparam \ReadData2[22]~I .input_sync_reset = "none";
defparam \ReadData2[22]~I .oe_async_reset = "none";
defparam \ReadData2[22]~I .oe_power_up = "low";
defparam \ReadData2[22]~I .oe_register_mode = "none";
defparam \ReadData2[22]~I .oe_sync_reset = "none";
defparam \ReadData2[22]~I .operation_mode = "output";
defparam \ReadData2[22]~I .output_async_reset = "none";
defparam \ReadData2[22]~I .output_power_up = "low";
defparam \ReadData2[22]~I .output_register_mode = "none";
defparam \ReadData2[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[23]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a23 ),
	.oe(\ReadData2[23]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[23]));
// synopsys translate_off
defparam \ReadData2[23]~I .input_async_reset = "none";
defparam \ReadData2[23]~I .input_power_up = "low";
defparam \ReadData2[23]~I .input_register_mode = "none";
defparam \ReadData2[23]~I .input_sync_reset = "none";
defparam \ReadData2[23]~I .oe_async_reset = "none";
defparam \ReadData2[23]~I .oe_power_up = "low";
defparam \ReadData2[23]~I .oe_register_mode = "none";
defparam \ReadData2[23]~I .oe_sync_reset = "none";
defparam \ReadData2[23]~I .operation_mode = "output";
defparam \ReadData2[23]~I .output_async_reset = "none";
defparam \ReadData2[23]~I .output_power_up = "low";
defparam \ReadData2[23]~I .output_register_mode = "none";
defparam \ReadData2[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[24]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a24 ),
	.oe(\ReadData2[24]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[24]));
// synopsys translate_off
defparam \ReadData2[24]~I .input_async_reset = "none";
defparam \ReadData2[24]~I .input_power_up = "low";
defparam \ReadData2[24]~I .input_register_mode = "none";
defparam \ReadData2[24]~I .input_sync_reset = "none";
defparam \ReadData2[24]~I .oe_async_reset = "none";
defparam \ReadData2[24]~I .oe_power_up = "low";
defparam \ReadData2[24]~I .oe_register_mode = "none";
defparam \ReadData2[24]~I .oe_sync_reset = "none";
defparam \ReadData2[24]~I .operation_mode = "output";
defparam \ReadData2[24]~I .output_async_reset = "none";
defparam \ReadData2[24]~I .output_power_up = "low";
defparam \ReadData2[24]~I .output_register_mode = "none";
defparam \ReadData2[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[25]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a25 ),
	.oe(\ReadData2[25]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[25]));
// synopsys translate_off
defparam \ReadData2[25]~I .input_async_reset = "none";
defparam \ReadData2[25]~I .input_power_up = "low";
defparam \ReadData2[25]~I .input_register_mode = "none";
defparam \ReadData2[25]~I .input_sync_reset = "none";
defparam \ReadData2[25]~I .oe_async_reset = "none";
defparam \ReadData2[25]~I .oe_power_up = "low";
defparam \ReadData2[25]~I .oe_register_mode = "none";
defparam \ReadData2[25]~I .oe_sync_reset = "none";
defparam \ReadData2[25]~I .operation_mode = "output";
defparam \ReadData2[25]~I .output_async_reset = "none";
defparam \ReadData2[25]~I .output_power_up = "low";
defparam \ReadData2[25]~I .output_register_mode = "none";
defparam \ReadData2[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[26]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a26 ),
	.oe(\ReadData2[26]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[26]));
// synopsys translate_off
defparam \ReadData2[26]~I .input_async_reset = "none";
defparam \ReadData2[26]~I .input_power_up = "low";
defparam \ReadData2[26]~I .input_register_mode = "none";
defparam \ReadData2[26]~I .input_sync_reset = "none";
defparam \ReadData2[26]~I .oe_async_reset = "none";
defparam \ReadData2[26]~I .oe_power_up = "low";
defparam \ReadData2[26]~I .oe_register_mode = "none";
defparam \ReadData2[26]~I .oe_sync_reset = "none";
defparam \ReadData2[26]~I .operation_mode = "output";
defparam \ReadData2[26]~I .output_async_reset = "none";
defparam \ReadData2[26]~I .output_power_up = "low";
defparam \ReadData2[26]~I .output_register_mode = "none";
defparam \ReadData2[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[27]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a27 ),
	.oe(\ReadData2[27]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[27]));
// synopsys translate_off
defparam \ReadData2[27]~I .input_async_reset = "none";
defparam \ReadData2[27]~I .input_power_up = "low";
defparam \ReadData2[27]~I .input_register_mode = "none";
defparam \ReadData2[27]~I .input_sync_reset = "none";
defparam \ReadData2[27]~I .oe_async_reset = "none";
defparam \ReadData2[27]~I .oe_power_up = "low";
defparam \ReadData2[27]~I .oe_register_mode = "none";
defparam \ReadData2[27]~I .oe_sync_reset = "none";
defparam \ReadData2[27]~I .operation_mode = "output";
defparam \ReadData2[27]~I .output_async_reset = "none";
defparam \ReadData2[27]~I .output_power_up = "low";
defparam \ReadData2[27]~I .output_register_mode = "none";
defparam \ReadData2[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[28]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a28 ),
	.oe(\ReadData2[28]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[28]));
// synopsys translate_off
defparam \ReadData2[28]~I .input_async_reset = "none";
defparam \ReadData2[28]~I .input_power_up = "low";
defparam \ReadData2[28]~I .input_register_mode = "none";
defparam \ReadData2[28]~I .input_sync_reset = "none";
defparam \ReadData2[28]~I .oe_async_reset = "none";
defparam \ReadData2[28]~I .oe_power_up = "low";
defparam \ReadData2[28]~I .oe_register_mode = "none";
defparam \ReadData2[28]~I .oe_sync_reset = "none";
defparam \ReadData2[28]~I .operation_mode = "output";
defparam \ReadData2[28]~I .output_async_reset = "none";
defparam \ReadData2[28]~I .output_power_up = "low";
defparam \ReadData2[28]~I .output_register_mode = "none";
defparam \ReadData2[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[29]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a29 ),
	.oe(\ReadData2[29]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[29]));
// synopsys translate_off
defparam \ReadData2[29]~I .input_async_reset = "none";
defparam \ReadData2[29]~I .input_power_up = "low";
defparam \ReadData2[29]~I .input_register_mode = "none";
defparam \ReadData2[29]~I .input_sync_reset = "none";
defparam \ReadData2[29]~I .oe_async_reset = "none";
defparam \ReadData2[29]~I .oe_power_up = "low";
defparam \ReadData2[29]~I .oe_register_mode = "none";
defparam \ReadData2[29]~I .oe_sync_reset = "none";
defparam \ReadData2[29]~I .operation_mode = "output";
defparam \ReadData2[29]~I .output_async_reset = "none";
defparam \ReadData2[29]~I .output_power_up = "low";
defparam \ReadData2[29]~I .output_register_mode = "none";
defparam \ReadData2[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[30]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a30 ),
	.oe(\ReadData2[30]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[30]));
// synopsys translate_off
defparam \ReadData2[30]~I .input_async_reset = "none";
defparam \ReadData2[30]~I .input_power_up = "low";
defparam \ReadData2[30]~I .input_register_mode = "none";
defparam \ReadData2[30]~I .input_sync_reset = "none";
defparam \ReadData2[30]~I .oe_async_reset = "none";
defparam \ReadData2[30]~I .oe_power_up = "low";
defparam \ReadData2[30]~I .oe_register_mode = "none";
defparam \ReadData2[30]~I .oe_sync_reset = "none";
defparam \ReadData2[30]~I .operation_mode = "output";
defparam \ReadData2[30]~I .output_async_reset = "none";
defparam \ReadData2[30]~I .output_power_up = "low";
defparam \ReadData2[30]~I .output_register_mode = "none";
defparam \ReadData2[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ReadData2[31]~I (
	.datain(\regFile_rtl_1|auto_generated|ram_block1a31 ),
	.oe(\ReadData2[31]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[31]));
// synopsys translate_off
defparam \ReadData2[31]~I .input_async_reset = "none";
defparam \ReadData2[31]~I .input_power_up = "low";
defparam \ReadData2[31]~I .input_register_mode = "none";
defparam \ReadData2[31]~I .input_sync_reset = "none";
defparam \ReadData2[31]~I .oe_async_reset = "none";
defparam \ReadData2[31]~I .oe_power_up = "low";
defparam \ReadData2[31]~I .oe_register_mode = "none";
defparam \ReadData2[31]~I .oe_sync_reset = "none";
defparam \ReadData2[31]~I .operation_mode = "output";
defparam \ReadData2[31]~I .output_async_reset = "none";
defparam \ReadData2[31]~I .output_power_up = "low";
defparam \ReadData2[31]~I .output_register_mode = "none";
defparam \ReadData2[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[5]));
// synopsys translate_off
defparam \ReadAdd1[5]~I .input_async_reset = "none";
defparam \ReadAdd1[5]~I .input_power_up = "low";
defparam \ReadAdd1[5]~I .input_register_mode = "none";
defparam \ReadAdd1[5]~I .input_sync_reset = "none";
defparam \ReadAdd1[5]~I .oe_async_reset = "none";
defparam \ReadAdd1[5]~I .oe_power_up = "low";
defparam \ReadAdd1[5]~I .oe_register_mode = "none";
defparam \ReadAdd1[5]~I .oe_sync_reset = "none";
defparam \ReadAdd1[5]~I .operation_mode = "input";
defparam \ReadAdd1[5]~I .output_async_reset = "none";
defparam \ReadAdd1[5]~I .output_power_up = "low";
defparam \ReadAdd1[5]~I .output_register_mode = "none";
defparam \ReadAdd1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[6]));
// synopsys translate_off
defparam \ReadAdd1[6]~I .input_async_reset = "none";
defparam \ReadAdd1[6]~I .input_power_up = "low";
defparam \ReadAdd1[6]~I .input_register_mode = "none";
defparam \ReadAdd1[6]~I .input_sync_reset = "none";
defparam \ReadAdd1[6]~I .oe_async_reset = "none";
defparam \ReadAdd1[6]~I .oe_power_up = "low";
defparam \ReadAdd1[6]~I .oe_register_mode = "none";
defparam \ReadAdd1[6]~I .oe_sync_reset = "none";
defparam \ReadAdd1[6]~I .operation_mode = "input";
defparam \ReadAdd1[6]~I .output_async_reset = "none";
defparam \ReadAdd1[6]~I .output_power_up = "low";
defparam \ReadAdd1[6]~I .output_register_mode = "none";
defparam \ReadAdd1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[7]));
// synopsys translate_off
defparam \ReadAdd1[7]~I .input_async_reset = "none";
defparam \ReadAdd1[7]~I .input_power_up = "low";
defparam \ReadAdd1[7]~I .input_register_mode = "none";
defparam \ReadAdd1[7]~I .input_sync_reset = "none";
defparam \ReadAdd1[7]~I .oe_async_reset = "none";
defparam \ReadAdd1[7]~I .oe_power_up = "low";
defparam \ReadAdd1[7]~I .oe_register_mode = "none";
defparam \ReadAdd1[7]~I .oe_sync_reset = "none";
defparam \ReadAdd1[7]~I .operation_mode = "input";
defparam \ReadAdd1[7]~I .output_async_reset = "none";
defparam \ReadAdd1[7]~I .output_power_up = "low";
defparam \ReadAdd1[7]~I .output_register_mode = "none";
defparam \ReadAdd1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[8]));
// synopsys translate_off
defparam \ReadAdd1[8]~I .input_async_reset = "none";
defparam \ReadAdd1[8]~I .input_power_up = "low";
defparam \ReadAdd1[8]~I .input_register_mode = "none";
defparam \ReadAdd1[8]~I .input_sync_reset = "none";
defparam \ReadAdd1[8]~I .oe_async_reset = "none";
defparam \ReadAdd1[8]~I .oe_power_up = "low";
defparam \ReadAdd1[8]~I .oe_register_mode = "none";
defparam \ReadAdd1[8]~I .oe_sync_reset = "none";
defparam \ReadAdd1[8]~I .operation_mode = "input";
defparam \ReadAdd1[8]~I .output_async_reset = "none";
defparam \ReadAdd1[8]~I .output_power_up = "low";
defparam \ReadAdd1[8]~I .output_register_mode = "none";
defparam \ReadAdd1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[9]));
// synopsys translate_off
defparam \ReadAdd1[9]~I .input_async_reset = "none";
defparam \ReadAdd1[9]~I .input_power_up = "low";
defparam \ReadAdd1[9]~I .input_register_mode = "none";
defparam \ReadAdd1[9]~I .input_sync_reset = "none";
defparam \ReadAdd1[9]~I .oe_async_reset = "none";
defparam \ReadAdd1[9]~I .oe_power_up = "low";
defparam \ReadAdd1[9]~I .oe_register_mode = "none";
defparam \ReadAdd1[9]~I .oe_sync_reset = "none";
defparam \ReadAdd1[9]~I .operation_mode = "input";
defparam \ReadAdd1[9]~I .output_async_reset = "none";
defparam \ReadAdd1[9]~I .output_power_up = "low";
defparam \ReadAdd1[9]~I .output_register_mode = "none";
defparam \ReadAdd1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[10]));
// synopsys translate_off
defparam \ReadAdd1[10]~I .input_async_reset = "none";
defparam \ReadAdd1[10]~I .input_power_up = "low";
defparam \ReadAdd1[10]~I .input_register_mode = "none";
defparam \ReadAdd1[10]~I .input_sync_reset = "none";
defparam \ReadAdd1[10]~I .oe_async_reset = "none";
defparam \ReadAdd1[10]~I .oe_power_up = "low";
defparam \ReadAdd1[10]~I .oe_register_mode = "none";
defparam \ReadAdd1[10]~I .oe_sync_reset = "none";
defparam \ReadAdd1[10]~I .operation_mode = "input";
defparam \ReadAdd1[10]~I .output_async_reset = "none";
defparam \ReadAdd1[10]~I .output_power_up = "low";
defparam \ReadAdd1[10]~I .output_register_mode = "none";
defparam \ReadAdd1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[11]));
// synopsys translate_off
defparam \ReadAdd1[11]~I .input_async_reset = "none";
defparam \ReadAdd1[11]~I .input_power_up = "low";
defparam \ReadAdd1[11]~I .input_register_mode = "none";
defparam \ReadAdd1[11]~I .input_sync_reset = "none";
defparam \ReadAdd1[11]~I .oe_async_reset = "none";
defparam \ReadAdd1[11]~I .oe_power_up = "low";
defparam \ReadAdd1[11]~I .oe_register_mode = "none";
defparam \ReadAdd1[11]~I .oe_sync_reset = "none";
defparam \ReadAdd1[11]~I .operation_mode = "input";
defparam \ReadAdd1[11]~I .output_async_reset = "none";
defparam \ReadAdd1[11]~I .output_power_up = "low";
defparam \ReadAdd1[11]~I .output_register_mode = "none";
defparam \ReadAdd1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[12]));
// synopsys translate_off
defparam \ReadAdd1[12]~I .input_async_reset = "none";
defparam \ReadAdd1[12]~I .input_power_up = "low";
defparam \ReadAdd1[12]~I .input_register_mode = "none";
defparam \ReadAdd1[12]~I .input_sync_reset = "none";
defparam \ReadAdd1[12]~I .oe_async_reset = "none";
defparam \ReadAdd1[12]~I .oe_power_up = "low";
defparam \ReadAdd1[12]~I .oe_register_mode = "none";
defparam \ReadAdd1[12]~I .oe_sync_reset = "none";
defparam \ReadAdd1[12]~I .operation_mode = "input";
defparam \ReadAdd1[12]~I .output_async_reset = "none";
defparam \ReadAdd1[12]~I .output_power_up = "low";
defparam \ReadAdd1[12]~I .output_register_mode = "none";
defparam \ReadAdd1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[13]));
// synopsys translate_off
defparam \ReadAdd1[13]~I .input_async_reset = "none";
defparam \ReadAdd1[13]~I .input_power_up = "low";
defparam \ReadAdd1[13]~I .input_register_mode = "none";
defparam \ReadAdd1[13]~I .input_sync_reset = "none";
defparam \ReadAdd1[13]~I .oe_async_reset = "none";
defparam \ReadAdd1[13]~I .oe_power_up = "low";
defparam \ReadAdd1[13]~I .oe_register_mode = "none";
defparam \ReadAdd1[13]~I .oe_sync_reset = "none";
defparam \ReadAdd1[13]~I .operation_mode = "input";
defparam \ReadAdd1[13]~I .output_async_reset = "none";
defparam \ReadAdd1[13]~I .output_power_up = "low";
defparam \ReadAdd1[13]~I .output_register_mode = "none";
defparam \ReadAdd1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[14]));
// synopsys translate_off
defparam \ReadAdd1[14]~I .input_async_reset = "none";
defparam \ReadAdd1[14]~I .input_power_up = "low";
defparam \ReadAdd1[14]~I .input_register_mode = "none";
defparam \ReadAdd1[14]~I .input_sync_reset = "none";
defparam \ReadAdd1[14]~I .oe_async_reset = "none";
defparam \ReadAdd1[14]~I .oe_power_up = "low";
defparam \ReadAdd1[14]~I .oe_register_mode = "none";
defparam \ReadAdd1[14]~I .oe_sync_reset = "none";
defparam \ReadAdd1[14]~I .operation_mode = "input";
defparam \ReadAdd1[14]~I .output_async_reset = "none";
defparam \ReadAdd1[14]~I .output_power_up = "low";
defparam \ReadAdd1[14]~I .output_register_mode = "none";
defparam \ReadAdd1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[15]));
// synopsys translate_off
defparam \ReadAdd1[15]~I .input_async_reset = "none";
defparam \ReadAdd1[15]~I .input_power_up = "low";
defparam \ReadAdd1[15]~I .input_register_mode = "none";
defparam \ReadAdd1[15]~I .input_sync_reset = "none";
defparam \ReadAdd1[15]~I .oe_async_reset = "none";
defparam \ReadAdd1[15]~I .oe_power_up = "low";
defparam \ReadAdd1[15]~I .oe_register_mode = "none";
defparam \ReadAdd1[15]~I .oe_sync_reset = "none";
defparam \ReadAdd1[15]~I .operation_mode = "input";
defparam \ReadAdd1[15]~I .output_async_reset = "none";
defparam \ReadAdd1[15]~I .output_power_up = "low";
defparam \ReadAdd1[15]~I .output_register_mode = "none";
defparam \ReadAdd1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[16]));
// synopsys translate_off
defparam \ReadAdd1[16]~I .input_async_reset = "none";
defparam \ReadAdd1[16]~I .input_power_up = "low";
defparam \ReadAdd1[16]~I .input_register_mode = "none";
defparam \ReadAdd1[16]~I .input_sync_reset = "none";
defparam \ReadAdd1[16]~I .oe_async_reset = "none";
defparam \ReadAdd1[16]~I .oe_power_up = "low";
defparam \ReadAdd1[16]~I .oe_register_mode = "none";
defparam \ReadAdd1[16]~I .oe_sync_reset = "none";
defparam \ReadAdd1[16]~I .operation_mode = "input";
defparam \ReadAdd1[16]~I .output_async_reset = "none";
defparam \ReadAdd1[16]~I .output_power_up = "low";
defparam \ReadAdd1[16]~I .output_register_mode = "none";
defparam \ReadAdd1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[17]));
// synopsys translate_off
defparam \ReadAdd1[17]~I .input_async_reset = "none";
defparam \ReadAdd1[17]~I .input_power_up = "low";
defparam \ReadAdd1[17]~I .input_register_mode = "none";
defparam \ReadAdd1[17]~I .input_sync_reset = "none";
defparam \ReadAdd1[17]~I .oe_async_reset = "none";
defparam \ReadAdd1[17]~I .oe_power_up = "low";
defparam \ReadAdd1[17]~I .oe_register_mode = "none";
defparam \ReadAdd1[17]~I .oe_sync_reset = "none";
defparam \ReadAdd1[17]~I .operation_mode = "input";
defparam \ReadAdd1[17]~I .output_async_reset = "none";
defparam \ReadAdd1[17]~I .output_power_up = "low";
defparam \ReadAdd1[17]~I .output_register_mode = "none";
defparam \ReadAdd1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[18]));
// synopsys translate_off
defparam \ReadAdd1[18]~I .input_async_reset = "none";
defparam \ReadAdd1[18]~I .input_power_up = "low";
defparam \ReadAdd1[18]~I .input_register_mode = "none";
defparam \ReadAdd1[18]~I .input_sync_reset = "none";
defparam \ReadAdd1[18]~I .oe_async_reset = "none";
defparam \ReadAdd1[18]~I .oe_power_up = "low";
defparam \ReadAdd1[18]~I .oe_register_mode = "none";
defparam \ReadAdd1[18]~I .oe_sync_reset = "none";
defparam \ReadAdd1[18]~I .operation_mode = "input";
defparam \ReadAdd1[18]~I .output_async_reset = "none";
defparam \ReadAdd1[18]~I .output_power_up = "low";
defparam \ReadAdd1[18]~I .output_register_mode = "none";
defparam \ReadAdd1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[19]));
// synopsys translate_off
defparam \ReadAdd1[19]~I .input_async_reset = "none";
defparam \ReadAdd1[19]~I .input_power_up = "low";
defparam \ReadAdd1[19]~I .input_register_mode = "none";
defparam \ReadAdd1[19]~I .input_sync_reset = "none";
defparam \ReadAdd1[19]~I .oe_async_reset = "none";
defparam \ReadAdd1[19]~I .oe_power_up = "low";
defparam \ReadAdd1[19]~I .oe_register_mode = "none";
defparam \ReadAdd1[19]~I .oe_sync_reset = "none";
defparam \ReadAdd1[19]~I .operation_mode = "input";
defparam \ReadAdd1[19]~I .output_async_reset = "none";
defparam \ReadAdd1[19]~I .output_power_up = "low";
defparam \ReadAdd1[19]~I .output_register_mode = "none";
defparam \ReadAdd1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[20]));
// synopsys translate_off
defparam \ReadAdd1[20]~I .input_async_reset = "none";
defparam \ReadAdd1[20]~I .input_power_up = "low";
defparam \ReadAdd1[20]~I .input_register_mode = "none";
defparam \ReadAdd1[20]~I .input_sync_reset = "none";
defparam \ReadAdd1[20]~I .oe_async_reset = "none";
defparam \ReadAdd1[20]~I .oe_power_up = "low";
defparam \ReadAdd1[20]~I .oe_register_mode = "none";
defparam \ReadAdd1[20]~I .oe_sync_reset = "none";
defparam \ReadAdd1[20]~I .operation_mode = "input";
defparam \ReadAdd1[20]~I .output_async_reset = "none";
defparam \ReadAdd1[20]~I .output_power_up = "low";
defparam \ReadAdd1[20]~I .output_register_mode = "none";
defparam \ReadAdd1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[21]));
// synopsys translate_off
defparam \ReadAdd1[21]~I .input_async_reset = "none";
defparam \ReadAdd1[21]~I .input_power_up = "low";
defparam \ReadAdd1[21]~I .input_register_mode = "none";
defparam \ReadAdd1[21]~I .input_sync_reset = "none";
defparam \ReadAdd1[21]~I .oe_async_reset = "none";
defparam \ReadAdd1[21]~I .oe_power_up = "low";
defparam \ReadAdd1[21]~I .oe_register_mode = "none";
defparam \ReadAdd1[21]~I .oe_sync_reset = "none";
defparam \ReadAdd1[21]~I .operation_mode = "input";
defparam \ReadAdd1[21]~I .output_async_reset = "none";
defparam \ReadAdd1[21]~I .output_power_up = "low";
defparam \ReadAdd1[21]~I .output_register_mode = "none";
defparam \ReadAdd1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[22]));
// synopsys translate_off
defparam \ReadAdd1[22]~I .input_async_reset = "none";
defparam \ReadAdd1[22]~I .input_power_up = "low";
defparam \ReadAdd1[22]~I .input_register_mode = "none";
defparam \ReadAdd1[22]~I .input_sync_reset = "none";
defparam \ReadAdd1[22]~I .oe_async_reset = "none";
defparam \ReadAdd1[22]~I .oe_power_up = "low";
defparam \ReadAdd1[22]~I .oe_register_mode = "none";
defparam \ReadAdd1[22]~I .oe_sync_reset = "none";
defparam \ReadAdd1[22]~I .operation_mode = "input";
defparam \ReadAdd1[22]~I .output_async_reset = "none";
defparam \ReadAdd1[22]~I .output_power_up = "low";
defparam \ReadAdd1[22]~I .output_register_mode = "none";
defparam \ReadAdd1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[23]));
// synopsys translate_off
defparam \ReadAdd1[23]~I .input_async_reset = "none";
defparam \ReadAdd1[23]~I .input_power_up = "low";
defparam \ReadAdd1[23]~I .input_register_mode = "none";
defparam \ReadAdd1[23]~I .input_sync_reset = "none";
defparam \ReadAdd1[23]~I .oe_async_reset = "none";
defparam \ReadAdd1[23]~I .oe_power_up = "low";
defparam \ReadAdd1[23]~I .oe_register_mode = "none";
defparam \ReadAdd1[23]~I .oe_sync_reset = "none";
defparam \ReadAdd1[23]~I .operation_mode = "input";
defparam \ReadAdd1[23]~I .output_async_reset = "none";
defparam \ReadAdd1[23]~I .output_power_up = "low";
defparam \ReadAdd1[23]~I .output_register_mode = "none";
defparam \ReadAdd1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[24]));
// synopsys translate_off
defparam \ReadAdd1[24]~I .input_async_reset = "none";
defparam \ReadAdd1[24]~I .input_power_up = "low";
defparam \ReadAdd1[24]~I .input_register_mode = "none";
defparam \ReadAdd1[24]~I .input_sync_reset = "none";
defparam \ReadAdd1[24]~I .oe_async_reset = "none";
defparam \ReadAdd1[24]~I .oe_power_up = "low";
defparam \ReadAdd1[24]~I .oe_register_mode = "none";
defparam \ReadAdd1[24]~I .oe_sync_reset = "none";
defparam \ReadAdd1[24]~I .operation_mode = "input";
defparam \ReadAdd1[24]~I .output_async_reset = "none";
defparam \ReadAdd1[24]~I .output_power_up = "low";
defparam \ReadAdd1[24]~I .output_register_mode = "none";
defparam \ReadAdd1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[25]));
// synopsys translate_off
defparam \ReadAdd1[25]~I .input_async_reset = "none";
defparam \ReadAdd1[25]~I .input_power_up = "low";
defparam \ReadAdd1[25]~I .input_register_mode = "none";
defparam \ReadAdd1[25]~I .input_sync_reset = "none";
defparam \ReadAdd1[25]~I .oe_async_reset = "none";
defparam \ReadAdd1[25]~I .oe_power_up = "low";
defparam \ReadAdd1[25]~I .oe_register_mode = "none";
defparam \ReadAdd1[25]~I .oe_sync_reset = "none";
defparam \ReadAdd1[25]~I .operation_mode = "input";
defparam \ReadAdd1[25]~I .output_async_reset = "none";
defparam \ReadAdd1[25]~I .output_power_up = "low";
defparam \ReadAdd1[25]~I .output_register_mode = "none";
defparam \ReadAdd1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[26]));
// synopsys translate_off
defparam \ReadAdd1[26]~I .input_async_reset = "none";
defparam \ReadAdd1[26]~I .input_power_up = "low";
defparam \ReadAdd1[26]~I .input_register_mode = "none";
defparam \ReadAdd1[26]~I .input_sync_reset = "none";
defparam \ReadAdd1[26]~I .oe_async_reset = "none";
defparam \ReadAdd1[26]~I .oe_power_up = "low";
defparam \ReadAdd1[26]~I .oe_register_mode = "none";
defparam \ReadAdd1[26]~I .oe_sync_reset = "none";
defparam \ReadAdd1[26]~I .operation_mode = "input";
defparam \ReadAdd1[26]~I .output_async_reset = "none";
defparam \ReadAdd1[26]~I .output_power_up = "low";
defparam \ReadAdd1[26]~I .output_register_mode = "none";
defparam \ReadAdd1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[27]));
// synopsys translate_off
defparam \ReadAdd1[27]~I .input_async_reset = "none";
defparam \ReadAdd1[27]~I .input_power_up = "low";
defparam \ReadAdd1[27]~I .input_register_mode = "none";
defparam \ReadAdd1[27]~I .input_sync_reset = "none";
defparam \ReadAdd1[27]~I .oe_async_reset = "none";
defparam \ReadAdd1[27]~I .oe_power_up = "low";
defparam \ReadAdd1[27]~I .oe_register_mode = "none";
defparam \ReadAdd1[27]~I .oe_sync_reset = "none";
defparam \ReadAdd1[27]~I .operation_mode = "input";
defparam \ReadAdd1[27]~I .output_async_reset = "none";
defparam \ReadAdd1[27]~I .output_power_up = "low";
defparam \ReadAdd1[27]~I .output_register_mode = "none";
defparam \ReadAdd1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[28]));
// synopsys translate_off
defparam \ReadAdd1[28]~I .input_async_reset = "none";
defparam \ReadAdd1[28]~I .input_power_up = "low";
defparam \ReadAdd1[28]~I .input_register_mode = "none";
defparam \ReadAdd1[28]~I .input_sync_reset = "none";
defparam \ReadAdd1[28]~I .oe_async_reset = "none";
defparam \ReadAdd1[28]~I .oe_power_up = "low";
defparam \ReadAdd1[28]~I .oe_register_mode = "none";
defparam \ReadAdd1[28]~I .oe_sync_reset = "none";
defparam \ReadAdd1[28]~I .operation_mode = "input";
defparam \ReadAdd1[28]~I .output_async_reset = "none";
defparam \ReadAdd1[28]~I .output_power_up = "low";
defparam \ReadAdd1[28]~I .output_register_mode = "none";
defparam \ReadAdd1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[29]));
// synopsys translate_off
defparam \ReadAdd1[29]~I .input_async_reset = "none";
defparam \ReadAdd1[29]~I .input_power_up = "low";
defparam \ReadAdd1[29]~I .input_register_mode = "none";
defparam \ReadAdd1[29]~I .input_sync_reset = "none";
defparam \ReadAdd1[29]~I .oe_async_reset = "none";
defparam \ReadAdd1[29]~I .oe_power_up = "low";
defparam \ReadAdd1[29]~I .oe_register_mode = "none";
defparam \ReadAdd1[29]~I .oe_sync_reset = "none";
defparam \ReadAdd1[29]~I .operation_mode = "input";
defparam \ReadAdd1[29]~I .output_async_reset = "none";
defparam \ReadAdd1[29]~I .output_power_up = "low";
defparam \ReadAdd1[29]~I .output_register_mode = "none";
defparam \ReadAdd1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[30]));
// synopsys translate_off
defparam \ReadAdd1[30]~I .input_async_reset = "none";
defparam \ReadAdd1[30]~I .input_power_up = "low";
defparam \ReadAdd1[30]~I .input_register_mode = "none";
defparam \ReadAdd1[30]~I .input_sync_reset = "none";
defparam \ReadAdd1[30]~I .oe_async_reset = "none";
defparam \ReadAdd1[30]~I .oe_power_up = "low";
defparam \ReadAdd1[30]~I .oe_register_mode = "none";
defparam \ReadAdd1[30]~I .oe_sync_reset = "none";
defparam \ReadAdd1[30]~I .operation_mode = "input";
defparam \ReadAdd1[30]~I .output_async_reset = "none";
defparam \ReadAdd1[30]~I .output_power_up = "low";
defparam \ReadAdd1[30]~I .output_register_mode = "none";
defparam \ReadAdd1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd1[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd1[31]));
// synopsys translate_off
defparam \ReadAdd1[31]~I .input_async_reset = "none";
defparam \ReadAdd1[31]~I .input_power_up = "low";
defparam \ReadAdd1[31]~I .input_register_mode = "none";
defparam \ReadAdd1[31]~I .input_sync_reset = "none";
defparam \ReadAdd1[31]~I .oe_async_reset = "none";
defparam \ReadAdd1[31]~I .oe_power_up = "low";
defparam \ReadAdd1[31]~I .oe_register_mode = "none";
defparam \ReadAdd1[31]~I .oe_sync_reset = "none";
defparam \ReadAdd1[31]~I .operation_mode = "input";
defparam \ReadAdd1[31]~I .output_async_reset = "none";
defparam \ReadAdd1[31]~I .output_power_up = "low";
defparam \ReadAdd1[31]~I .output_register_mode = "none";
defparam \ReadAdd1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[5]));
// synopsys translate_off
defparam \ReadAdd2[5]~I .input_async_reset = "none";
defparam \ReadAdd2[5]~I .input_power_up = "low";
defparam \ReadAdd2[5]~I .input_register_mode = "none";
defparam \ReadAdd2[5]~I .input_sync_reset = "none";
defparam \ReadAdd2[5]~I .oe_async_reset = "none";
defparam \ReadAdd2[5]~I .oe_power_up = "low";
defparam \ReadAdd2[5]~I .oe_register_mode = "none";
defparam \ReadAdd2[5]~I .oe_sync_reset = "none";
defparam \ReadAdd2[5]~I .operation_mode = "input";
defparam \ReadAdd2[5]~I .output_async_reset = "none";
defparam \ReadAdd2[5]~I .output_power_up = "low";
defparam \ReadAdd2[5]~I .output_register_mode = "none";
defparam \ReadAdd2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[6]));
// synopsys translate_off
defparam \ReadAdd2[6]~I .input_async_reset = "none";
defparam \ReadAdd2[6]~I .input_power_up = "low";
defparam \ReadAdd2[6]~I .input_register_mode = "none";
defparam \ReadAdd2[6]~I .input_sync_reset = "none";
defparam \ReadAdd2[6]~I .oe_async_reset = "none";
defparam \ReadAdd2[6]~I .oe_power_up = "low";
defparam \ReadAdd2[6]~I .oe_register_mode = "none";
defparam \ReadAdd2[6]~I .oe_sync_reset = "none";
defparam \ReadAdd2[6]~I .operation_mode = "input";
defparam \ReadAdd2[6]~I .output_async_reset = "none";
defparam \ReadAdd2[6]~I .output_power_up = "low";
defparam \ReadAdd2[6]~I .output_register_mode = "none";
defparam \ReadAdd2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[7]));
// synopsys translate_off
defparam \ReadAdd2[7]~I .input_async_reset = "none";
defparam \ReadAdd2[7]~I .input_power_up = "low";
defparam \ReadAdd2[7]~I .input_register_mode = "none";
defparam \ReadAdd2[7]~I .input_sync_reset = "none";
defparam \ReadAdd2[7]~I .oe_async_reset = "none";
defparam \ReadAdd2[7]~I .oe_power_up = "low";
defparam \ReadAdd2[7]~I .oe_register_mode = "none";
defparam \ReadAdd2[7]~I .oe_sync_reset = "none";
defparam \ReadAdd2[7]~I .operation_mode = "input";
defparam \ReadAdd2[7]~I .output_async_reset = "none";
defparam \ReadAdd2[7]~I .output_power_up = "low";
defparam \ReadAdd2[7]~I .output_register_mode = "none";
defparam \ReadAdd2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[8]));
// synopsys translate_off
defparam \ReadAdd2[8]~I .input_async_reset = "none";
defparam \ReadAdd2[8]~I .input_power_up = "low";
defparam \ReadAdd2[8]~I .input_register_mode = "none";
defparam \ReadAdd2[8]~I .input_sync_reset = "none";
defparam \ReadAdd2[8]~I .oe_async_reset = "none";
defparam \ReadAdd2[8]~I .oe_power_up = "low";
defparam \ReadAdd2[8]~I .oe_register_mode = "none";
defparam \ReadAdd2[8]~I .oe_sync_reset = "none";
defparam \ReadAdd2[8]~I .operation_mode = "input";
defparam \ReadAdd2[8]~I .output_async_reset = "none";
defparam \ReadAdd2[8]~I .output_power_up = "low";
defparam \ReadAdd2[8]~I .output_register_mode = "none";
defparam \ReadAdd2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[9]));
// synopsys translate_off
defparam \ReadAdd2[9]~I .input_async_reset = "none";
defparam \ReadAdd2[9]~I .input_power_up = "low";
defparam \ReadAdd2[9]~I .input_register_mode = "none";
defparam \ReadAdd2[9]~I .input_sync_reset = "none";
defparam \ReadAdd2[9]~I .oe_async_reset = "none";
defparam \ReadAdd2[9]~I .oe_power_up = "low";
defparam \ReadAdd2[9]~I .oe_register_mode = "none";
defparam \ReadAdd2[9]~I .oe_sync_reset = "none";
defparam \ReadAdd2[9]~I .operation_mode = "input";
defparam \ReadAdd2[9]~I .output_async_reset = "none";
defparam \ReadAdd2[9]~I .output_power_up = "low";
defparam \ReadAdd2[9]~I .output_register_mode = "none";
defparam \ReadAdd2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[10]));
// synopsys translate_off
defparam \ReadAdd2[10]~I .input_async_reset = "none";
defparam \ReadAdd2[10]~I .input_power_up = "low";
defparam \ReadAdd2[10]~I .input_register_mode = "none";
defparam \ReadAdd2[10]~I .input_sync_reset = "none";
defparam \ReadAdd2[10]~I .oe_async_reset = "none";
defparam \ReadAdd2[10]~I .oe_power_up = "low";
defparam \ReadAdd2[10]~I .oe_register_mode = "none";
defparam \ReadAdd2[10]~I .oe_sync_reset = "none";
defparam \ReadAdd2[10]~I .operation_mode = "input";
defparam \ReadAdd2[10]~I .output_async_reset = "none";
defparam \ReadAdd2[10]~I .output_power_up = "low";
defparam \ReadAdd2[10]~I .output_register_mode = "none";
defparam \ReadAdd2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[11]));
// synopsys translate_off
defparam \ReadAdd2[11]~I .input_async_reset = "none";
defparam \ReadAdd2[11]~I .input_power_up = "low";
defparam \ReadAdd2[11]~I .input_register_mode = "none";
defparam \ReadAdd2[11]~I .input_sync_reset = "none";
defparam \ReadAdd2[11]~I .oe_async_reset = "none";
defparam \ReadAdd2[11]~I .oe_power_up = "low";
defparam \ReadAdd2[11]~I .oe_register_mode = "none";
defparam \ReadAdd2[11]~I .oe_sync_reset = "none";
defparam \ReadAdd2[11]~I .operation_mode = "input";
defparam \ReadAdd2[11]~I .output_async_reset = "none";
defparam \ReadAdd2[11]~I .output_power_up = "low";
defparam \ReadAdd2[11]~I .output_register_mode = "none";
defparam \ReadAdd2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[12]));
// synopsys translate_off
defparam \ReadAdd2[12]~I .input_async_reset = "none";
defparam \ReadAdd2[12]~I .input_power_up = "low";
defparam \ReadAdd2[12]~I .input_register_mode = "none";
defparam \ReadAdd2[12]~I .input_sync_reset = "none";
defparam \ReadAdd2[12]~I .oe_async_reset = "none";
defparam \ReadAdd2[12]~I .oe_power_up = "low";
defparam \ReadAdd2[12]~I .oe_register_mode = "none";
defparam \ReadAdd2[12]~I .oe_sync_reset = "none";
defparam \ReadAdd2[12]~I .operation_mode = "input";
defparam \ReadAdd2[12]~I .output_async_reset = "none";
defparam \ReadAdd2[12]~I .output_power_up = "low";
defparam \ReadAdd2[12]~I .output_register_mode = "none";
defparam \ReadAdd2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[13]));
// synopsys translate_off
defparam \ReadAdd2[13]~I .input_async_reset = "none";
defparam \ReadAdd2[13]~I .input_power_up = "low";
defparam \ReadAdd2[13]~I .input_register_mode = "none";
defparam \ReadAdd2[13]~I .input_sync_reset = "none";
defparam \ReadAdd2[13]~I .oe_async_reset = "none";
defparam \ReadAdd2[13]~I .oe_power_up = "low";
defparam \ReadAdd2[13]~I .oe_register_mode = "none";
defparam \ReadAdd2[13]~I .oe_sync_reset = "none";
defparam \ReadAdd2[13]~I .operation_mode = "input";
defparam \ReadAdd2[13]~I .output_async_reset = "none";
defparam \ReadAdd2[13]~I .output_power_up = "low";
defparam \ReadAdd2[13]~I .output_register_mode = "none";
defparam \ReadAdd2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[14]));
// synopsys translate_off
defparam \ReadAdd2[14]~I .input_async_reset = "none";
defparam \ReadAdd2[14]~I .input_power_up = "low";
defparam \ReadAdd2[14]~I .input_register_mode = "none";
defparam \ReadAdd2[14]~I .input_sync_reset = "none";
defparam \ReadAdd2[14]~I .oe_async_reset = "none";
defparam \ReadAdd2[14]~I .oe_power_up = "low";
defparam \ReadAdd2[14]~I .oe_register_mode = "none";
defparam \ReadAdd2[14]~I .oe_sync_reset = "none";
defparam \ReadAdd2[14]~I .operation_mode = "input";
defparam \ReadAdd2[14]~I .output_async_reset = "none";
defparam \ReadAdd2[14]~I .output_power_up = "low";
defparam \ReadAdd2[14]~I .output_register_mode = "none";
defparam \ReadAdd2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[15]));
// synopsys translate_off
defparam \ReadAdd2[15]~I .input_async_reset = "none";
defparam \ReadAdd2[15]~I .input_power_up = "low";
defparam \ReadAdd2[15]~I .input_register_mode = "none";
defparam \ReadAdd2[15]~I .input_sync_reset = "none";
defparam \ReadAdd2[15]~I .oe_async_reset = "none";
defparam \ReadAdd2[15]~I .oe_power_up = "low";
defparam \ReadAdd2[15]~I .oe_register_mode = "none";
defparam \ReadAdd2[15]~I .oe_sync_reset = "none";
defparam \ReadAdd2[15]~I .operation_mode = "input";
defparam \ReadAdd2[15]~I .output_async_reset = "none";
defparam \ReadAdd2[15]~I .output_power_up = "low";
defparam \ReadAdd2[15]~I .output_register_mode = "none";
defparam \ReadAdd2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[16]));
// synopsys translate_off
defparam \ReadAdd2[16]~I .input_async_reset = "none";
defparam \ReadAdd2[16]~I .input_power_up = "low";
defparam \ReadAdd2[16]~I .input_register_mode = "none";
defparam \ReadAdd2[16]~I .input_sync_reset = "none";
defparam \ReadAdd2[16]~I .oe_async_reset = "none";
defparam \ReadAdd2[16]~I .oe_power_up = "low";
defparam \ReadAdd2[16]~I .oe_register_mode = "none";
defparam \ReadAdd2[16]~I .oe_sync_reset = "none";
defparam \ReadAdd2[16]~I .operation_mode = "input";
defparam \ReadAdd2[16]~I .output_async_reset = "none";
defparam \ReadAdd2[16]~I .output_power_up = "low";
defparam \ReadAdd2[16]~I .output_register_mode = "none";
defparam \ReadAdd2[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[17]));
// synopsys translate_off
defparam \ReadAdd2[17]~I .input_async_reset = "none";
defparam \ReadAdd2[17]~I .input_power_up = "low";
defparam \ReadAdd2[17]~I .input_register_mode = "none";
defparam \ReadAdd2[17]~I .input_sync_reset = "none";
defparam \ReadAdd2[17]~I .oe_async_reset = "none";
defparam \ReadAdd2[17]~I .oe_power_up = "low";
defparam \ReadAdd2[17]~I .oe_register_mode = "none";
defparam \ReadAdd2[17]~I .oe_sync_reset = "none";
defparam \ReadAdd2[17]~I .operation_mode = "input";
defparam \ReadAdd2[17]~I .output_async_reset = "none";
defparam \ReadAdd2[17]~I .output_power_up = "low";
defparam \ReadAdd2[17]~I .output_register_mode = "none";
defparam \ReadAdd2[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[18]));
// synopsys translate_off
defparam \ReadAdd2[18]~I .input_async_reset = "none";
defparam \ReadAdd2[18]~I .input_power_up = "low";
defparam \ReadAdd2[18]~I .input_register_mode = "none";
defparam \ReadAdd2[18]~I .input_sync_reset = "none";
defparam \ReadAdd2[18]~I .oe_async_reset = "none";
defparam \ReadAdd2[18]~I .oe_power_up = "low";
defparam \ReadAdd2[18]~I .oe_register_mode = "none";
defparam \ReadAdd2[18]~I .oe_sync_reset = "none";
defparam \ReadAdd2[18]~I .operation_mode = "input";
defparam \ReadAdd2[18]~I .output_async_reset = "none";
defparam \ReadAdd2[18]~I .output_power_up = "low";
defparam \ReadAdd2[18]~I .output_register_mode = "none";
defparam \ReadAdd2[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[19]));
// synopsys translate_off
defparam \ReadAdd2[19]~I .input_async_reset = "none";
defparam \ReadAdd2[19]~I .input_power_up = "low";
defparam \ReadAdd2[19]~I .input_register_mode = "none";
defparam \ReadAdd2[19]~I .input_sync_reset = "none";
defparam \ReadAdd2[19]~I .oe_async_reset = "none";
defparam \ReadAdd2[19]~I .oe_power_up = "low";
defparam \ReadAdd2[19]~I .oe_register_mode = "none";
defparam \ReadAdd2[19]~I .oe_sync_reset = "none";
defparam \ReadAdd2[19]~I .operation_mode = "input";
defparam \ReadAdd2[19]~I .output_async_reset = "none";
defparam \ReadAdd2[19]~I .output_power_up = "low";
defparam \ReadAdd2[19]~I .output_register_mode = "none";
defparam \ReadAdd2[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[20]));
// synopsys translate_off
defparam \ReadAdd2[20]~I .input_async_reset = "none";
defparam \ReadAdd2[20]~I .input_power_up = "low";
defparam \ReadAdd2[20]~I .input_register_mode = "none";
defparam \ReadAdd2[20]~I .input_sync_reset = "none";
defparam \ReadAdd2[20]~I .oe_async_reset = "none";
defparam \ReadAdd2[20]~I .oe_power_up = "low";
defparam \ReadAdd2[20]~I .oe_register_mode = "none";
defparam \ReadAdd2[20]~I .oe_sync_reset = "none";
defparam \ReadAdd2[20]~I .operation_mode = "input";
defparam \ReadAdd2[20]~I .output_async_reset = "none";
defparam \ReadAdd2[20]~I .output_power_up = "low";
defparam \ReadAdd2[20]~I .output_register_mode = "none";
defparam \ReadAdd2[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[21]));
// synopsys translate_off
defparam \ReadAdd2[21]~I .input_async_reset = "none";
defparam \ReadAdd2[21]~I .input_power_up = "low";
defparam \ReadAdd2[21]~I .input_register_mode = "none";
defparam \ReadAdd2[21]~I .input_sync_reset = "none";
defparam \ReadAdd2[21]~I .oe_async_reset = "none";
defparam \ReadAdd2[21]~I .oe_power_up = "low";
defparam \ReadAdd2[21]~I .oe_register_mode = "none";
defparam \ReadAdd2[21]~I .oe_sync_reset = "none";
defparam \ReadAdd2[21]~I .operation_mode = "input";
defparam \ReadAdd2[21]~I .output_async_reset = "none";
defparam \ReadAdd2[21]~I .output_power_up = "low";
defparam \ReadAdd2[21]~I .output_register_mode = "none";
defparam \ReadAdd2[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[22]));
// synopsys translate_off
defparam \ReadAdd2[22]~I .input_async_reset = "none";
defparam \ReadAdd2[22]~I .input_power_up = "low";
defparam \ReadAdd2[22]~I .input_register_mode = "none";
defparam \ReadAdd2[22]~I .input_sync_reset = "none";
defparam \ReadAdd2[22]~I .oe_async_reset = "none";
defparam \ReadAdd2[22]~I .oe_power_up = "low";
defparam \ReadAdd2[22]~I .oe_register_mode = "none";
defparam \ReadAdd2[22]~I .oe_sync_reset = "none";
defparam \ReadAdd2[22]~I .operation_mode = "input";
defparam \ReadAdd2[22]~I .output_async_reset = "none";
defparam \ReadAdd2[22]~I .output_power_up = "low";
defparam \ReadAdd2[22]~I .output_register_mode = "none";
defparam \ReadAdd2[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[23]));
// synopsys translate_off
defparam \ReadAdd2[23]~I .input_async_reset = "none";
defparam \ReadAdd2[23]~I .input_power_up = "low";
defparam \ReadAdd2[23]~I .input_register_mode = "none";
defparam \ReadAdd2[23]~I .input_sync_reset = "none";
defparam \ReadAdd2[23]~I .oe_async_reset = "none";
defparam \ReadAdd2[23]~I .oe_power_up = "low";
defparam \ReadAdd2[23]~I .oe_register_mode = "none";
defparam \ReadAdd2[23]~I .oe_sync_reset = "none";
defparam \ReadAdd2[23]~I .operation_mode = "input";
defparam \ReadAdd2[23]~I .output_async_reset = "none";
defparam \ReadAdd2[23]~I .output_power_up = "low";
defparam \ReadAdd2[23]~I .output_register_mode = "none";
defparam \ReadAdd2[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[24]));
// synopsys translate_off
defparam \ReadAdd2[24]~I .input_async_reset = "none";
defparam \ReadAdd2[24]~I .input_power_up = "low";
defparam \ReadAdd2[24]~I .input_register_mode = "none";
defparam \ReadAdd2[24]~I .input_sync_reset = "none";
defparam \ReadAdd2[24]~I .oe_async_reset = "none";
defparam \ReadAdd2[24]~I .oe_power_up = "low";
defparam \ReadAdd2[24]~I .oe_register_mode = "none";
defparam \ReadAdd2[24]~I .oe_sync_reset = "none";
defparam \ReadAdd2[24]~I .operation_mode = "input";
defparam \ReadAdd2[24]~I .output_async_reset = "none";
defparam \ReadAdd2[24]~I .output_power_up = "low";
defparam \ReadAdd2[24]~I .output_register_mode = "none";
defparam \ReadAdd2[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[25]));
// synopsys translate_off
defparam \ReadAdd2[25]~I .input_async_reset = "none";
defparam \ReadAdd2[25]~I .input_power_up = "low";
defparam \ReadAdd2[25]~I .input_register_mode = "none";
defparam \ReadAdd2[25]~I .input_sync_reset = "none";
defparam \ReadAdd2[25]~I .oe_async_reset = "none";
defparam \ReadAdd2[25]~I .oe_power_up = "low";
defparam \ReadAdd2[25]~I .oe_register_mode = "none";
defparam \ReadAdd2[25]~I .oe_sync_reset = "none";
defparam \ReadAdd2[25]~I .operation_mode = "input";
defparam \ReadAdd2[25]~I .output_async_reset = "none";
defparam \ReadAdd2[25]~I .output_power_up = "low";
defparam \ReadAdd2[25]~I .output_register_mode = "none";
defparam \ReadAdd2[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[26]));
// synopsys translate_off
defparam \ReadAdd2[26]~I .input_async_reset = "none";
defparam \ReadAdd2[26]~I .input_power_up = "low";
defparam \ReadAdd2[26]~I .input_register_mode = "none";
defparam \ReadAdd2[26]~I .input_sync_reset = "none";
defparam \ReadAdd2[26]~I .oe_async_reset = "none";
defparam \ReadAdd2[26]~I .oe_power_up = "low";
defparam \ReadAdd2[26]~I .oe_register_mode = "none";
defparam \ReadAdd2[26]~I .oe_sync_reset = "none";
defparam \ReadAdd2[26]~I .operation_mode = "input";
defparam \ReadAdd2[26]~I .output_async_reset = "none";
defparam \ReadAdd2[26]~I .output_power_up = "low";
defparam \ReadAdd2[26]~I .output_register_mode = "none";
defparam \ReadAdd2[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[27]));
// synopsys translate_off
defparam \ReadAdd2[27]~I .input_async_reset = "none";
defparam \ReadAdd2[27]~I .input_power_up = "low";
defparam \ReadAdd2[27]~I .input_register_mode = "none";
defparam \ReadAdd2[27]~I .input_sync_reset = "none";
defparam \ReadAdd2[27]~I .oe_async_reset = "none";
defparam \ReadAdd2[27]~I .oe_power_up = "low";
defparam \ReadAdd2[27]~I .oe_register_mode = "none";
defparam \ReadAdd2[27]~I .oe_sync_reset = "none";
defparam \ReadAdd2[27]~I .operation_mode = "input";
defparam \ReadAdd2[27]~I .output_async_reset = "none";
defparam \ReadAdd2[27]~I .output_power_up = "low";
defparam \ReadAdd2[27]~I .output_register_mode = "none";
defparam \ReadAdd2[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[28]));
// synopsys translate_off
defparam \ReadAdd2[28]~I .input_async_reset = "none";
defparam \ReadAdd2[28]~I .input_power_up = "low";
defparam \ReadAdd2[28]~I .input_register_mode = "none";
defparam \ReadAdd2[28]~I .input_sync_reset = "none";
defparam \ReadAdd2[28]~I .oe_async_reset = "none";
defparam \ReadAdd2[28]~I .oe_power_up = "low";
defparam \ReadAdd2[28]~I .oe_register_mode = "none";
defparam \ReadAdd2[28]~I .oe_sync_reset = "none";
defparam \ReadAdd2[28]~I .operation_mode = "input";
defparam \ReadAdd2[28]~I .output_async_reset = "none";
defparam \ReadAdd2[28]~I .output_power_up = "low";
defparam \ReadAdd2[28]~I .output_register_mode = "none";
defparam \ReadAdd2[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[29]));
// synopsys translate_off
defparam \ReadAdd2[29]~I .input_async_reset = "none";
defparam \ReadAdd2[29]~I .input_power_up = "low";
defparam \ReadAdd2[29]~I .input_register_mode = "none";
defparam \ReadAdd2[29]~I .input_sync_reset = "none";
defparam \ReadAdd2[29]~I .oe_async_reset = "none";
defparam \ReadAdd2[29]~I .oe_power_up = "low";
defparam \ReadAdd2[29]~I .oe_register_mode = "none";
defparam \ReadAdd2[29]~I .oe_sync_reset = "none";
defparam \ReadAdd2[29]~I .operation_mode = "input";
defparam \ReadAdd2[29]~I .output_async_reset = "none";
defparam \ReadAdd2[29]~I .output_power_up = "low";
defparam \ReadAdd2[29]~I .output_register_mode = "none";
defparam \ReadAdd2[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[30]));
// synopsys translate_off
defparam \ReadAdd2[30]~I .input_async_reset = "none";
defparam \ReadAdd2[30]~I .input_power_up = "low";
defparam \ReadAdd2[30]~I .input_register_mode = "none";
defparam \ReadAdd2[30]~I .input_sync_reset = "none";
defparam \ReadAdd2[30]~I .oe_async_reset = "none";
defparam \ReadAdd2[30]~I .oe_power_up = "low";
defparam \ReadAdd2[30]~I .oe_register_mode = "none";
defparam \ReadAdd2[30]~I .oe_sync_reset = "none";
defparam \ReadAdd2[30]~I .operation_mode = "input";
defparam \ReadAdd2[30]~I .output_async_reset = "none";
defparam \ReadAdd2[30]~I .output_power_up = "low";
defparam \ReadAdd2[30]~I .output_register_mode = "none";
defparam \ReadAdd2[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadAdd2[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadAdd2[31]));
// synopsys translate_off
defparam \ReadAdd2[31]~I .input_async_reset = "none";
defparam \ReadAdd2[31]~I .input_power_up = "low";
defparam \ReadAdd2[31]~I .input_register_mode = "none";
defparam \ReadAdd2[31]~I .input_sync_reset = "none";
defparam \ReadAdd2[31]~I .oe_async_reset = "none";
defparam \ReadAdd2[31]~I .oe_power_up = "low";
defparam \ReadAdd2[31]~I .oe_register_mode = "none";
defparam \ReadAdd2[31]~I .oe_sync_reset = "none";
defparam \ReadAdd2[31]~I .operation_mode = "input";
defparam \ReadAdd2[31]~I .output_async_reset = "none";
defparam \ReadAdd2[31]~I .output_power_up = "low";
defparam \ReadAdd2[31]~I .output_register_mode = "none";
defparam \ReadAdd2[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[5]));
// synopsys translate_off
defparam \WriteAdd[5]~I .input_async_reset = "none";
defparam \WriteAdd[5]~I .input_power_up = "low";
defparam \WriteAdd[5]~I .input_register_mode = "none";
defparam \WriteAdd[5]~I .input_sync_reset = "none";
defparam \WriteAdd[5]~I .oe_async_reset = "none";
defparam \WriteAdd[5]~I .oe_power_up = "low";
defparam \WriteAdd[5]~I .oe_register_mode = "none";
defparam \WriteAdd[5]~I .oe_sync_reset = "none";
defparam \WriteAdd[5]~I .operation_mode = "input";
defparam \WriteAdd[5]~I .output_async_reset = "none";
defparam \WriteAdd[5]~I .output_power_up = "low";
defparam \WriteAdd[5]~I .output_register_mode = "none";
defparam \WriteAdd[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[6]));
// synopsys translate_off
defparam \WriteAdd[6]~I .input_async_reset = "none";
defparam \WriteAdd[6]~I .input_power_up = "low";
defparam \WriteAdd[6]~I .input_register_mode = "none";
defparam \WriteAdd[6]~I .input_sync_reset = "none";
defparam \WriteAdd[6]~I .oe_async_reset = "none";
defparam \WriteAdd[6]~I .oe_power_up = "low";
defparam \WriteAdd[6]~I .oe_register_mode = "none";
defparam \WriteAdd[6]~I .oe_sync_reset = "none";
defparam \WriteAdd[6]~I .operation_mode = "input";
defparam \WriteAdd[6]~I .output_async_reset = "none";
defparam \WriteAdd[6]~I .output_power_up = "low";
defparam \WriteAdd[6]~I .output_register_mode = "none";
defparam \WriteAdd[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[7]));
// synopsys translate_off
defparam \WriteAdd[7]~I .input_async_reset = "none";
defparam \WriteAdd[7]~I .input_power_up = "low";
defparam \WriteAdd[7]~I .input_register_mode = "none";
defparam \WriteAdd[7]~I .input_sync_reset = "none";
defparam \WriteAdd[7]~I .oe_async_reset = "none";
defparam \WriteAdd[7]~I .oe_power_up = "low";
defparam \WriteAdd[7]~I .oe_register_mode = "none";
defparam \WriteAdd[7]~I .oe_sync_reset = "none";
defparam \WriteAdd[7]~I .operation_mode = "input";
defparam \WriteAdd[7]~I .output_async_reset = "none";
defparam \WriteAdd[7]~I .output_power_up = "low";
defparam \WriteAdd[7]~I .output_register_mode = "none";
defparam \WriteAdd[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[8]));
// synopsys translate_off
defparam \WriteAdd[8]~I .input_async_reset = "none";
defparam \WriteAdd[8]~I .input_power_up = "low";
defparam \WriteAdd[8]~I .input_register_mode = "none";
defparam \WriteAdd[8]~I .input_sync_reset = "none";
defparam \WriteAdd[8]~I .oe_async_reset = "none";
defparam \WriteAdd[8]~I .oe_power_up = "low";
defparam \WriteAdd[8]~I .oe_register_mode = "none";
defparam \WriteAdd[8]~I .oe_sync_reset = "none";
defparam \WriteAdd[8]~I .operation_mode = "input";
defparam \WriteAdd[8]~I .output_async_reset = "none";
defparam \WriteAdd[8]~I .output_power_up = "low";
defparam \WriteAdd[8]~I .output_register_mode = "none";
defparam \WriteAdd[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[9]));
// synopsys translate_off
defparam \WriteAdd[9]~I .input_async_reset = "none";
defparam \WriteAdd[9]~I .input_power_up = "low";
defparam \WriteAdd[9]~I .input_register_mode = "none";
defparam \WriteAdd[9]~I .input_sync_reset = "none";
defparam \WriteAdd[9]~I .oe_async_reset = "none";
defparam \WriteAdd[9]~I .oe_power_up = "low";
defparam \WriteAdd[9]~I .oe_register_mode = "none";
defparam \WriteAdd[9]~I .oe_sync_reset = "none";
defparam \WriteAdd[9]~I .operation_mode = "input";
defparam \WriteAdd[9]~I .output_async_reset = "none";
defparam \WriteAdd[9]~I .output_power_up = "low";
defparam \WriteAdd[9]~I .output_register_mode = "none";
defparam \WriteAdd[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[10]));
// synopsys translate_off
defparam \WriteAdd[10]~I .input_async_reset = "none";
defparam \WriteAdd[10]~I .input_power_up = "low";
defparam \WriteAdd[10]~I .input_register_mode = "none";
defparam \WriteAdd[10]~I .input_sync_reset = "none";
defparam \WriteAdd[10]~I .oe_async_reset = "none";
defparam \WriteAdd[10]~I .oe_power_up = "low";
defparam \WriteAdd[10]~I .oe_register_mode = "none";
defparam \WriteAdd[10]~I .oe_sync_reset = "none";
defparam \WriteAdd[10]~I .operation_mode = "input";
defparam \WriteAdd[10]~I .output_async_reset = "none";
defparam \WriteAdd[10]~I .output_power_up = "low";
defparam \WriteAdd[10]~I .output_register_mode = "none";
defparam \WriteAdd[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[11]));
// synopsys translate_off
defparam \WriteAdd[11]~I .input_async_reset = "none";
defparam \WriteAdd[11]~I .input_power_up = "low";
defparam \WriteAdd[11]~I .input_register_mode = "none";
defparam \WriteAdd[11]~I .input_sync_reset = "none";
defparam \WriteAdd[11]~I .oe_async_reset = "none";
defparam \WriteAdd[11]~I .oe_power_up = "low";
defparam \WriteAdd[11]~I .oe_register_mode = "none";
defparam \WriteAdd[11]~I .oe_sync_reset = "none";
defparam \WriteAdd[11]~I .operation_mode = "input";
defparam \WriteAdd[11]~I .output_async_reset = "none";
defparam \WriteAdd[11]~I .output_power_up = "low";
defparam \WriteAdd[11]~I .output_register_mode = "none";
defparam \WriteAdd[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[12]));
// synopsys translate_off
defparam \WriteAdd[12]~I .input_async_reset = "none";
defparam \WriteAdd[12]~I .input_power_up = "low";
defparam \WriteAdd[12]~I .input_register_mode = "none";
defparam \WriteAdd[12]~I .input_sync_reset = "none";
defparam \WriteAdd[12]~I .oe_async_reset = "none";
defparam \WriteAdd[12]~I .oe_power_up = "low";
defparam \WriteAdd[12]~I .oe_register_mode = "none";
defparam \WriteAdd[12]~I .oe_sync_reset = "none";
defparam \WriteAdd[12]~I .operation_mode = "input";
defparam \WriteAdd[12]~I .output_async_reset = "none";
defparam \WriteAdd[12]~I .output_power_up = "low";
defparam \WriteAdd[12]~I .output_register_mode = "none";
defparam \WriteAdd[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[13]));
// synopsys translate_off
defparam \WriteAdd[13]~I .input_async_reset = "none";
defparam \WriteAdd[13]~I .input_power_up = "low";
defparam \WriteAdd[13]~I .input_register_mode = "none";
defparam \WriteAdd[13]~I .input_sync_reset = "none";
defparam \WriteAdd[13]~I .oe_async_reset = "none";
defparam \WriteAdd[13]~I .oe_power_up = "low";
defparam \WriteAdd[13]~I .oe_register_mode = "none";
defparam \WriteAdd[13]~I .oe_sync_reset = "none";
defparam \WriteAdd[13]~I .operation_mode = "input";
defparam \WriteAdd[13]~I .output_async_reset = "none";
defparam \WriteAdd[13]~I .output_power_up = "low";
defparam \WriteAdd[13]~I .output_register_mode = "none";
defparam \WriteAdd[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[14]));
// synopsys translate_off
defparam \WriteAdd[14]~I .input_async_reset = "none";
defparam \WriteAdd[14]~I .input_power_up = "low";
defparam \WriteAdd[14]~I .input_register_mode = "none";
defparam \WriteAdd[14]~I .input_sync_reset = "none";
defparam \WriteAdd[14]~I .oe_async_reset = "none";
defparam \WriteAdd[14]~I .oe_power_up = "low";
defparam \WriteAdd[14]~I .oe_register_mode = "none";
defparam \WriteAdd[14]~I .oe_sync_reset = "none";
defparam \WriteAdd[14]~I .operation_mode = "input";
defparam \WriteAdd[14]~I .output_async_reset = "none";
defparam \WriteAdd[14]~I .output_power_up = "low";
defparam \WriteAdd[14]~I .output_register_mode = "none";
defparam \WriteAdd[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[15]));
// synopsys translate_off
defparam \WriteAdd[15]~I .input_async_reset = "none";
defparam \WriteAdd[15]~I .input_power_up = "low";
defparam \WriteAdd[15]~I .input_register_mode = "none";
defparam \WriteAdd[15]~I .input_sync_reset = "none";
defparam \WriteAdd[15]~I .oe_async_reset = "none";
defparam \WriteAdd[15]~I .oe_power_up = "low";
defparam \WriteAdd[15]~I .oe_register_mode = "none";
defparam \WriteAdd[15]~I .oe_sync_reset = "none";
defparam \WriteAdd[15]~I .operation_mode = "input";
defparam \WriteAdd[15]~I .output_async_reset = "none";
defparam \WriteAdd[15]~I .output_power_up = "low";
defparam \WriteAdd[15]~I .output_register_mode = "none";
defparam \WriteAdd[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[16]));
// synopsys translate_off
defparam \WriteAdd[16]~I .input_async_reset = "none";
defparam \WriteAdd[16]~I .input_power_up = "low";
defparam \WriteAdd[16]~I .input_register_mode = "none";
defparam \WriteAdd[16]~I .input_sync_reset = "none";
defparam \WriteAdd[16]~I .oe_async_reset = "none";
defparam \WriteAdd[16]~I .oe_power_up = "low";
defparam \WriteAdd[16]~I .oe_register_mode = "none";
defparam \WriteAdd[16]~I .oe_sync_reset = "none";
defparam \WriteAdd[16]~I .operation_mode = "input";
defparam \WriteAdd[16]~I .output_async_reset = "none";
defparam \WriteAdd[16]~I .output_power_up = "low";
defparam \WriteAdd[16]~I .output_register_mode = "none";
defparam \WriteAdd[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[17]));
// synopsys translate_off
defparam \WriteAdd[17]~I .input_async_reset = "none";
defparam \WriteAdd[17]~I .input_power_up = "low";
defparam \WriteAdd[17]~I .input_register_mode = "none";
defparam \WriteAdd[17]~I .input_sync_reset = "none";
defparam \WriteAdd[17]~I .oe_async_reset = "none";
defparam \WriteAdd[17]~I .oe_power_up = "low";
defparam \WriteAdd[17]~I .oe_register_mode = "none";
defparam \WriteAdd[17]~I .oe_sync_reset = "none";
defparam \WriteAdd[17]~I .operation_mode = "input";
defparam \WriteAdd[17]~I .output_async_reset = "none";
defparam \WriteAdd[17]~I .output_power_up = "low";
defparam \WriteAdd[17]~I .output_register_mode = "none";
defparam \WriteAdd[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[18]));
// synopsys translate_off
defparam \WriteAdd[18]~I .input_async_reset = "none";
defparam \WriteAdd[18]~I .input_power_up = "low";
defparam \WriteAdd[18]~I .input_register_mode = "none";
defparam \WriteAdd[18]~I .input_sync_reset = "none";
defparam \WriteAdd[18]~I .oe_async_reset = "none";
defparam \WriteAdd[18]~I .oe_power_up = "low";
defparam \WriteAdd[18]~I .oe_register_mode = "none";
defparam \WriteAdd[18]~I .oe_sync_reset = "none";
defparam \WriteAdd[18]~I .operation_mode = "input";
defparam \WriteAdd[18]~I .output_async_reset = "none";
defparam \WriteAdd[18]~I .output_power_up = "low";
defparam \WriteAdd[18]~I .output_register_mode = "none";
defparam \WriteAdd[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[19]));
// synopsys translate_off
defparam \WriteAdd[19]~I .input_async_reset = "none";
defparam \WriteAdd[19]~I .input_power_up = "low";
defparam \WriteAdd[19]~I .input_register_mode = "none";
defparam \WriteAdd[19]~I .input_sync_reset = "none";
defparam \WriteAdd[19]~I .oe_async_reset = "none";
defparam \WriteAdd[19]~I .oe_power_up = "low";
defparam \WriteAdd[19]~I .oe_register_mode = "none";
defparam \WriteAdd[19]~I .oe_sync_reset = "none";
defparam \WriteAdd[19]~I .operation_mode = "input";
defparam \WriteAdd[19]~I .output_async_reset = "none";
defparam \WriteAdd[19]~I .output_power_up = "low";
defparam \WriteAdd[19]~I .output_register_mode = "none";
defparam \WriteAdd[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[20]));
// synopsys translate_off
defparam \WriteAdd[20]~I .input_async_reset = "none";
defparam \WriteAdd[20]~I .input_power_up = "low";
defparam \WriteAdd[20]~I .input_register_mode = "none";
defparam \WriteAdd[20]~I .input_sync_reset = "none";
defparam \WriteAdd[20]~I .oe_async_reset = "none";
defparam \WriteAdd[20]~I .oe_power_up = "low";
defparam \WriteAdd[20]~I .oe_register_mode = "none";
defparam \WriteAdd[20]~I .oe_sync_reset = "none";
defparam \WriteAdd[20]~I .operation_mode = "input";
defparam \WriteAdd[20]~I .output_async_reset = "none";
defparam \WriteAdd[20]~I .output_power_up = "low";
defparam \WriteAdd[20]~I .output_register_mode = "none";
defparam \WriteAdd[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[21]));
// synopsys translate_off
defparam \WriteAdd[21]~I .input_async_reset = "none";
defparam \WriteAdd[21]~I .input_power_up = "low";
defparam \WriteAdd[21]~I .input_register_mode = "none";
defparam \WriteAdd[21]~I .input_sync_reset = "none";
defparam \WriteAdd[21]~I .oe_async_reset = "none";
defparam \WriteAdd[21]~I .oe_power_up = "low";
defparam \WriteAdd[21]~I .oe_register_mode = "none";
defparam \WriteAdd[21]~I .oe_sync_reset = "none";
defparam \WriteAdd[21]~I .operation_mode = "input";
defparam \WriteAdd[21]~I .output_async_reset = "none";
defparam \WriteAdd[21]~I .output_power_up = "low";
defparam \WriteAdd[21]~I .output_register_mode = "none";
defparam \WriteAdd[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[22]));
// synopsys translate_off
defparam \WriteAdd[22]~I .input_async_reset = "none";
defparam \WriteAdd[22]~I .input_power_up = "low";
defparam \WriteAdd[22]~I .input_register_mode = "none";
defparam \WriteAdd[22]~I .input_sync_reset = "none";
defparam \WriteAdd[22]~I .oe_async_reset = "none";
defparam \WriteAdd[22]~I .oe_power_up = "low";
defparam \WriteAdd[22]~I .oe_register_mode = "none";
defparam \WriteAdd[22]~I .oe_sync_reset = "none";
defparam \WriteAdd[22]~I .operation_mode = "input";
defparam \WriteAdd[22]~I .output_async_reset = "none";
defparam \WriteAdd[22]~I .output_power_up = "low";
defparam \WriteAdd[22]~I .output_register_mode = "none";
defparam \WriteAdd[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[23]));
// synopsys translate_off
defparam \WriteAdd[23]~I .input_async_reset = "none";
defparam \WriteAdd[23]~I .input_power_up = "low";
defparam \WriteAdd[23]~I .input_register_mode = "none";
defparam \WriteAdd[23]~I .input_sync_reset = "none";
defparam \WriteAdd[23]~I .oe_async_reset = "none";
defparam \WriteAdd[23]~I .oe_power_up = "low";
defparam \WriteAdd[23]~I .oe_register_mode = "none";
defparam \WriteAdd[23]~I .oe_sync_reset = "none";
defparam \WriteAdd[23]~I .operation_mode = "input";
defparam \WriteAdd[23]~I .output_async_reset = "none";
defparam \WriteAdd[23]~I .output_power_up = "low";
defparam \WriteAdd[23]~I .output_register_mode = "none";
defparam \WriteAdd[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[24]));
// synopsys translate_off
defparam \WriteAdd[24]~I .input_async_reset = "none";
defparam \WriteAdd[24]~I .input_power_up = "low";
defparam \WriteAdd[24]~I .input_register_mode = "none";
defparam \WriteAdd[24]~I .input_sync_reset = "none";
defparam \WriteAdd[24]~I .oe_async_reset = "none";
defparam \WriteAdd[24]~I .oe_power_up = "low";
defparam \WriteAdd[24]~I .oe_register_mode = "none";
defparam \WriteAdd[24]~I .oe_sync_reset = "none";
defparam \WriteAdd[24]~I .operation_mode = "input";
defparam \WriteAdd[24]~I .output_async_reset = "none";
defparam \WriteAdd[24]~I .output_power_up = "low";
defparam \WriteAdd[24]~I .output_register_mode = "none";
defparam \WriteAdd[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[25]));
// synopsys translate_off
defparam \WriteAdd[25]~I .input_async_reset = "none";
defparam \WriteAdd[25]~I .input_power_up = "low";
defparam \WriteAdd[25]~I .input_register_mode = "none";
defparam \WriteAdd[25]~I .input_sync_reset = "none";
defparam \WriteAdd[25]~I .oe_async_reset = "none";
defparam \WriteAdd[25]~I .oe_power_up = "low";
defparam \WriteAdd[25]~I .oe_register_mode = "none";
defparam \WriteAdd[25]~I .oe_sync_reset = "none";
defparam \WriteAdd[25]~I .operation_mode = "input";
defparam \WriteAdd[25]~I .output_async_reset = "none";
defparam \WriteAdd[25]~I .output_power_up = "low";
defparam \WriteAdd[25]~I .output_register_mode = "none";
defparam \WriteAdd[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[26]));
// synopsys translate_off
defparam \WriteAdd[26]~I .input_async_reset = "none";
defparam \WriteAdd[26]~I .input_power_up = "low";
defparam \WriteAdd[26]~I .input_register_mode = "none";
defparam \WriteAdd[26]~I .input_sync_reset = "none";
defparam \WriteAdd[26]~I .oe_async_reset = "none";
defparam \WriteAdd[26]~I .oe_power_up = "low";
defparam \WriteAdd[26]~I .oe_register_mode = "none";
defparam \WriteAdd[26]~I .oe_sync_reset = "none";
defparam \WriteAdd[26]~I .operation_mode = "input";
defparam \WriteAdd[26]~I .output_async_reset = "none";
defparam \WriteAdd[26]~I .output_power_up = "low";
defparam \WriteAdd[26]~I .output_register_mode = "none";
defparam \WriteAdd[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[27]));
// synopsys translate_off
defparam \WriteAdd[27]~I .input_async_reset = "none";
defparam \WriteAdd[27]~I .input_power_up = "low";
defparam \WriteAdd[27]~I .input_register_mode = "none";
defparam \WriteAdd[27]~I .input_sync_reset = "none";
defparam \WriteAdd[27]~I .oe_async_reset = "none";
defparam \WriteAdd[27]~I .oe_power_up = "low";
defparam \WriteAdd[27]~I .oe_register_mode = "none";
defparam \WriteAdd[27]~I .oe_sync_reset = "none";
defparam \WriteAdd[27]~I .operation_mode = "input";
defparam \WriteAdd[27]~I .output_async_reset = "none";
defparam \WriteAdd[27]~I .output_power_up = "low";
defparam \WriteAdd[27]~I .output_register_mode = "none";
defparam \WriteAdd[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[28]));
// synopsys translate_off
defparam \WriteAdd[28]~I .input_async_reset = "none";
defparam \WriteAdd[28]~I .input_power_up = "low";
defparam \WriteAdd[28]~I .input_register_mode = "none";
defparam \WriteAdd[28]~I .input_sync_reset = "none";
defparam \WriteAdd[28]~I .oe_async_reset = "none";
defparam \WriteAdd[28]~I .oe_power_up = "low";
defparam \WriteAdd[28]~I .oe_register_mode = "none";
defparam \WriteAdd[28]~I .oe_sync_reset = "none";
defparam \WriteAdd[28]~I .operation_mode = "input";
defparam \WriteAdd[28]~I .output_async_reset = "none";
defparam \WriteAdd[28]~I .output_power_up = "low";
defparam \WriteAdd[28]~I .output_register_mode = "none";
defparam \WriteAdd[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[29]));
// synopsys translate_off
defparam \WriteAdd[29]~I .input_async_reset = "none";
defparam \WriteAdd[29]~I .input_power_up = "low";
defparam \WriteAdd[29]~I .input_register_mode = "none";
defparam \WriteAdd[29]~I .input_sync_reset = "none";
defparam \WriteAdd[29]~I .oe_async_reset = "none";
defparam \WriteAdd[29]~I .oe_power_up = "low";
defparam \WriteAdd[29]~I .oe_register_mode = "none";
defparam \WriteAdd[29]~I .oe_sync_reset = "none";
defparam \WriteAdd[29]~I .operation_mode = "input";
defparam \WriteAdd[29]~I .output_async_reset = "none";
defparam \WriteAdd[29]~I .output_power_up = "low";
defparam \WriteAdd[29]~I .output_register_mode = "none";
defparam \WriteAdd[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[30]));
// synopsys translate_off
defparam \WriteAdd[30]~I .input_async_reset = "none";
defparam \WriteAdd[30]~I .input_power_up = "low";
defparam \WriteAdd[30]~I .input_register_mode = "none";
defparam \WriteAdd[30]~I .input_sync_reset = "none";
defparam \WriteAdd[30]~I .oe_async_reset = "none";
defparam \WriteAdd[30]~I .oe_power_up = "low";
defparam \WriteAdd[30]~I .oe_register_mode = "none";
defparam \WriteAdd[30]~I .oe_sync_reset = "none";
defparam \WriteAdd[30]~I .operation_mode = "input";
defparam \WriteAdd[30]~I .output_async_reset = "none";
defparam \WriteAdd[30]~I .output_power_up = "low";
defparam \WriteAdd[30]~I .output_register_mode = "none";
defparam \WriteAdd[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteAdd[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteAdd[31]));
// synopsys translate_off
defparam \WriteAdd[31]~I .input_async_reset = "none";
defparam \WriteAdd[31]~I .input_power_up = "low";
defparam \WriteAdd[31]~I .input_register_mode = "none";
defparam \WriteAdd[31]~I .input_sync_reset = "none";
defparam \WriteAdd[31]~I .oe_async_reset = "none";
defparam \WriteAdd[31]~I .oe_power_up = "low";
defparam \WriteAdd[31]~I .oe_register_mode = "none";
defparam \WriteAdd[31]~I .oe_sync_reset = "none";
defparam \WriteAdd[31]~I .operation_mode = "input";
defparam \WriteAdd[31]~I .output_async_reset = "none";
defparam \WriteAdd[31]~I .output_power_up = "low";
defparam \WriteAdd[31]~I .output_register_mode = "none";
defparam \WriteAdd[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
