Analysis & Synthesis Status : Successful - Wed Dec 13 13:36:42 2017
Quartus II Version : 8.1 Build 163 10/28/2008 SJ Web Edition
Revision Name : SR
Top-level Entity Name : SR
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 3
    Dedicated logic registers : 3
Total registers : 3
Total pins : 11
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
