	Top level design units:
		tb_test_I2945
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/eda/cadence/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> run
Simulation complete via $finish(1) at time 330 NS + 0
./temporary/test_bench_files/testbench_common_file.sv:118 $finish;
xcelium> exit
