

================================================================
== Vivado HLS Report for 'lenet'
================================================================
* Date:           Fri Jul  5 11:26:11 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_hls_010
* Solution:       s_5
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.588|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  161063|  161063|  161063|  161063|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1              |   4160|   4160|       130|          -|          -|    32|    no    |
        | + Loop 1.1           |    128|    128|         4|          -|          -|    32|    no    |
        |- L_conv1_w_conv1_w1  |  23520|  23520|         7|          6|          1|  3920|    yes   |
        |- Loop 3              |  11032|  11032|       394|          -|          -|    28|    no    |
        | + conv1_b            |    392|    392|        14|          -|          -|    28|    no    |
        |  ++ conv1_b1         |     12|     12|         2|          -|          -|     6|    no    |
        |- Loop 4              |  16884|  16884|      1206|          -|          -|    14|    no    |
        | + pool1_1            |   1204|   1204|        86|          -|          -|    14|    no    |
        |  ++ pool1_2          |     84|     84|        14|          -|          -|     6|    no    |
        |   +++ pool1_2.1      |     12|     12|         6|          -|          -|     2|    no    |
        |    ++++ pool1_2.1.1  |      4|      4|         2|          -|          -|     2|    no    |
        |- L_L_conv2_w3        |  40000|  40000|        17|         16|          1|  2500|    yes   |
        |- L_conv2_b           |   1600|   1600|        16|         16|          1|   100|    yes   |
        |- Loop 7              |   5660|   5660|      1132|          -|          -|     5|    no    |
        | + Loop 7.1           |   1130|   1130|       226|          -|          -|     5|    no    |
        |  ++ pool2_1          |    224|    224|        14|          -|          -|    16|    no    |
        |   +++ pool2_1.1      |     12|     12|         6|          -|          -|     2|    no    |
        |    ++++ pool2_1.1.1  |      4|      4|         2|          -|          -|     2|    no    |
        |- L_conv3_w_conv3_w1  |  24002|  24002|        11|          8|          1|  3000|    yes   |
        |- Loop 9              |    510|    510|        34|          -|          -|    15|    no    |
        | + Loop 9.1           |     32|     32|         4|          -|          -|     8|    no    |
        |- Loop 10             |    240|    240|         2|          -|          -|   120|    no    |
        |- Loop 11             |  30408|  30408|       362|          -|          -|    84|    no    |
        | + Loop 11.1          |    360|    360|         3|          -|          -|   120|    no    |
        |- Loop 12             |    168|    168|         2|          -|          -|    84|    no    |
        |- Loop 13             |   2540|   2540|       254|          -|          -|    10|    no    |
        | + Loop 13.1          |    252|    252|         3|          -|          -|    84|    no    |
        |- Loop 14             |     20|     20|         2|          -|          -|    10|    no    |
        |- Loop 15             |     18|     18|         2|          -|          -|     9|    no    |
        |- Loop 16             |    144|    144|        16|          -|          -|     9|    no    |
        |- Loop 17             |    135|    135|        15|          -|          -|     9|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7
  * Pipeline-1: initiation interval (II) = 16, depth = 17
  * Pipeline-2: initiation interval (II) = 16, depth = 16
  * Pipeline-3: initiation interval (II) = 8, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 130
* Pipeline : 4
  Pipeline-0 : II = 6, D = 7, States = { 7 8 9 10 11 12 13 }
  Pipeline-1 : II = 16, D = 17, States = { 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
  Pipeline-2 : II = 16, D = 16, States = { 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 }
  Pipeline-3 : II = 8, D = 11, States = { 66 67 68 69 70 71 72 73 74 75 76 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 14 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 7 
14 --> 15 
15 --> 16 19 
16 --> 17 15 
17 --> 18 16 
18 --> 17 
19 --> 20 25 
20 --> 21 19 
21 --> 22 20 
22 --> 23 21 
23 --> 24 22 
24 --> 23 
25 --> 42 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 25 
42 --> 43 
43 --> 59 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 43 
59 --> 60 
60 --> 61 66 
61 --> 62 60 
62 --> 63 61 
63 --> 64 62 
64 --> 65 63 
65 --> 64 
66 --> 77 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 66 
77 --> 78 
78 --> 79 83 
79 --> 80 78 
80 --> 81 
81 --> 82 
82 --> 79 
83 --> 84 85 
84 --> 83 
85 --> 86 89 
86 --> 87 85 
87 --> 88 
88 --> 86 
89 --> 90 91 
90 --> 89 
91 --> 92 95 
92 --> 93 91 
93 --> 94 
94 --> 92 
95 --> 96 97 
96 --> 95 
97 --> 98 
98 --> 99 100 
99 --> 98 
100 --> 101 116 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 100 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 116 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %input_r) nounwind, !map !114"   --->   Operation 131 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %Cout) nounwind, !map !120"   --->   Operation 132 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%in_V = alloca [1024 x i16], align 2" [function.cpp:5->lenet.cpp:47]   --->   Operation 133 'alloca' 'in_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @lenet_str) nounwind"   --->   Operation 134 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 65, [4 x i8]* @p_str18, [1 x i8]* @p_str119, [1 x i8]* @p_str119, [1 x i8]* @p_str119) nounwind" [lenet.cpp:6]   --->   Operation 135 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %Cout, [5 x i8]* @p_str220, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str119, [1 x i8]* @p_str119, [1 x i8]* @p_str119, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str119, [1 x i8]* @p_str119) nounwind" [lenet.cpp:6]   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %input_r, [5 x i8]* @p_str220, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str119, [1 x i8]* @p_str119, [1 x i8]* @p_str119, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str119, [1 x i8]* @p_str119) nounwind" [lenet.cpp:6]   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str321, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [5 x i8]* @p_str422, [1 x i8]* @p_str119, [1 x i8]* @p_str119, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str119, [1 x i8]* @p_str119) nounwind" [lenet.cpp:6]   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.46ns)   --->   "br label %.preheader228.i" [function.cpp:7->lenet.cpp:47]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %codeRepl20 ], [ %i, %.preheader228.i.loopexit ]"   --->   Operation 140 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.07ns)   --->   "%icmp_ln7 = icmp eq i6 %i_0_i, -32" [function.cpp:7->lenet.cpp:47]   --->   Operation 141 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 142 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (1.28ns)   --->   "%i = add i6 %i_0_i, 1" [function.cpp:7->lenet.cpp:47]   --->   Operation 143 'add' 'i' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %.preheader226.i.preheader.preheader, label %.preheader227.preheader.i" [function.cpp:7->lenet.cpp:47]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i_0_i, i5 0)" [function.cpp:11->lenet.cpp:47]   --->   Operation 145 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i11 %tmp_3 to i12" [function.cpp:11->lenet.cpp:47]   --->   Operation 146 'zext' 'zext_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i6 %i_0_i to i5" [function.cpp:11->lenet.cpp:47]   --->   Operation 147 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln11, i5 0)" [function.cpp:11->lenet.cpp:47]   --->   Operation 148 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.46ns)   --->   "br label %.preheader227.i" [function.cpp:9->lenet.cpp:47]   --->   Operation 149 'br' <Predicate = (!icmp_ln7)> <Delay = 0.46>
ST_2 : Operation 150 [1/1] (0.46ns)   --->   "br label %.preheader226.i.preheader" [function.cpp:25->lenet.cpp:47]   --->   Operation 150 'br' <Predicate = (icmp_ln7)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%j_0_i = phi i6 [ %j, %_ifconv ], [ 0, %.preheader227.preheader.i ]"   --->   Operation 151 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i6 %j_0_i to i10" [function.cpp:9->lenet.cpp:47]   --->   Operation 152 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (1.07ns)   --->   "%icmp_ln9 = icmp eq i6 %j_0_i, -32" [function.cpp:9->lenet.cpp:47]   --->   Operation 153 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 154 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (1.28ns)   --->   "%j = add i6 %j_0_i, 1" [function.cpp:9->lenet.cpp:47]   --->   Operation 155 'add' 'j' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %.preheader228.i.loopexit, label %_ifconv" [function.cpp:9->lenet.cpp:47]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i6 %j_0_i to i12" [function.cpp:11->lenet.cpp:47]   --->   Operation 157 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.48ns)   --->   "%add_ln203 = add i12 %zext_ln11, %zext_ln203_1" [function.cpp:11->lenet.cpp:47]   --->   Operation 158 'add' 'add_ln203' <Predicate = (!icmp_ln9)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (1.41ns)   --->   "%add_ln11 = add i10 %shl_ln, %zext_ln9" [function.cpp:11->lenet.cpp:47]   --->   Operation 159 'add' 'add_ln11' <Predicate = (!icmp_ln9)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i10 %add_ln11 to i64" [function.cpp:11->lenet.cpp:47]   --->   Operation 160 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1024 x float]* %input_r, i64 0, i64 %zext_ln11_1" [function.cpp:11->lenet.cpp:47]   --->   Operation 161 'getelementptr' 'input_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 162 [2/2] (2.77ns)   --->   "%input_load = load float* %input_addr, align 4" [function.cpp:11->lenet.cpp:47]   --->   Operation 162 'load' 'input_load' <Predicate = (!icmp_ln9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader228.i"   --->   Operation 163 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.92>
ST_4 : Operation 164 [1/2] (2.77ns)   --->   "%input_load = load float* %input_addr, align 4" [function.cpp:11->lenet.cpp:47]   --->   Operation 164 'load' 'input_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 165 [2/2] (3.15ns)   --->   "%d_assign = fpext float %input_load to double" [function.cpp:11->lenet.cpp:47]   --->   Operation 165 'fpext' 'd_assign' <Predicate = true> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.42>
ST_5 : Operation 166 [1/2] (3.15ns)   --->   "%d_assign = fpext float %input_load to double" [function.cpp:11->lenet.cpp:47]   --->   Operation 166 'fpext' 'd_assign' <Predicate = true> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [function.cpp:11->lenet.cpp:47]   --->   Operation 167 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [function.cpp:11->lenet.cpp:47]   --->   Operation 168 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [function.cpp:11->lenet.cpp:47]   --->   Operation 169 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [function.cpp:11->lenet.cpp:47]   --->   Operation 170 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [function.cpp:11->lenet.cpp:47]   --->   Operation 171 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [function.cpp:11->lenet.cpp:47]   --->   Operation 172 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_2 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [function.cpp:11->lenet.cpp:47]   --->   Operation 173 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%p_Result_9 = zext i53 %tmp_2 to i54" [function.cpp:11->lenet.cpp:47]   --->   Operation 174 'zext' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (2.41ns)   --->   "%man_V_1 = sub i54 0, %p_Result_9" [function.cpp:11->lenet.cpp:47]   --->   Operation 175 'sub' 'man_V_1' <Predicate = true> <Delay = 2.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.86ns)   --->   "%man_V_2 = select i1 %p_Result_8, i54 %man_V_1, i54 %p_Result_9" [function.cpp:11->lenet.cpp:47]   --->   Operation 176 'select' 'man_V_2' <Predicate = true> <Delay = 0.86> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (2.26ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [function.cpp:11->lenet.cpp:47]   --->   Operation 177 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [function.cpp:11->lenet.cpp:47]   --->   Operation 178 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (1.82ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 10" [function.cpp:11->lenet.cpp:47]   --->   Operation 179 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -10, %F2" [function.cpp:11->lenet.cpp:47]   --->   Operation 180 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 10, %F2" [function.cpp:11->lenet.cpp:47]   --->   Operation 181 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.59ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [function.cpp:11->lenet.cpp:47]   --->   Operation 182 'select' 'sh_amt' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (1.82ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 10" [function.cpp:11->lenet.cpp:47]   --->   Operation 183 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i16" [function.cpp:11->lenet.cpp:47]   --->   Operation 184 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [function.cpp:11->lenet.cpp:47]   --->   Operation 185 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (1.31ns)   --->   "%icmp_ln603 = icmp eq i8 %tmp_46, 0" [function.cpp:11->lenet.cpp:47]   --->   Operation 186 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.56>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i12 %add_ln203 to i64" [function.cpp:11->lenet.cpp:47]   --->   Operation 187 'zext' 'zext_ln203_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%in_V_addr = getelementptr [1024 x i16]* %in_V, i64 0, i64 %zext_ln203_2" [function.cpp:11->lenet.cpp:47]   --->   Operation 188 'getelementptr' 'in_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [function.cpp:11->lenet.cpp:47]   --->   Operation 189 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (1.82ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [function.cpp:11->lenet.cpp:47]   --->   Operation 190 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [function.cpp:11->lenet.cpp:47]   --->   Operation 191 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [function.cpp:11->lenet.cpp:47]   --->   Operation 192 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i16" [function.cpp:11->lenet.cpp:47]   --->   Operation 193 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %input_load to i32" [function.cpp:11->lenet.cpp:47]   --->   Operation 194 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [function.cpp:11->lenet.cpp:47]   --->   Operation 195 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_47, i16 -1, i16 0" [function.cpp:11->lenet.cpp:47]   --->   Operation 196 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i16" [function.cpp:11->lenet.cpp:47]   --->   Operation 197 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i16 %trunc_ln583, %sext_ln581cast" [function.cpp:11->lenet.cpp:47]   --->   Operation 198 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [function.cpp:11->lenet.cpp:47]   --->   Operation 199 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [function.cpp:11->lenet.cpp:47]   --->   Operation 200 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.80ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [function.cpp:11->lenet.cpp:47]   --->   Operation 201 'or' 'or_ln582' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [function.cpp:11->lenet.cpp:47]   --->   Operation 202 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [function.cpp:11->lenet.cpp:47]   --->   Operation 203 'and' 'and_ln581' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [function.cpp:11->lenet.cpp:47]   --->   Operation 204 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [function.cpp:11->lenet.cpp:47]   --->   Operation 205 'and' 'and_ln585' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [function.cpp:11->lenet.cpp:47]   --->   Operation 206 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [function.cpp:11->lenet.cpp:47]   --->   Operation 207 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [function.cpp:11->lenet.cpp:47]   --->   Operation 208 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [function.cpp:11->lenet.cpp:47]   --->   Operation 209 'and' 'and_ln603' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (3.56ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i16 %shl_ln604, i16 %trunc_ln586" [function.cpp:11->lenet.cpp:47]   --->   Operation 210 'select' 'select_ln603' <Predicate = true> <Delay = 3.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [function.cpp:11->lenet.cpp:47]   --->   Operation 211 'or' 'or_ln603' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i16 %select_ln588, i16 %trunc_ln583" [function.cpp:11->lenet.cpp:47]   --->   Operation 212 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [function.cpp:11->lenet.cpp:47]   --->   Operation 213 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603_2 = select i1 %or_ln603, i16 %select_ln603, i16 %select_ln603_1" [function.cpp:11->lenet.cpp:47]   --->   Operation 214 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [function.cpp:11->lenet.cpp:47]   --->   Operation 215 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i16 %select_ln603_2, i16 0" [function.cpp:11->lenet.cpp:47]   --->   Operation 216 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (2.77ns)   --->   "store i16 %select_ln603_3, i16* %in_V_addr, align 2" [function.cpp:11->lenet.cpp:47]   --->   Operation 217 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "br label %.preheader227.i" [function.cpp:9->lenet.cpp:47]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 7.05>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%indvar_flatten41 = phi i12 [ %add_ln15, %conv1_w1 ], [ 0, %.preheader226.i.preheader.preheader ]" [function.cpp:15->lenet.cpp:47]   --->   Operation 219 'phi' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%i4_0_i = phi i5 [ %select_ln25_1, %conv1_w1 ], [ 0, %.preheader226.i.preheader.preheader ]" [function.cpp:25->lenet.cpp:47]   --->   Operation 220 'phi' 'i4_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ %select_ln17, %conv1_w1 ], [ 0, %.preheader226.i.preheader.preheader ]" [function.cpp:17->lenet.cpp:47]   --->   Operation 221 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%j5_0_i = phi i5 [ %select_ln25_3, %conv1_w1 ], [ 0, %.preheader226.i.preheader.preheader ]" [function.cpp:25->lenet.cpp:47]   --->   Operation 222 'phi' 'j5_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%x_0_i = phi i3 [ %x, %conv1_w1 ], [ 0, %.preheader226.i.preheader.preheader ]"   --->   Operation 223 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (1.02ns)   --->   "%j_1 = add i5 %j5_0_i, 1" [function.cpp:25->lenet.cpp:47]   --->   Operation 224 'add' 'j_1' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [1/1] (1.02ns)   --->   "%add_ln25_2 = add i5 %j5_0_i, 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 225 'add' 'add_ln25_2' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (1.02ns)   --->   "%add_ln25_3 = add i5 %j5_0_i, 3" [function.cpp:25->lenet.cpp:47]   --->   Operation 226 'add' 'add_ln25_3' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (1.02ns)   --->   "%add_ln25_4 = add i5 %j5_0_i, 4" [function.cpp:25->lenet.cpp:47]   --->   Operation 227 'add' 'add_ln25_4' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [1/1] (1.82ns)   --->   "%icmp_ln15 = icmp eq i12 %indvar_flatten41, -176" [function.cpp:15->lenet.cpp:47]   --->   Operation 228 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (1.54ns)   --->   "%add_ln15 = add i12 %indvar_flatten41, 1" [function.cpp:15->lenet.cpp:47]   --->   Operation 229 'add' 'add_ln15' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %.preheader223.i.preheader, label %conv1_w1" [function.cpp:15->lenet.cpp:47]   --->   Operation 230 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (1.02ns)   --->   "%i_2 = add i5 1, %i4_0_i" [function.cpp:15->lenet.cpp:47]   --->   Operation 231 'add' 'i_2' <Predicate = (!icmp_ln15)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (1.31ns)   --->   "%icmp_ln17 = icmp eq i8 %indvar_flatten, -116" [function.cpp:17->lenet.cpp:47]   --->   Operation 232 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln15)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (0.97ns)   --->   "%select_ln25 = select i1 %icmp_ln17, i5 0, i5 %j5_0_i" [function.cpp:25->lenet.cpp:47]   --->   Operation 233 'select' 'select_ln25' <Predicate = (!icmp_ln15)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.97ns)   --->   "%select_ln25_1 = select i1 %icmp_ln17, i5 %i_2, i5 %i4_0_i" [function.cpp:25->lenet.cpp:47]   --->   Operation 234 'select' 'select_ln25_1' <Predicate = (!icmp_ln15)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln25)   --->   "%xor_ln25 = xor i1 %icmp_ln17, true" [function.cpp:25->lenet.cpp:47]   --->   Operation 235 'xor' 'xor_ln25' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.98ns)   --->   "%icmp_ln19 = icmp eq i3 %x_0_i, -3" [function.cpp:19->lenet.cpp:47]   --->   Operation 236 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln25 = and i1 %icmp_ln19, %xor_ln25" [function.cpp:25->lenet.cpp:47]   --->   Operation 237 'and' 'and_ln25' <Predicate = (!icmp_ln15)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (1.02ns)   --->   "%add_ln25_5 = add i5 1, %select_ln25" [function.cpp:25->lenet.cpp:47]   --->   Operation 238 'add' 'add_ln25_5' <Predicate = (!icmp_ln15)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_2)   --->   "%or_ln25 = or i1 %and_ln25, %icmp_ln17" [function.cpp:25->lenet.cpp:47]   --->   Operation 239 'or' 'or_ln25' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln25_2 = select i1 %or_ln25, i3 0, i3 %x_0_i" [function.cpp:25->lenet.cpp:47]   --->   Operation 240 'select' 'select_ln25_2' <Predicate = (!icmp_ln15)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.97ns)   --->   "%select_ln25_3 = select i1 %and_ln25, i5 %add_ln25_5, i5 %select_ln25" [function.cpp:25->lenet.cpp:47]   --->   Operation 241 'select' 'select_ln25_3' <Predicate = (!icmp_ln15)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (1.02ns)   --->   "%add_ln25_6 = add i5 2, %select_ln25" [function.cpp:25->lenet.cpp:47]   --->   Operation 242 'add' 'add_ln25_6' <Predicate = (!icmp_ln15)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (1.02ns)   --->   "%add_ln25_7 = add i5 3, %select_ln25" [function.cpp:25->lenet.cpp:47]   --->   Operation 243 'add' 'add_ln25_7' <Predicate = (!icmp_ln15)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 244 [1/1] (1.02ns)   --->   "%add_ln25_8 = add i5 4, %select_ln25" [function.cpp:25->lenet.cpp:47]   --->   Operation 244 'add' 'add_ln25_8' <Predicate = (!icmp_ln15)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (1.02ns)   --->   "%add_ln25_9 = add i5 5, %select_ln25" [function.cpp:25->lenet.cpp:47]   --->   Operation 245 'add' 'add_ln25_9' <Predicate = (!icmp_ln15)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i3 %select_ln25_2 to i5" [function.cpp:19->lenet.cpp:47]   --->   Operation 246 'zext' 'zext_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (1.02ns)   --->   "%add_ln25 = add i5 %zext_ln19, %select_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 247 'add' 'add_ln25' <Predicate = (!icmp_ln15)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i5.i5(i54 0, i5 %add_ln25, i5 %select_ln25_3)" [function.cpp:25->lenet.cpp:47]   --->   Operation 248 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%in_V_addr_1 = getelementptr [1024 x i16]* %in_V, i64 0, i64 %tmp_16" [function.cpp:25->lenet.cpp:47]   --->   Operation 249 'getelementptr' 'in_V_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_5)   --->   "%select_ln25_4 = select i1 %icmp_ln17, i5 1, i5 %j_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 250 'select' 'select_ln25_4' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln25_5 = select i1 %and_ln25, i5 %add_ln25_6, i5 %select_ln25_4" [function.cpp:25->lenet.cpp:47]   --->   Operation 251 'select' 'select_ln25_5' <Predicate = (!icmp_ln15)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i5.i5(i54 0, i5 %add_ln25, i5 %select_ln25_5)" [function.cpp:25->lenet.cpp:47]   --->   Operation 252 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%in_V_addr_2 = getelementptr [1024 x i16]* %in_V, i64 0, i64 %tmp_17" [function.cpp:25->lenet.cpp:47]   --->   Operation 253 'getelementptr' 'in_V_addr_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_7)   --->   "%select_ln25_6 = select i1 %icmp_ln17, i5 2, i5 %add_ln25_2" [function.cpp:25->lenet.cpp:47]   --->   Operation 254 'select' 'select_ln25_6' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln25_7 = select i1 %and_ln25, i5 %add_ln25_7, i5 %select_ln25_6" [function.cpp:25->lenet.cpp:47]   --->   Operation 255 'select' 'select_ln25_7' <Predicate = (!icmp_ln15)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_9)   --->   "%select_ln25_8 = select i1 %icmp_ln17, i5 3, i5 %add_ln25_3" [function.cpp:25->lenet.cpp:47]   --->   Operation 256 'select' 'select_ln25_8' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln25_9 = select i1 %and_ln25, i5 %add_ln25_8, i5 %select_ln25_8" [function.cpp:25->lenet.cpp:47]   --->   Operation 257 'select' 'select_ln25_9' <Predicate = (!icmp_ln15)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_11)   --->   "%select_ln25_10 = select i1 %icmp_ln17, i5 4, i5 %add_ln25_4" [function.cpp:25->lenet.cpp:47]   --->   Operation 258 'select' 'select_ln25_10' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln25_11 = select i1 %and_ln25, i5 %add_ln25_9, i5 %select_ln25_10" [function.cpp:25->lenet.cpp:47]   --->   Operation 259 'select' 'select_ln25_11' <Predicate = (!icmp_ln15)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i3 %select_ln25_2 to i64" [function.cpp:25->lenet.cpp:47]   --->   Operation 260 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 261 [2/2] (2.77ns)   --->   "%in_V_load = load i16* %in_V_addr_1, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 261 'load' 'in_V_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%K1_W_V_0_0_addr = getelementptr [5 x i10]* @K1_W_V_0_0, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 262 'getelementptr' 'K1_W_V_0_0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 263 [2/2] (2.77ns)   --->   "%K1_W_V_0_0_load = load i10* %K1_W_V_0_0_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 263 'load' 'K1_W_V_0_0_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%K1_W_V_1_0_addr = getelementptr [5 x i10]* @K1_W_V_1_0, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 264 'getelementptr' 'K1_W_V_1_0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 265 [2/2] (2.77ns)   --->   "%K1_W_V_1_0_load = load i10* %K1_W_V_1_0_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 265 'load' 'K1_W_V_1_0_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%K1_W_V_2_0_addr = getelementptr [5 x i10]* @K1_W_V_2_0, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 266 'getelementptr' 'K1_W_V_2_0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 267 [2/2] (2.77ns)   --->   "%K1_W_V_2_0_load = load i10* %K1_W_V_2_0_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 267 'load' 'K1_W_V_2_0_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%K1_W_V_3_0_addr = getelementptr [5 x i9]* @K1_W_V_3_0, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 268 'getelementptr' 'K1_W_V_3_0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 269 [2/2] (2.77ns)   --->   "%K1_W_V_3_0_load = load i9* %K1_W_V_3_0_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 269 'load' 'K1_W_V_3_0_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%K1_W_V_4_0_addr = getelementptr [5 x i8]* @K1_W_V_4_0, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 270 'getelementptr' 'K1_W_V_4_0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 271 [2/2] (2.77ns)   --->   "%K1_W_V_4_0_load = load i8* %K1_W_V_4_0_addr, align 1" [function.cpp:25->lenet.cpp:47]   --->   Operation 271 'load' 'K1_W_V_4_0_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%K1_W_V_5_0_addr = getelementptr [5 x i9]* @K1_W_V_5_0, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 272 'getelementptr' 'K1_W_V_5_0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 273 [2/2] (2.77ns)   --->   "%K1_W_V_5_0_load = load i9* %K1_W_V_5_0_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 273 'load' 'K1_W_V_5_0_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 274 [2/2] (2.77ns)   --->   "%in_V_load_1 = load i16* %in_V_addr_2, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 274 'load' 'in_V_load_1' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%K1_W_V_0_1_addr = getelementptr [5 x i9]* @K1_W_V_0_1, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 275 'getelementptr' 'K1_W_V_0_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 276 [2/2] (2.77ns)   --->   "%K1_W_V_0_1_load = load i9* %K1_W_V_0_1_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 276 'load' 'K1_W_V_0_1_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%K1_W_V_1_1_addr = getelementptr [5 x i10]* @K1_W_V_1_1, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 277 'getelementptr' 'K1_W_V_1_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 278 [2/2] (2.77ns)   --->   "%K1_W_V_1_1_load = load i10* %K1_W_V_1_1_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 278 'load' 'K1_W_V_1_1_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%K1_W_V_2_1_addr = getelementptr [5 x i10]* @K1_W_V_2_1, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 279 'getelementptr' 'K1_W_V_2_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 280 [2/2] (2.77ns)   --->   "%K1_W_V_2_1_load = load i10* %K1_W_V_2_1_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 280 'load' 'K1_W_V_2_1_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%K1_W_V_3_1_addr = getelementptr [5 x i9]* @K1_W_V_3_1, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 281 'getelementptr' 'K1_W_V_3_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 282 [2/2] (2.77ns)   --->   "%K1_W_V_3_1_load = load i9* %K1_W_V_3_1_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 282 'load' 'K1_W_V_3_1_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%K1_W_V_4_1_addr = getelementptr [5 x i9]* @K1_W_V_4_1, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 283 'getelementptr' 'K1_W_V_4_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 284 [2/2] (2.77ns)   --->   "%K1_W_V_4_1_load = load i9* %K1_W_V_4_1_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 284 'load' 'K1_W_V_4_1_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%K1_W_V_5_1_addr = getelementptr [5 x i10]* @K1_W_V_5_1, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 285 'getelementptr' 'K1_W_V_5_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 286 [2/2] (2.77ns)   --->   "%K1_W_V_5_1_load = load i10* %K1_W_V_5_1_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 286 'load' 'K1_W_V_5_1_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%K1_W_V_0_2_addr = getelementptr [5 x i9]* @K1_W_V_0_2, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 287 'getelementptr' 'K1_W_V_0_2_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 288 [2/2] (2.77ns)   --->   "%K1_W_V_0_2_load = load i9* %K1_W_V_0_2_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 288 'load' 'K1_W_V_0_2_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%K1_W_V_1_2_addr = getelementptr [5 x i10]* @K1_W_V_1_2, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 289 'getelementptr' 'K1_W_V_1_2_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 290 [2/2] (2.77ns)   --->   "%K1_W_V_1_2_load = load i10* %K1_W_V_1_2_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 290 'load' 'K1_W_V_1_2_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%K1_W_V_2_2_addr = getelementptr [5 x i10]* @K1_W_V_2_2, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 291 'getelementptr' 'K1_W_V_2_2_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 292 [2/2] (2.77ns)   --->   "%K1_W_V_2_2_load = load i10* %K1_W_V_2_2_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 292 'load' 'K1_W_V_2_2_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%K1_W_V_3_2_addr = getelementptr [5 x i9]* @K1_W_V_3_2, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 293 'getelementptr' 'K1_W_V_3_2_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 294 [2/2] (2.77ns)   --->   "%K1_W_V_3_2_load = load i9* %K1_W_V_3_2_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 294 'load' 'K1_W_V_3_2_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%K1_W_V_4_2_addr = getelementptr [5 x i9]* @K1_W_V_4_2, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 295 'getelementptr' 'K1_W_V_4_2_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 296 [2/2] (2.77ns)   --->   "%K1_W_V_4_2_load = load i9* %K1_W_V_4_2_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 296 'load' 'K1_W_V_4_2_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%K1_W_V_5_2_addr = getelementptr [5 x i9]* @K1_W_V_5_2, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 297 'getelementptr' 'K1_W_V_5_2_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 298 [2/2] (2.77ns)   --->   "%K1_W_V_5_2_load = load i9* %K1_W_V_5_2_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 298 'load' 'K1_W_V_5_2_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 299 [1/1] (0.00ns)   --->   "%K1_W_V_0_3_addr = getelementptr [5 x i9]* @K1_W_V_0_3, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 299 'getelementptr' 'K1_W_V_0_3_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 300 [2/2] (2.77ns)   --->   "%K1_W_V_0_3_load = load i9* %K1_W_V_0_3_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 300 'load' 'K1_W_V_0_3_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%K1_W_V_1_3_addr = getelementptr [5 x i10]* @K1_W_V_1_3, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 301 'getelementptr' 'K1_W_V_1_3_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 302 [2/2] (2.77ns)   --->   "%K1_W_V_1_3_load = load i10* %K1_W_V_1_3_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 302 'load' 'K1_W_V_1_3_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%K1_W_V_2_3_addr = getelementptr [5 x i9]* @K1_W_V_2_3, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 303 'getelementptr' 'K1_W_V_2_3_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 304 [2/2] (2.77ns)   --->   "%K1_W_V_2_3_load = load i9* %K1_W_V_2_3_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 304 'load' 'K1_W_V_2_3_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%K1_W_V_3_3_addr = getelementptr [5 x i10]* @K1_W_V_3_3, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 305 'getelementptr' 'K1_W_V_3_3_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 306 [2/2] (2.77ns)   --->   "%K1_W_V_3_3_load = load i10* %K1_W_V_3_3_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 306 'load' 'K1_W_V_3_3_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%K1_W_V_4_3_addr = getelementptr [5 x i8]* @K1_W_V_4_3, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 307 'getelementptr' 'K1_W_V_4_3_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 308 [2/2] (2.77ns)   --->   "%K1_W_V_4_3_load = load i8* %K1_W_V_4_3_addr, align 1" [function.cpp:25->lenet.cpp:47]   --->   Operation 308 'load' 'K1_W_V_4_3_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%K1_W_V_5_3_addr = getelementptr [5 x i10]* @K1_W_V_5_3, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 309 'getelementptr' 'K1_W_V_5_3_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 310 [2/2] (2.77ns)   --->   "%K1_W_V_5_3_load = load i10* %K1_W_V_5_3_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 310 'load' 'K1_W_V_5_3_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%K1_W_V_0_4_addr = getelementptr [5 x i10]* @K1_W_V_0_4, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 311 'getelementptr' 'K1_W_V_0_4_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 312 [2/2] (2.77ns)   --->   "%K1_W_V_0_4_load = load i10* %K1_W_V_0_4_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 312 'load' 'K1_W_V_0_4_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%K1_W_V_1_4_addr = getelementptr [5 x i9]* @K1_W_V_1_4, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 313 'getelementptr' 'K1_W_V_1_4_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 314 [2/2] (2.77ns)   --->   "%K1_W_V_1_4_load = load i9* %K1_W_V_1_4_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 314 'load' 'K1_W_V_1_4_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%K1_W_V_2_4_addr = getelementptr [5 x i9]* @K1_W_V_2_4, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 315 'getelementptr' 'K1_W_V_2_4_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 316 [2/2] (2.77ns)   --->   "%K1_W_V_2_4_load = load i9* %K1_W_V_2_4_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 316 'load' 'K1_W_V_2_4_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%K1_W_V_3_4_addr = getelementptr [5 x i10]* @K1_W_V_3_4, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 317 'getelementptr' 'K1_W_V_3_4_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 318 [2/2] (2.77ns)   --->   "%K1_W_V_3_4_load = load i10* %K1_W_V_3_4_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 318 'load' 'K1_W_V_3_4_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 319 [1/1] (0.00ns)   --->   "%K1_W_V_4_4_addr = getelementptr [5 x i10]* @K1_W_V_4_4, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 319 'getelementptr' 'K1_W_V_4_4_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 320 [2/2] (2.77ns)   --->   "%K1_W_V_4_4_load = load i10* %K1_W_V_4_4_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 320 'load' 'K1_W_V_4_4_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 321 [1/1] (0.00ns)   --->   "%K1_W_V_5_4_addr = getelementptr [5 x i10]* @K1_W_V_5_4, i64 0, i64 %zext_ln25_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 321 'getelementptr' 'K1_W_V_5_4_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 322 [2/2] (2.77ns)   --->   "%K1_W_V_5_4_load = load i10* %K1_W_V_5_4_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 322 'load' 'K1_W_V_5_4_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 323 [1/1] (1.30ns)   --->   "%add_ln17 = add i8 1, %indvar_flatten" [function.cpp:17->lenet.cpp:47]   --->   Operation 323 'add' 'add_ln17' <Predicate = (!icmp_ln15)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 3> <Delay = 7.41>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln25_1, i5 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 324 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln1265_1 = zext i10 %tmp_11 to i11" [function.cpp:25->lenet.cpp:47]   --->   Operation 325 'zext' 'zext_ln1265_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln25_1, i2 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 326 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln1265_2 = zext i7 %tmp_14 to i11" [function.cpp:25->lenet.cpp:47]   --->   Operation 327 'zext' 'zext_ln1265_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (1.41ns)   --->   "%sub_ln1265 = sub i11 %zext_ln1265_1, %zext_ln1265_2" [function.cpp:25->lenet.cpp:47]   --->   Operation 328 'sub' 'sub_ln1265' <Predicate = (!icmp_ln15)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1265_3 = sext i11 %sub_ln1265 to i12" [function.cpp:25->lenet.cpp:47]   --->   Operation 329 'sext' 'sext_ln1265_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i5 %select_ln25_3 to i12" [function.cpp:25->lenet.cpp:47]   --->   Operation 330 'zext' 'zext_ln25' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (1.48ns)   --->   "%add_ln1265 = add i12 %zext_ln25, %sext_ln1265_3" [function.cpp:25->lenet.cpp:47]   --->   Operation 331 'add' 'add_ln1265' <Predicate = (!icmp_ln15)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln1265 = trunc i12 %add_ln1265 to i11" [function.cpp:25->lenet.cpp:47]   --->   Operation 332 'trunc' 'trunc_ln1265' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%p_shl_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %trunc_ln1265, i3 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 333 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_15 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln1265, i1 false)" [function.cpp:25->lenet.cpp:47]   --->   Operation 334 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1265_4 = sext i13 %tmp_15 to i14" [function.cpp:25->lenet.cpp:47]   --->   Operation 335 'sext' 'sext_ln1265_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 336 [1/1] (1.52ns)   --->   "%sub_ln1265_1 = sub i14 %p_shl_cast, %sext_ln1265_4" [function.cpp:25->lenet.cpp:47]   --->   Operation 336 'sub' 'sub_ln1265_1' <Predicate = (!icmp_ln15)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln1265_3 = zext i14 %sub_ln1265_1 to i64" [function.cpp:25->lenet.cpp:47]   --->   Operation 337 'zext' 'zext_ln1265_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 338 [1/1] (0.00ns)   --->   "%C1_out_V_addr_1 = getelementptr [4704 x i16]* @C1_out_V, i64 0, i64 %zext_ln1265_3" [function.cpp:25->lenet.cpp:47]   --->   Operation 338 'getelementptr' 'C1_out_V_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 339 [1/1] (0.00ns)   --->   "%or_ln1265 = or i14 %sub_ln1265_1, 1" [function.cpp:25->lenet.cpp:47]   --->   Operation 339 'or' 'or_ln1265' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln1265_4 = zext i14 %or_ln1265 to i64" [function.cpp:25->lenet.cpp:47]   --->   Operation 340 'zext' 'zext_ln1265_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 341 [1/1] (0.00ns)   --->   "%C1_out_V_addr_3 = getelementptr [4704 x i16]* @C1_out_V, i64 0, i64 %zext_ln1265_4" [function.cpp:25->lenet.cpp:47]   --->   Operation 341 'getelementptr' 'C1_out_V_addr_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i5.i5(i54 0, i5 %add_ln25, i5 %select_ln25_7)" [function.cpp:25->lenet.cpp:47]   --->   Operation 342 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%in_V_addr_3 = getelementptr [1024 x i16]* %in_V, i64 0, i64 %tmp_18" [function.cpp:25->lenet.cpp:47]   --->   Operation 343 'getelementptr' 'in_V_addr_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i5.i5(i54 0, i5 %add_ln25, i5 %select_ln25_9)" [function.cpp:25->lenet.cpp:47]   --->   Operation 344 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "%in_V_addr_4 = getelementptr [1024 x i16]* %in_V, i64 0, i64 %tmp_19" [function.cpp:25->lenet.cpp:47]   --->   Operation 345 'getelementptr' 'in_V_addr_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 346 [1/2] (2.77ns)   --->   "%in_V_load = load i16* %in_V_addr_1, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 346 'load' 'in_V_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i16 %in_V_load to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 347 'sext' 'sext_ln1117' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln1117_2 = sext i16 %in_V_load to i24" [function.cpp:25->lenet.cpp:47]   --->   Operation 348 'sext' 'sext_ln1117_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 349 [1/2] (2.77ns)   --->   "%K1_W_V_0_0_load = load i10* %K1_W_V_0_0_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 349 'load' 'K1_W_V_0_0_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i10 %K1_W_V_0_0_load to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 350 'sext' 'sext_ln1118' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %in_V_load to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 351 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 352 [2/2] (2.77ns)   --->   "%C1_out_V_load = load i16* %C1_out_V_addr_1, align 4" [function.cpp:25->lenet.cpp:47]   --->   Operation 352 'load' 'C1_out_V_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 353 [1/1] (4.64ns)   --->   "%mul_ln1192 = mul i26 %sext_ln1118, %sext_ln1118_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 353 'mul' 'mul_ln1192' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 354 [1/2] (2.77ns)   --->   "%K1_W_V_1_0_load = load i10* %K1_W_V_1_0_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 354 'load' 'K1_W_V_1_0_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i10 %K1_W_V_1_0_load to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 355 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 356 [2/2] (2.77ns)   --->   "%C1_out_V_load_1 = load i16* %C1_out_V_addr_3, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 356 'load' 'C1_out_V_load_1' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 357 [1/1] (4.64ns)   --->   "%mul_ln1192_1 = mul i26 %sext_ln1118_2, %sext_ln1118_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 357 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 358 [1/2] (2.77ns)   --->   "%K1_W_V_2_0_load = load i10* %K1_W_V_2_0_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 358 'load' 'K1_W_V_2_0_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i10 %K1_W_V_2_0_load to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 359 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 360 [1/1] (4.64ns)   --->   "%mul_ln1192_2 = mul i26 %sext_ln1118_3, %sext_ln1118_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 360 'mul' 'mul_ln1192_2' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 361 [1/2] (2.77ns)   --->   "%K1_W_V_3_0_load = load i9* %K1_W_V_3_0_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 361 'load' 'K1_W_V_3_0_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i9 %K1_W_V_3_0_load to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 362 'zext' 'zext_ln1118' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 363 [1/1] (4.64ns)   --->   "%mul_ln1118 = mul i25 %zext_ln1118, %sext_ln1117" [function.cpp:25->lenet.cpp:47]   --->   Operation 363 'mul' 'mul_ln1118' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 364 [1/2] (2.77ns)   --->   "%K1_W_V_4_0_load = load i8* %K1_W_V_4_0_addr, align 1" [function.cpp:25->lenet.cpp:47]   --->   Operation 364 'load' 'K1_W_V_4_0_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i8 %K1_W_V_4_0_load to i24" [function.cpp:25->lenet.cpp:47]   --->   Operation 365 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 366 [1/1] (4.64ns)   --->   "%mul_ln1118_1 = mul i24 %sext_ln1118_4, %sext_ln1117_2" [function.cpp:25->lenet.cpp:47]   --->   Operation 366 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 367 [1/2] (2.77ns)   --->   "%K1_W_V_5_0_load = load i9* %K1_W_V_5_0_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 367 'load' 'K1_W_V_5_0_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i9 %K1_W_V_5_0_load to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 368 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 369 [1/1] (4.64ns)   --->   "%mul_ln1118_2 = mul i25 %zext_ln1118_1, %sext_ln1117" [function.cpp:25->lenet.cpp:47]   --->   Operation 369 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 370 [1/2] (2.77ns)   --->   "%in_V_load_1 = load i16* %in_V_addr_2, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 370 'load' 'in_V_load_1' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln1117_1 = sext i16 %in_V_load_1 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 371 'sext' 'sext_ln1117_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1117_9 = sext i16 %in_V_load_1 to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 372 'sext' 'sext_ln1117_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 373 [1/2] (2.77ns)   --->   "%K1_W_V_0_1_load = load i9* %K1_W_V_0_1_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 373 'load' 'K1_W_V_0_1_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i9 %K1_W_V_0_1_load to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 374 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 375 [1/1] (4.64ns)   --->   "%mul_ln1118_3 = mul i25 %zext_ln1118_2, %sext_ln1117_9" [function.cpp:25->lenet.cpp:47]   --->   Operation 375 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 376 [1/2] (2.77ns)   --->   "%K1_W_V_1_1_load = load i10* %K1_W_V_1_1_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 376 'load' 'K1_W_V_1_1_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i10 %K1_W_V_1_1_load to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 377 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 378 [1/1] (4.64ns)   --->   "%mul_ln1192_3 = mul i26 %sext_ln1118_5, %sext_ln1117_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 378 'mul' 'mul_ln1192_3' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 379 [1/2] (2.77ns)   --->   "%K1_W_V_2_1_load = load i10* %K1_W_V_2_1_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 379 'load' 'K1_W_V_2_1_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i10 %K1_W_V_2_1_load to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 380 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 381 [1/1] (4.64ns)   --->   "%mul_ln1192_4 = mul i26 %sext_ln1118_6, %sext_ln1117_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 381 'mul' 'mul_ln1192_4' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 382 [1/2] (2.77ns)   --->   "%K1_W_V_3_1_load = load i9* %K1_W_V_3_1_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 382 'load' 'K1_W_V_3_1_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i9 %K1_W_V_3_1_load to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 383 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 384 [1/1] (4.64ns)   --->   "%mul_ln1118_4 = mul i25 %zext_ln1118_3, %sext_ln1117_9" [function.cpp:25->lenet.cpp:47]   --->   Operation 384 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 385 [1/2] (2.77ns)   --->   "%K1_W_V_4_1_load = load i9* %K1_W_V_4_1_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 385 'load' 'K1_W_V_4_1_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i9 %K1_W_V_4_1_load to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 386 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 387 [1/1] (4.64ns)   --->   "%mul_ln1118_5 = mul i25 %sext_ln1118_7, %sext_ln1117_9" [function.cpp:25->lenet.cpp:47]   --->   Operation 387 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 388 [1/2] (2.77ns)   --->   "%K1_W_V_5_1_load = load i10* %K1_W_V_5_1_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 388 'load' 'K1_W_V_5_1_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i10 %K1_W_V_5_1_load to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 389 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 390 [1/1] (4.64ns)   --->   "%mul_ln1118_6 = mul i26 %zext_ln1118_4, %sext_ln1117_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 390 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 391 [2/2] (2.77ns)   --->   "%in_V_load_2 = load i16* %in_V_addr_3, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 391 'load' 'in_V_load_2' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 392 [1/2] (2.77ns)   --->   "%K1_W_V_0_2_load = load i9* %K1_W_V_0_2_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 392 'load' 'K1_W_V_0_2_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 393 [1/2] (2.77ns)   --->   "%K1_W_V_1_2_load = load i10* %K1_W_V_1_2_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 393 'load' 'K1_W_V_1_2_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 394 [1/2] (2.77ns)   --->   "%K1_W_V_2_2_load = load i10* %K1_W_V_2_2_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 394 'load' 'K1_W_V_2_2_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 395 [1/2] (2.77ns)   --->   "%K1_W_V_3_2_load = load i9* %K1_W_V_3_2_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 395 'load' 'K1_W_V_3_2_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 396 [1/2] (2.77ns)   --->   "%K1_W_V_4_2_load = load i9* %K1_W_V_4_2_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 396 'load' 'K1_W_V_4_2_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 397 [1/2] (2.77ns)   --->   "%K1_W_V_5_2_load = load i9* %K1_W_V_5_2_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 397 'load' 'K1_W_V_5_2_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 398 [2/2] (2.77ns)   --->   "%in_V_load_3 = load i16* %in_V_addr_4, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 398 'load' 'in_V_load_3' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 399 [1/2] (2.77ns)   --->   "%K1_W_V_0_3_load = load i9* %K1_W_V_0_3_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 399 'load' 'K1_W_V_0_3_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 400 [1/2] (2.77ns)   --->   "%K1_W_V_1_3_load = load i10* %K1_W_V_1_3_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 400 'load' 'K1_W_V_1_3_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 401 [1/2] (2.77ns)   --->   "%K1_W_V_2_3_load = load i9* %K1_W_V_2_3_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 401 'load' 'K1_W_V_2_3_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 402 [1/2] (2.77ns)   --->   "%K1_W_V_3_3_load = load i10* %K1_W_V_3_3_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 402 'load' 'K1_W_V_3_3_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 403 [1/2] (2.77ns)   --->   "%K1_W_V_4_3_load = load i8* %K1_W_V_4_3_addr, align 1" [function.cpp:25->lenet.cpp:47]   --->   Operation 403 'load' 'K1_W_V_4_3_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 404 [1/2] (2.77ns)   --->   "%K1_W_V_5_3_load = load i10* %K1_W_V_5_3_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 404 'load' 'K1_W_V_5_3_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 405 [1/2] (2.77ns)   --->   "%K1_W_V_0_4_load = load i10* %K1_W_V_0_4_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 405 'load' 'K1_W_V_0_4_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 406 [1/2] (2.77ns)   --->   "%K1_W_V_1_4_load = load i9* %K1_W_V_1_4_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 406 'load' 'K1_W_V_1_4_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 407 [1/2] (2.77ns)   --->   "%K1_W_V_2_4_load = load i9* %K1_W_V_2_4_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 407 'load' 'K1_W_V_2_4_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 408 [1/2] (2.77ns)   --->   "%K1_W_V_3_4_load = load i10* %K1_W_V_3_4_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 408 'load' 'K1_W_V_3_4_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 409 [1/2] (2.77ns)   --->   "%K1_W_V_4_4_load = load i10* %K1_W_V_4_4_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 409 'load' 'K1_W_V_4_4_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_8 : Operation 410 [1/2] (2.77ns)   --->   "%K1_W_V_5_4_load = load i10* %K1_W_V_5_4_addr, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 410 'load' 'K1_W_V_5_4_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 9 <SV = 4> <Delay = 7.41>
ST_9 : Operation 411 [1/1] (1.52ns)   --->   "%add_ln1265_1 = add i14 2, %sub_ln1265_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 411 'add' 'add_ln1265_1' <Predicate = (!icmp_ln15)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln1265_5 = zext i14 %add_ln1265_1 to i64" [function.cpp:25->lenet.cpp:47]   --->   Operation 412 'zext' 'zext_ln1265_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 413 [1/1] (0.00ns)   --->   "%C1_out_V_addr_4 = getelementptr [4704 x i16]* @C1_out_V, i64 0, i64 %zext_ln1265_5" [function.cpp:25->lenet.cpp:47]   --->   Operation 413 'getelementptr' 'C1_out_V_addr_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 414 [1/1] (1.52ns)   --->   "%add_ln1265_2 = add i14 3, %sub_ln1265_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 414 'add' 'add_ln1265_2' <Predicate = (!icmp_ln15)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln1265_6 = zext i14 %add_ln1265_2 to i64" [function.cpp:25->lenet.cpp:47]   --->   Operation 415 'zext' 'zext_ln1265_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 416 [1/1] (0.00ns)   --->   "%C1_out_V_addr_5 = getelementptr [4704 x i16]* @C1_out_V, i64 0, i64 %zext_ln1265_6" [function.cpp:25->lenet.cpp:47]   --->   Operation 416 'getelementptr' 'C1_out_V_addr_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i5.i5(i54 0, i5 %add_ln25, i5 %select_ln25_11)" [function.cpp:25->lenet.cpp:47]   --->   Operation 417 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 418 [1/1] (0.00ns)   --->   "%in_V_addr_5 = getelementptr [1024 x i16]* %in_V, i64 0, i64 %tmp_20" [function.cpp:25->lenet.cpp:47]   --->   Operation 418 'getelementptr' 'in_V_addr_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 419 [1/2] (2.77ns)   --->   "%C1_out_V_load = load i16* %C1_out_V_addr_1, align 4" [function.cpp:25->lenet.cpp:47]   --->   Operation 419 'load' 'C1_out_V_load' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%shl_ln1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C1_out_V_load, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 420 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 421 [1/1] (1.74ns)   --->   "%add_ln1192 = add i26 %shl_ln1, %mul_ln1192" [function.cpp:25->lenet.cpp:47]   --->   Operation 421 'add' 'add_ln1192' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 422 [1/2] (2.77ns)   --->   "%C1_out_V_load_1 = load i16* %C1_out_V_addr_3, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 422 'load' 'C1_out_V_load_1' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 423 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C1_out_V_load_1, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 423 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 424 [1/1] (1.74ns)   --->   "%add_ln1192_1 = add i26 %shl_ln728_1, %mul_ln1192_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 424 'add' 'add_ln1192_1' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 425 [2/2] (2.77ns)   --->   "%C1_out_V_load_2 = load i16* %C1_out_V_addr_4, align 4" [function.cpp:25->lenet.cpp:47]   --->   Operation 425 'load' 'C1_out_V_load_2' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 426 [2/2] (2.77ns)   --->   "%C1_out_V_load_3 = load i16* %C1_out_V_addr_5, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 426 'load' 'C1_out_V_load_3' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_21 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 427 'partselect' 'tmp_21' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 428 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_21, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 428 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i25 %mul_ln1118_3 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 429 'sext' 'sext_ln1192_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 430 [1/1] (1.74ns)   --->   "%add_ln1192_6 = add i26 %shl_ln728_6, %sext_ln1192_3" [function.cpp:25->lenet.cpp:47]   --->   Operation 430 'add' 'add_ln1192_6' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_22 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_1, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 431 'partselect' 'tmp_22' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 432 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_22, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 432 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 433 [1/1] (1.74ns)   --->   "%add_ln1192_7 = add i26 %shl_ln728_7, %mul_ln1192_3" [function.cpp:25->lenet.cpp:47]   --->   Operation 433 'add' 'add_ln1192_7' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 434 [1/2] (2.77ns)   --->   "%in_V_load_2 = load i16* %in_V_addr_3, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 434 'load' 'in_V_load_2' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln1117_3 = sext i16 %in_V_load_2 to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 435 'sext' 'sext_ln1117_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln1117_4 = sext i16 %in_V_load_2 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 436 'sext' 'sext_ln1117_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i9 %K1_W_V_0_2_load to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 437 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 438 [1/1] (4.64ns)   --->   "%mul_ln1118_7 = mul i25 %zext_ln1118_5, %sext_ln1117_3" [function.cpp:25->lenet.cpp:47]   --->   Operation 438 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_27 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_6, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 439 'partselect' 'tmp_27' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i10 %K1_W_V_1_2_load to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 440 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_28 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_7, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 441 'partselect' 'tmp_28' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 442 [1/1] (4.64ns)   --->   "%mul_ln1192_5 = mul i26 %sext_ln1118_8, %sext_ln1117_4" [function.cpp:25->lenet.cpp:47]   --->   Operation 442 'mul' 'mul_ln1192_5' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i10 %K1_W_V_2_2_load to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 443 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 444 [1/1] (4.64ns)   --->   "%mul_ln1192_6 = mul i26 %sext_ln1118_9, %sext_ln1117_4" [function.cpp:25->lenet.cpp:47]   --->   Operation 444 'mul' 'mul_ln1192_6' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i9 %K1_W_V_3_2_load to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 445 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 446 [1/1] (4.64ns)   --->   "%mul_ln1118_8 = mul i25 %sext_ln1118_11, %sext_ln1117_3" [function.cpp:25->lenet.cpp:47]   --->   Operation 446 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i9 %K1_W_V_4_2_load to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 447 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 448 [1/1] (4.64ns)   --->   "%mul_ln1118_9 = mul i25 %sext_ln1118_15, %sext_ln1117_3" [function.cpp:25->lenet.cpp:47]   --->   Operation 448 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i9 %K1_W_V_5_2_load to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 449 'zext' 'zext_ln1118_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 450 [1/1] (4.64ns)   --->   "%mul_ln1118_10 = mul i25 %zext_ln1118_6, %sext_ln1117_3" [function.cpp:25->lenet.cpp:47]   --->   Operation 450 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 451 [1/2] (2.77ns)   --->   "%in_V_load_3 = load i16* %in_V_addr_4, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 451 'load' 'in_V_load_3' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln1117_5 = sext i16 %in_V_load_3 to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 452 'sext' 'sext_ln1117_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln1117_10 = sext i16 %in_V_load_3 to i24" [function.cpp:25->lenet.cpp:47]   --->   Operation 453 'sext' 'sext_ln1117_10' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln1117_6 = sext i16 %in_V_load_3 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 454 'sext' 'sext_ln1117_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i9 %K1_W_V_0_3_load to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 455 'sext' 'sext_ln1118_22' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 456 [1/1] (4.64ns)   --->   "%mul_ln1118_11 = mul i25 %sext_ln1118_22, %sext_ln1117_5" [function.cpp:25->lenet.cpp:47]   --->   Operation 456 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i10 %K1_W_V_1_3_load to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 457 'sext' 'sext_ln1118_13' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 458 [1/1] (4.64ns)   --->   "%mul_ln1192_7 = mul i26 %sext_ln1118_13, %sext_ln1117_6" [function.cpp:25->lenet.cpp:47]   --->   Operation 458 'mul' 'mul_ln1192_7' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i9 %K1_W_V_2_3_load to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 459 'zext' 'zext_ln1118_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 460 [1/1] (4.64ns)   --->   "%mul_ln1118_12 = mul i25 %zext_ln1118_7, %sext_ln1117_5" [function.cpp:25->lenet.cpp:47]   --->   Operation 460 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i10 %K1_W_V_3_3_load to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 461 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 462 [1/1] (4.64ns)   --->   "%mul_ln1192_8 = mul i26 %sext_ln1118_14, %sext_ln1117_6" [function.cpp:25->lenet.cpp:47]   --->   Operation 462 'mul' 'mul_ln1192_8' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i8 %K1_W_V_4_3_load to i24" [function.cpp:25->lenet.cpp:47]   --->   Operation 463 'sext' 'sext_ln1118_24' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 464 [1/1] (4.64ns)   --->   "%mul_ln1118_13 = mul i24 %sext_ln1118_24, %sext_ln1117_10" [function.cpp:25->lenet.cpp:47]   --->   Operation 464 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i10 %K1_W_V_5_3_load to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 465 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_9 : Operation 466 [1/1] (4.64ns)   --->   "%mul_ln1192_9 = mul i26 %sext_ln1118_16, %sext_ln1117_6" [function.cpp:25->lenet.cpp:47]   --->   Operation 466 'mul' 'mul_ln1192_9' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 467 [2/2] (2.77ns)   --->   "%in_V_load_4 = load i16* %in_V_addr_5, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 467 'load' 'in_V_load_4' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 10 <SV = 5> <Delay = 8.00>
ST_10 : Operation 468 [1/1] (1.52ns)   --->   "%add_ln1265_3 = add i14 4, %sub_ln1265_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 468 'add' 'add_ln1265_3' <Predicate = (!icmp_ln15)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln1265_7 = zext i14 %add_ln1265_3 to i64" [function.cpp:25->lenet.cpp:47]   --->   Operation 469 'zext' 'zext_ln1265_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 470 [1/1] (0.00ns)   --->   "%C1_out_V_addr_6 = getelementptr [4704 x i16]* @C1_out_V, i64 0, i64 %zext_ln1265_7" [function.cpp:25->lenet.cpp:47]   --->   Operation 470 'getelementptr' 'C1_out_V_addr_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 471 [1/1] (1.52ns)   --->   "%add_ln1265_4 = add i14 5, %sub_ln1265_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 471 'add' 'add_ln1265_4' <Predicate = (!icmp_ln15)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln1265_8 = zext i14 %add_ln1265_4 to i64" [function.cpp:25->lenet.cpp:47]   --->   Operation 472 'zext' 'zext_ln1265_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 473 [1/1] (0.00ns)   --->   "%C1_out_V_addr_7 = getelementptr [4704 x i16]* @C1_out_V, i64 0, i64 %zext_ln1265_8" [function.cpp:25->lenet.cpp:47]   --->   Operation 473 'getelementptr' 'C1_out_V_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 474 [1/2] (2.77ns)   --->   "%C1_out_V_load_2 = load i16* %C1_out_V_addr_4, align 4" [function.cpp:25->lenet.cpp:47]   --->   Operation 474 'load' 'C1_out_V_load_2' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C1_out_V_load_2, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 475 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 476 [1/1] (1.74ns)   --->   "%add_ln1192_2 = add i26 %shl_ln728_2, %mul_ln1192_2" [function.cpp:25->lenet.cpp:47]   --->   Operation 476 'add' 'add_ln1192_2' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 477 [1/2] (2.77ns)   --->   "%C1_out_V_load_3 = load i16* %C1_out_V_addr_5, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 477 'load' 'C1_out_V_load_3' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 478 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C1_out_V_load_3, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 478 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i25 %mul_ln1118 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 479 'sext' 'sext_ln1192' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 480 [1/1] (1.74ns)   --->   "%add_ln1192_3 = add i26 %shl_ln728_3, %sext_ln1192" [function.cpp:25->lenet.cpp:47]   --->   Operation 480 'add' 'add_ln1192_3' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 481 [2/2] (2.77ns)   --->   "%C1_out_V_load_4 = load i16* %C1_out_V_addr_6, align 4" [function.cpp:25->lenet.cpp:47]   --->   Operation 481 'load' 'C1_out_V_load_4' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 482 [2/2] (2.77ns)   --->   "%C1_out_V_load_5 = load i16* %C1_out_V_addr_7, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 482 'load' 'C1_out_V_load_5' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_23 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_2, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 483 'partselect' 'tmp_23' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 484 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_23, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 484 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 485 [1/1] (1.74ns)   --->   "%add_ln1192_8 = add i26 %shl_ln728_8, %mul_ln1192_4" [function.cpp:25->lenet.cpp:47]   --->   Operation 485 'add' 'add_ln1192_8' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_24 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_3, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 486 'partselect' 'tmp_24' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_24, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 487 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i25 %mul_ln1118_4 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 488 'sext' 'sext_ln1192_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 489 [1/1] (1.74ns)   --->   "%add_ln1192_9 = add i26 %shl_ln728_9, %sext_ln1192_4" [function.cpp:25->lenet.cpp:47]   --->   Operation 489 'add' 'add_ln1192_9' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 490 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_27, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 490 'bitconcatenate' 'shl_ln728_11' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i25 %mul_ln1118_7 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 491 'sext' 'sext_ln1192_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 492 [1/1] (1.74ns)   --->   "%add_ln1192_12 = add i26 %shl_ln728_11, %sext_ln1192_5" [function.cpp:25->lenet.cpp:47]   --->   Operation 492 'add' 'add_ln1192_12' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 493 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_28, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 493 'bitconcatenate' 'shl_ln728_12' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 494 [1/1] (1.74ns)   --->   "%add_ln1192_13 = add i26 %shl_ln728_12, %mul_ln1192_5" [function.cpp:25->lenet.cpp:47]   --->   Operation 494 'add' 'add_ln1192_13' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_29 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_8, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 495 'partselect' 'tmp_29' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 496 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_29, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 496 'bitconcatenate' 'shl_ln728_13' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 497 [1/1] (1.74ns)   --->   "%add_ln1192_14 = add i26 %shl_ln728_13, %mul_ln1192_6" [function.cpp:25->lenet.cpp:47]   --->   Operation 497 'add' 'add_ln1192_14' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i25 %mul_ln1118_8 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 498 'sext' 'sext_ln1118_12' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_30 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_9, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 499 'partselect' 'tmp_30' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 500 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_30, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 500 'bitconcatenate' 'shl_ln728_14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 501 [1/1] (1.74ns)   --->   "%add_ln1192_15 = add i26 %shl_ln728_14, %sext_ln1118_12" [function.cpp:25->lenet.cpp:47]   --->   Operation 501 'add' 'add_ln1192_15' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i25 %mul_ln1118_11 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 502 'sext' 'sext_ln1118_23' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_33 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_12, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 503 'partselect' 'tmp_33' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 504 [1/1] (0.00ns)   --->   "%shl_ln728_17 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_33, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 504 'bitconcatenate' 'shl_ln728_17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 505 [1/1] (1.74ns)   --->   "%add_ln1192_18 = add i26 %shl_ln728_17, %sext_ln1118_23" [function.cpp:25->lenet.cpp:47]   --->   Operation 505 'add' 'add_ln1192_18' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_34 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_13, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 506 'partselect' 'tmp_34' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 507 [1/1] (0.00ns)   --->   "%shl_ln728_18 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_34, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 507 'bitconcatenate' 'shl_ln728_18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 508 [1/1] (1.74ns)   --->   "%add_ln1192_19 = add i26 %shl_ln728_18, %mul_ln1192_7" [function.cpp:25->lenet.cpp:47]   --->   Operation 508 'add' 'add_ln1192_19' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_35 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_14, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 509 'partselect' 'tmp_35' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_36 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_15, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 510 'partselect' 'tmp_36' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 511 [1/2] (2.77ns)   --->   "%in_V_load_4 = load i16* %in_V_addr_5, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 511 'load' 'in_V_load_4' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln1117_7 = sext i16 %in_V_load_4 to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 512 'sext' 'sext_ln1117_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln1117_8 = sext i16 %in_V_load_4 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 513 'sext' 'sext_ln1117_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i10 %K1_W_V_0_4_load to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 514 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_39 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_18, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 515 'partselect' 'tmp_39' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 516 [1/1] (4.64ns)   --->   "%mul_ln1192_10 = mul i26 %sext_ln1118_17, %sext_ln1117_8" [function.cpp:25->lenet.cpp:47]   --->   Operation 516 'mul' 'mul_ln1192_10' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i9 %K1_W_V_1_4_load to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 517 'sext' 'sext_ln1118_25' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 518 [1/1] (4.64ns)   --->   "%mul_ln1118_14 = mul i25 %sext_ln1118_25, %sext_ln1117_7" [function.cpp:25->lenet.cpp:47]   --->   Operation 518 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_40 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_19, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 519 'partselect' 'tmp_40' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i9 %K1_W_V_2_4_load to i25" [function.cpp:25->lenet.cpp:47]   --->   Operation 520 'zext' 'zext_ln1118_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 521 [1/1] (4.64ns)   --->   "%mul_ln1118_15 = mul i25 %zext_ln1118_8, %sext_ln1117_7" [function.cpp:25->lenet.cpp:47]   --->   Operation 521 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i10 %K1_W_V_3_4_load to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 522 'sext' 'sext_ln1118_19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 523 [1/1] (4.64ns)   --->   "%mul_ln1192_11 = mul i26 %sext_ln1118_19, %sext_ln1117_8" [function.cpp:25->lenet.cpp:47]   --->   Operation 523 'mul' 'mul_ln1192_11' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i10 %K1_W_V_4_4_load to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 524 'sext' 'sext_ln1118_20' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 525 [1/1] (4.64ns)   --->   "%mul_ln1192_12 = mul i26 %sext_ln1118_20, %sext_ln1117_8" [function.cpp:25->lenet.cpp:47]   --->   Operation 525 'mul' 'mul_ln1192_12' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i10 %K1_W_V_5_4_load to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 526 'sext' 'sext_ln1118_21' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 527 [1/1] (4.64ns)   --->   "%mul_ln1192_13 = mul i26 %sext_ln1118_21, %sext_ln1117_8" [function.cpp:25->lenet.cpp:47]   --->   Operation 527 'mul' 'mul_ln1192_13' <Predicate = (!icmp_ln15)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 8.00>
ST_11 : Operation 528 [1/2] (2.77ns)   --->   "%C1_out_V_load_4 = load i16* %C1_out_V_addr_6, align 4" [function.cpp:25->lenet.cpp:47]   --->   Operation 528 'load' 'C1_out_V_load_4' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 529 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C1_out_V_load_4, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 529 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i24 %mul_ln1118_1 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 530 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 531 [1/1] (1.74ns)   --->   "%add_ln1192_4 = add i26 %shl_ln728_4, %sext_ln1192_1" [function.cpp:25->lenet.cpp:47]   --->   Operation 531 'add' 'add_ln1192_4' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 532 [1/2] (2.77ns)   --->   "%C1_out_V_load_5 = load i16* %C1_out_V_addr_7, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 532 'load' 'C1_out_V_load_5' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 533 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C1_out_V_load_5, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 533 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i25 %mul_ln1118_2 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 534 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 535 [1/1] (1.74ns)   --->   "%add_ln1192_5 = add i26 %shl_ln728_5, %sext_ln1192_2" [function.cpp:25->lenet.cpp:47]   --->   Operation 535 'add' 'add_ln1192_5' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i25 %mul_ln1118_5 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 536 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_25 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_4, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 537 'partselect' 'tmp_25' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 538 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_25, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 538 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 539 [1/1] (1.74ns)   --->   "%add_ln1192_10 = add i26 %shl_ln728_s, %sext_ln1118_10" [function.cpp:25->lenet.cpp:47]   --->   Operation 539 'add' 'add_ln1192_10' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_26 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_5, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 540 'partselect' 'tmp_26' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 541 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_26, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 541 'bitconcatenate' 'shl_ln728_10' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 542 [1/1] (1.74ns)   --->   "%add_ln1192_11 = add i26 %shl_ln728_10, %mul_ln1118_6" [function.cpp:25->lenet.cpp:47]   --->   Operation 542 'add' 'add_ln1192_11' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i25 %mul_ln1118_9 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 543 'sext' 'sext_ln1118_18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_31 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_10, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 544 'partselect' 'tmp_31' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 545 [1/1] (0.00ns)   --->   "%shl_ln728_15 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_31, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 545 'bitconcatenate' 'shl_ln728_15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 546 [1/1] (1.74ns)   --->   "%add_ln1192_16 = add i26 %shl_ln728_15, %sext_ln1118_18" [function.cpp:25->lenet.cpp:47]   --->   Operation 546 'add' 'add_ln1192_16' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_32 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_11, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 547 'partselect' 'tmp_32' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 548 [1/1] (0.00ns)   --->   "%shl_ln728_16 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_32, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 548 'bitconcatenate' 'shl_ln728_16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i25 %mul_ln1118_10 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 549 'sext' 'sext_ln1192_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 550 [1/1] (1.74ns)   --->   "%add_ln1192_17 = add i26 %shl_ln728_16, %sext_ln1192_6" [function.cpp:25->lenet.cpp:47]   --->   Operation 550 'add' 'add_ln1192_17' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 551 [1/1] (0.00ns)   --->   "%shl_ln728_19 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_35, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 551 'bitconcatenate' 'shl_ln728_19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i25 %mul_ln1118_12 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 552 'sext' 'sext_ln1192_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 553 [1/1] (1.74ns)   --->   "%add_ln1192_20 = add i26 %shl_ln728_19, %sext_ln1192_7" [function.cpp:25->lenet.cpp:47]   --->   Operation 553 'add' 'add_ln1192_20' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 554 [1/1] (0.00ns)   --->   "%shl_ln728_20 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_36, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 554 'bitconcatenate' 'shl_ln728_20' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 555 [1/1] (1.74ns)   --->   "%add_ln1192_21 = add i26 %shl_ln728_20, %mul_ln1192_8" [function.cpp:25->lenet.cpp:47]   --->   Operation 555 'add' 'add_ln1192_21' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_37 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_16, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 556 'partselect' 'tmp_37' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_38 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_17, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 557 'partselect' 'tmp_38' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 558 [1/1] (0.00ns)   --->   "%shl_ln728_23 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_39, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 558 'bitconcatenate' 'shl_ln728_23' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 559 [1/1] (1.74ns)   --->   "%add_ln1192_24 = add i26 %shl_ln728_23, %mul_ln1192_10" [function.cpp:25->lenet.cpp:47]   --->   Operation 559 'add' 'add_ln1192_24' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_24, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 560 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 561 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_s, i16* %C1_out_V_addr_1, align 4" [function.cpp:25->lenet.cpp:47]   --->   Operation 561 'store' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i25 %mul_ln1118_14 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 562 'sext' 'sext_ln1118_26' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 563 [1/1] (0.00ns)   --->   "%shl_ln728_24 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_40, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 563 'bitconcatenate' 'shl_ln728_24' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 564 [1/1] (1.74ns)   --->   "%add_ln1192_25 = add i26 %shl_ln728_24, %sext_ln1118_26" [function.cpp:25->lenet.cpp:47]   --->   Operation 564 'add' 'add_ln1192_25' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_25, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 565 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 566 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_1, i16* %C1_out_V_addr_3, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 566 'store' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_41 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_20, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 567 'partselect' 'tmp_41' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 568 [1/1] (0.00ns)   --->   "%shl_ln728_25 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_41, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 568 'bitconcatenate' 'shl_ln728_25' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i25 %mul_ln1118_15 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 569 'sext' 'sext_ln1192_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 570 [1/1] (1.74ns)   --->   "%add_ln1192_26 = add i26 %shl_ln728_25, %sext_ln1192_9" [function.cpp:25->lenet.cpp:47]   --->   Operation 570 'add' 'add_ln1192_26' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_26, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 571 'partselect' 'trunc_ln708_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_42 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_21, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 572 'partselect' 'tmp_42' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 573 [1/1] (0.00ns)   --->   "%shl_ln728_26 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_42, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 573 'bitconcatenate' 'shl_ln728_26' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_11 : Operation 574 [1/1] (1.74ns)   --->   "%add_ln1192_27 = add i26 %shl_ln728_26, %mul_ln1192_11" [function.cpp:25->lenet.cpp:47]   --->   Operation 574 'add' 'add_ln1192_27' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_27, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 575 'partselect' 'trunc_ln708_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 3.48>
ST_12 : Operation 576 [1/1] (0.00ns)   --->   "%shl_ln728_21 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_37, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 576 'bitconcatenate' 'shl_ln728_21' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i24 %mul_ln1118_13 to i26" [function.cpp:25->lenet.cpp:47]   --->   Operation 577 'sext' 'sext_ln1192_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 578 [1/1] (1.74ns)   --->   "%add_ln1192_22 = add i26 %shl_ln728_21, %sext_ln1192_8" [function.cpp:25->lenet.cpp:47]   --->   Operation 578 'add' 'add_ln1192_22' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 579 [1/1] (0.00ns)   --->   "%shl_ln728_22 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_38, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 579 'bitconcatenate' 'shl_ln728_22' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 580 [1/1] (1.74ns)   --->   "%add_ln1192_23 = add i26 %shl_ln728_22, %mul_ln1192_9" [function.cpp:25->lenet.cpp:47]   --->   Operation 580 'add' 'add_ln1192_23' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 581 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_4, i16* %C1_out_V_addr_4, align 4" [function.cpp:25->lenet.cpp:47]   --->   Operation 581 'store' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 582 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_5, i16* %C1_out_V_addr_5, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 582 'store' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_43 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_22, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 583 'partselect' 'tmp_43' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 584 [1/1] (0.00ns)   --->   "%shl_ln728_27 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_43, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 584 'bitconcatenate' 'shl_ln728_27' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 585 [1/1] (1.74ns)   --->   "%add_ln1192_28 = add i26 %shl_ln728_27, %mul_ln1192_12" [function.cpp:25->lenet.cpp:47]   --->   Operation 585 'add' 'add_ln1192_28' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_28, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 586 'partselect' 'trunc_ln708_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_44 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_23, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 587 'partselect' 'tmp_44' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 588 [1/1] (0.00ns)   --->   "%shl_ln728_28 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_44, i10 0)" [function.cpp:25->lenet.cpp:47]   --->   Operation 588 'bitconcatenate' 'shl_ln728_28' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 589 [1/1] (1.74ns)   --->   "%add_ln1192_29 = add i26 %shl_ln728_28, %mul_ln1192_13" [function.cpp:25->lenet.cpp:47]   --->   Operation 589 'add' 'add_ln1192_29' <Predicate = (!icmp_ln15)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_29, i32 10, i32 25)" [function.cpp:25->lenet.cpp:47]   --->   Operation 590 'partselect' 'trunc_ln708_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 591 [1/1] (0.76ns)   --->   "%x = add i3 1, %select_ln25_2" [function.cpp:19->lenet.cpp:47]   --->   Operation 591 'add' 'x' <Predicate = (!icmp_ln15)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 592 [1/1] (0.44ns)   --->   "%select_ln17 = select i1 %icmp_ln17, i8 1, i8 %add_ln17" [function.cpp:17->lenet.cpp:47]   --->   Operation 592 'select' 'select_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 8> <Delay = 2.77>
ST_13 : Operation 593 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_conv1_w_conv1_w1_s)"   --->   Operation 593 'specloopname' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 594 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3920, i64 3920, i64 3920) nounwind"   --->   Operation 594 'speclooptripcount' 'empty_18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 595 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @conv1_w_conv1_w1_str)"   --->   Operation 595 'specloopname' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 596 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [function.cpp:20->lenet.cpp:47]   --->   Operation 596 'specloopname' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [function.cpp:20->lenet.cpp:47]   --->   Operation 597 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 598 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [function.cpp:21->lenet.cpp:47]   --->   Operation 598 'specpipeline' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 599 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_6, i16* %C1_out_V_addr_6, align 4" [function.cpp:25->lenet.cpp:47]   --->   Operation 599 'store' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 600 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_7, i16* %C1_out_V_addr_7, align 2" [function.cpp:25->lenet.cpp:47]   --->   Operation 600 'store' <Predicate = (!icmp_ln15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 601 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_6) nounwind" [function.cpp:28->lenet.cpp:47]   --->   Operation 601 'specregionend' 'empty_19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 602 [1/1] (0.00ns)   --->   "br label %.preheader226.i.preheader"   --->   Operation 602 'br' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 14 <SV = 3> <Delay = 0.46>
ST_14 : Operation 603 [1/1] (0.46ns)   --->   "br label %.preheader223.i" [function.cpp:32->lenet.cpp:47]   --->   Operation 603 'br' <Predicate = true> <Delay = 0.46>

State 15 <SV = 4> <Delay = 1.41>
ST_15 : Operation 604 [1/1] (0.00ns)   --->   "%i6_0_i = phi i5 [ %i_3, %.preheader223.i.loopexit ], [ 0, %.preheader223.i.preheader ]"   --->   Operation 604 'phi' 'i6_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 605 [1/1] (0.97ns)   --->   "%icmp_ln32 = icmp eq i5 %i6_0_i, -4" [function.cpp:32->lenet.cpp:47]   --->   Operation 605 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 606 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 606 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 607 [1/1] (1.02ns)   --->   "%i_3 = add i5 %i6_0_i, 1" [function.cpp:32->lenet.cpp:47]   --->   Operation 607 'add' 'i_3' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 608 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %conv1.exit.preheader, label %.preheader.preheader.i" [function.cpp:32->lenet.cpp:47]   --->   Operation 608 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_45 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i6_0_i, i5 0)" [function.cpp:38->lenet.cpp:47]   --->   Operation 609 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln1265_9 = zext i10 %tmp_45 to i11" [function.cpp:38->lenet.cpp:47]   --->   Operation 610 'zext' 'zext_ln1265_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_48 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i6_0_i, i2 0)" [function.cpp:38->lenet.cpp:47]   --->   Operation 611 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln1265_10 = zext i7 %tmp_48 to i11" [function.cpp:38->lenet.cpp:47]   --->   Operation 612 'zext' 'zext_ln1265_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 613 [1/1] (1.41ns)   --->   "%sub_ln1265_2 = sub i11 %zext_ln1265_9, %zext_ln1265_10" [function.cpp:38->lenet.cpp:47]   --->   Operation 613 'sub' 'sub_ln1265_2' <Predicate = (!icmp_ln32)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln1265_5 = sext i11 %sub_ln1265_2 to i12" [function.cpp:38->lenet.cpp:47]   --->   Operation 614 'sext' 'sext_ln1265_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 615 [1/1] (0.46ns)   --->   "br label %.preheader.i" [function.cpp:34->lenet.cpp:47]   --->   Operation 615 'br' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_15 : Operation 616 [1/1] (0.46ns)   --->   "br label %conv1.exit" [function.cpp:50->lenet.cpp:48]   --->   Operation 616 'br' <Predicate = (icmp_ln32)> <Delay = 0.46>

State 16 <SV = 5> <Delay = 3.00>
ST_16 : Operation 617 [1/1] (0.00ns)   --->   "%j7_0_i = phi i5 [ %j_3, %conv1_b_end ], [ 0, %.preheader.preheader.i ]"   --->   Operation 617 'phi' 'j7_0_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 618 [1/1] (0.97ns)   --->   "%icmp_ln34 = icmp eq i5 %j7_0_i, -4" [function.cpp:34->lenet.cpp:47]   --->   Operation 618 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 619 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 619 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 620 [1/1] (1.02ns)   --->   "%j_3 = add i5 %j7_0_i, 1" [function.cpp:34->lenet.cpp:47]   --->   Operation 620 'add' 'j_3' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 621 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %.preheader223.i.loopexit, label %conv1_b_begin" [function.cpp:34->lenet.cpp:47]   --->   Operation 621 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 622 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind" [function.cpp:35->lenet.cpp:47]   --->   Operation 622 'specloopname' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str4) nounwind" [function.cpp:35->lenet.cpp:47]   --->   Operation 623 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln1265_11 = zext i5 %j7_0_i to i12" [function.cpp:38->lenet.cpp:47]   --->   Operation 624 'zext' 'zext_ln1265_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 625 [1/1] (1.48ns)   --->   "%add_ln1265_5 = add i12 %sext_ln1265_5, %zext_ln1265_11" [function.cpp:38->lenet.cpp:47]   --->   Operation 625 'add' 'add_ln1265_5' <Predicate = (!icmp_ln34)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln1265_1 = trunc i12 %add_ln1265_5 to i11" [function.cpp:38->lenet.cpp:47]   --->   Operation 626 'trunc' 'trunc_ln1265_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 627 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %trunc_ln1265_1, i3 0)" [function.cpp:38->lenet.cpp:47]   --->   Operation 627 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_50 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln1265_5, i1 false)" [function.cpp:38->lenet.cpp:47]   --->   Operation 628 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln1265_6 = sext i13 %tmp_50 to i14" [function.cpp:38->lenet.cpp:47]   --->   Operation 629 'sext' 'sext_ln1265_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 630 [1/1] (1.52ns)   --->   "%sub_ln1265_3 = sub i14 %p_shl2_cast, %sext_ln1265_6" [function.cpp:38->lenet.cpp:47]   --->   Operation 630 'sub' 'sub_ln1265_3' <Predicate = (!icmp_ln34)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 631 [1/1] (0.46ns)   --->   "br label %0" [function.cpp:36->lenet.cpp:47]   --->   Operation 631 'br' <Predicate = (!icmp_ln34)> <Delay = 0.46>
ST_16 : Operation 632 [1/1] (0.00ns)   --->   "br label %.preheader223.i"   --->   Operation 632 'br' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 4.29>
ST_17 : Operation 633 [1/1] (0.00ns)   --->   "%k8_0_i = phi i3 [ 0, %conv1_b_begin ], [ %k, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i ]"   --->   Operation 633 'phi' 'k8_0_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 634 [1/1] (0.98ns)   --->   "%icmp_ln36 = icmp eq i3 %k8_0_i, -2" [function.cpp:36->lenet.cpp:47]   --->   Operation 634 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 635 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 635 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 636 [1/1] (0.76ns)   --->   "%k = add i3 %k8_0_i, 1" [function.cpp:36->lenet.cpp:47]   --->   Operation 636 'add' 'k' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 637 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %conv1_b_end, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i" [function.cpp:36->lenet.cpp:47]   --->   Operation 637 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i3 %k8_0_i to i64" [function.cpp:38->lenet.cpp:47]   --->   Operation 638 'zext' 'zext_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln1265_29 = zext i3 %k8_0_i to i14" [function.cpp:38->lenet.cpp:47]   --->   Operation 639 'zext' 'zext_ln1265_29' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 640 [1/1] (1.52ns)   --->   "%add_ln1265_8 = add i14 %sub_ln1265_3, %zext_ln1265_29" [function.cpp:38->lenet.cpp:47]   --->   Operation 640 'add' 'add_ln1265_8' <Predicate = (!icmp_ln36)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln1265_30 = zext i14 %add_ln1265_8 to i64" [function.cpp:38->lenet.cpp:47]   --->   Operation 641 'zext' 'zext_ln1265_30' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 642 [1/1] (0.00ns)   --->   "%C1_out_V_addr = getelementptr [4704 x i16]* @C1_out_V, i64 0, i64 %zext_ln1265_30" [function.cpp:38->lenet.cpp:47]   --->   Operation 642 'getelementptr' 'C1_out_V_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 643 [2/2] (2.77ns)   --->   "%p_Val2_1 = load i16* %C1_out_V_addr, align 2" [function.cpp:38->lenet.cpp:47]   --->   Operation 643 'load' 'p_Val2_1' <Predicate = (!icmp_ln36)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 644 [1/1] (0.00ns)   --->   "%K1_B_V_addr = getelementptr [6 x i9]* @K1_B_V, i64 0, i64 %zext_ln38" [function.cpp:38->lenet.cpp:47]   --->   Operation 644 'getelementptr' 'K1_B_V_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 645 [2/2] (2.77ns)   --->   "%p_Val2_2 = load i9* %K1_B_V_addr, align 2" [function.cpp:38->lenet.cpp:47]   --->   Operation 645 'load' 'p_Val2_2' <Predicate = (!icmp_ln36)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_17 : Operation 646 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str4, i32 %tmp_4) nounwind" [function.cpp:44->lenet.cpp:47]   --->   Operation 646 'specregionend' 'empty_23' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 647 [1/1] (0.00ns)   --->   "br label %.preheader.i" [function.cpp:34->lenet.cpp:47]   --->   Operation 647 'br' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 18 <SV = 7> <Delay = 7.69>
ST_18 : Operation 648 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str5) nounwind" [function.cpp:37->lenet.cpp:47]   --->   Operation 648 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 649 [1/2] (2.77ns)   --->   "%p_Val2_1 = load i16* %C1_out_V_addr, align 2" [function.cpp:38->lenet.cpp:47]   --->   Operation 649 'load' 'p_Val2_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 650 [1/2] (2.77ns)   --->   "%p_Val2_2 = load i9* %K1_B_V_addr, align 2" [function.cpp:38->lenet.cpp:47]   --->   Operation 650 'load' 'p_Val2_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_18 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i9 %p_Val2_2 to i16" [function.cpp:38->lenet.cpp:47]   --->   Operation 651 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i9 %p_Val2_2 to i15" [function.cpp:38->lenet.cpp:47]   --->   Operation 652 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i16 %p_Val2_1 to i15" [function.cpp:38->lenet.cpp:47]   --->   Operation 653 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 654 [1/1] (1.54ns)   --->   "%add_ln703 = add i16 %p_Val2_1, %zext_ln1265" [function.cpp:38->lenet.cpp:47]   --->   Operation 654 'add' 'add_ln703' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 655 [1/1] (1.53ns)   --->   "%add_ln1495 = add i15 %zext_ln703, %trunc_ln703" [function.cpp:39->lenet.cpp:47]   --->   Operation 655 'add' 'add_ln1495' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703, i32 15)" [function.cpp:39->lenet.cpp:47]   --->   Operation 656 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 657 [1/1] (0.60ns)   --->   "%select_ln39 = select i1 %tmp_137, i15 0, i15 %add_ln1495" [function.cpp:39->lenet.cpp:47]   --->   Operation 657 'select' 'select_ln39' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i15 %select_ln39 to i16" [function.cpp:39->lenet.cpp:47]   --->   Operation 658 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 659 [1/1] (2.77ns)   --->   "store i16 %zext_ln39, i16* %C1_out_V_addr, align 2" [function.cpp:38->lenet.cpp:47]   --->   Operation 659 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 660 [1/1] (0.00ns)   --->   "br label %0" [function.cpp:36->lenet.cpp:47]   --->   Operation 660 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 5> <Delay = 1.30>
ST_19 : Operation 661 [1/1] (0.00ns)   --->   "%i_0_i2591 = phi i4 [ %i_4, %conv1.exit.loopexit ], [ 0, %conv1.exit.preheader ]"   --->   Operation 661 'phi' 'i_0_i2591' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 662 [1/1] (0.96ns)   --->   "%icmp_ln50 = icmp eq i4 %i_0_i2591, -2" [function.cpp:50->lenet.cpp:48]   --->   Operation 662 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 663 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind"   --->   Operation 663 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 664 [1/1] (0.99ns)   --->   "%i_4 = add i4 %i_0_i2591, 1" [function.cpp:50->lenet.cpp:48]   --->   Operation 664 'add' 'i_4' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 665 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %.preheader209.i.preheader, label %.preheader26.preheader.i" [function.cpp:50->lenet.cpp:48]   --->   Operation 665 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 666 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0_i2591, i1 false)" [function.cpp:61->lenet.cpp:48]   --->   Operation 666 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_49 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_0_i2591, i4 0)" [function.cpp:67->lenet.cpp:48]   --->   Operation 667 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i8 %tmp_49 to i9" [function.cpp:67->lenet.cpp:48]   --->   Operation 668 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i5 %shl_ln2 to i9" [function.cpp:67->lenet.cpp:48]   --->   Operation 669 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 670 [1/1] (1.30ns)   --->   "%sub_ln203 = sub i9 %zext_ln203_3, %zext_ln203_4" [function.cpp:67->lenet.cpp:48]   --->   Operation 670 'sub' 'sub_ln203' <Predicate = (!icmp_ln50)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i9 %sub_ln203 to i10" [function.cpp:67->lenet.cpp:48]   --->   Operation 671 'sext' 'sext_ln203' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 672 [1/1] (0.46ns)   --->   "br label %.preheader26.i" [function.cpp:52->lenet.cpp:48]   --->   Operation 672 'br' <Predicate = (!icmp_ln50)> <Delay = 0.46>
ST_19 : Operation 673 [1/1] (0.46ns)   --->   "br label %.preheader209.i" [function.cpp:79->lenet.cpp:49]   --->   Operation 673 'br' <Predicate = (icmp_ln50)> <Delay = 0.46>

State 20 <SV = 6> <Delay = 2.90>
ST_20 : Operation 674 [1/1] (0.00ns)   --->   "%j_0_i2592 = phi i4 [ %j_5, %pool1_1_end ], [ 0, %.preheader26.preheader.i ]"   --->   Operation 674 'phi' 'j_0_i2592' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 675 [1/1] (0.96ns)   --->   "%icmp_ln52 = icmp eq i4 %j_0_i2592, -2" [function.cpp:52->lenet.cpp:48]   --->   Operation 675 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 676 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind"   --->   Operation 676 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 677 [1/1] (0.99ns)   --->   "%j_5 = add i4 %j_0_i2592, 1" [function.cpp:52->lenet.cpp:48]   --->   Operation 677 'add' 'j_5' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 678 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %conv1.exit.loopexit, label %pool1_1_begin" [function.cpp:52->lenet.cpp:48]   --->   Operation 678 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 679 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind" [function.cpp:53->lenet.cpp:48]   --->   Operation 679 'specloopname' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind" [function.cpp:53->lenet.cpp:48]   --->   Operation 680 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 681 [1/1] (0.00ns)   --->   "%shl_ln61_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %j_0_i2592, i1 false)" [function.cpp:61->lenet.cpp:48]   --->   Operation 681 'bitconcatenate' 'shl_ln61_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i4 %j_0_i2592 to i10" [function.cpp:67->lenet.cpp:48]   --->   Operation 682 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 683 [1/1] (1.36ns)   --->   "%add_ln203_1 = add i10 %zext_ln203_5, %sext_ln203" [function.cpp:67->lenet.cpp:48]   --->   Operation 683 'add' 'add_ln203_1' <Predicate = (!icmp_ln52)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i10 %add_ln203_1 to i9" [function.cpp:67->lenet.cpp:48]   --->   Operation 684 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 685 [1/1] (0.00ns)   --->   "%p_shl11_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %trunc_ln203, i3 0)" [function.cpp:67->lenet.cpp:48]   --->   Operation 685 'bitconcatenate' 'p_shl11_cast' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_136 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203_1, i1 false)" [function.cpp:67->lenet.cpp:48]   --->   Operation 686 'bitconcatenate' 'tmp_136' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i11 %tmp_136 to i12" [function.cpp:67->lenet.cpp:48]   --->   Operation 687 'sext' 'sext_ln203_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 688 [1/1] (1.54ns)   --->   "%sub_ln203_1 = sub i12 %p_shl11_cast, %sext_ln203_1" [function.cpp:67->lenet.cpp:48]   --->   Operation 688 'sub' 'sub_ln203_1' <Predicate = (!icmp_ln52)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 689 [1/1] (0.46ns)   --->   "br label %1" [function.cpp:54->lenet.cpp:48]   --->   Operation 689 'br' <Predicate = (!icmp_ln52)> <Delay = 0.46>
ST_20 : Operation 690 [1/1] (0.00ns)   --->   "br label %conv1.exit"   --->   Operation 690 'br' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 21 <SV = 7> <Delay = 1.54>
ST_21 : Operation 691 [1/1] (0.00ns)   --->   "%k_0_i2594 = phi i3 [ 0, %pool1_1_begin ], [ %k_1, %pool1_2_end ]"   --->   Operation 691 'phi' 'k_0_i2594' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 692 [1/1] (0.98ns)   --->   "%icmp_ln54 = icmp eq i3 %k_0_i2594, -2" [function.cpp:54->lenet.cpp:48]   --->   Operation 692 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 693 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 693 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 694 [1/1] (0.76ns)   --->   "%k_1 = add i3 %k_0_i2594, 1" [function.cpp:54->lenet.cpp:48]   --->   Operation 694 'add' 'k_1' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 695 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %pool1_1_end, label %pool1_2_begin" [function.cpp:54->lenet.cpp:48]   --->   Operation 695 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 696 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind" [function.cpp:55->lenet.cpp:48]   --->   Operation 696 'specloopname' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [function.cpp:55->lenet.cpp:48]   --->   Operation 697 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i3 %k_0_i2594 to i14" [function.cpp:67->lenet.cpp:48]   --->   Operation 698 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i3 %k_0_i2594 to i12" [function.cpp:67->lenet.cpp:48]   --->   Operation 699 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 700 [1/1] (1.54ns)   --->   "%add_ln203_2 = add i12 %sub_ln203_1, %zext_ln203_7" [function.cpp:67->lenet.cpp:48]   --->   Operation 700 'add' 'add_ln203_2' <Predicate = (!icmp_ln54)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i12 %add_ln203_2 to i64" [function.cpp:67->lenet.cpp:48]   --->   Operation 701 'zext' 'zext_ln203_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 702 [1/1] (0.00ns)   --->   "%P1_out_V_addr = getelementptr [1176 x i16]* @P1_out_V, i64 0, i64 %zext_ln203_8" [function.cpp:67->lenet.cpp:48]   --->   Operation 702 'getelementptr' 'P1_out_V_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 703 [1/1] (0.46ns)   --->   "br label %.loopexit452" [function.cpp:57->lenet.cpp:48]   --->   Operation 703 'br' <Predicate = (!icmp_ln54)> <Delay = 0.46>
ST_21 : Operation 704 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_5) nounwind" [function.cpp:69->lenet.cpp:48]   --->   Operation 704 'specregionend' 'empty_30' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 705 [1/1] (0.00ns)   --->   "br label %.preheader26.i" [function.cpp:52->lenet.cpp:48]   --->   Operation 705 'br' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 22 <SV = 8> <Delay = 2.77>
ST_22 : Operation 706 [1/1] (0.00ns)   --->   "%p_07_1_i = phi i16 [ 0, %pool1_2_begin ], [ %p_07_2_i, %.loopexit452.loopexit ]" [function.cpp:61->lenet.cpp:48]   --->   Operation 706 'phi' 'p_07_1_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 707 [1/1] (0.00ns)   --->   "%x_0_i2596 = phi i2 [ 0, %pool1_2_begin ], [ %x_2, %.loopexit452.loopexit ]"   --->   Operation 707 'phi' 'x_0_i2596' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i2 %x_0_i2596 to i5" [function.cpp:57->lenet.cpp:48]   --->   Operation 708 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 709 [1/1] (0.50ns)   --->   "%icmp_ln57 = icmp eq i2 %x_0_i2596, -2" [function.cpp:57->lenet.cpp:48]   --->   Operation 709 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 710 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 710 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 711 [1/1] (0.63ns)   --->   "%x_2 = add i2 %x_0_i2596, 1" [function.cpp:57->lenet.cpp:48]   --->   Operation 711 'add' 'x_2' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 712 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %pool1_2_end, label %.preheader.preheader.i2597" [function.cpp:57->lenet.cpp:48]   --->   Operation 712 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 713 [1/1] (1.02ns)   --->   "%add_ln61 = add i5 %zext_ln57, %shl_ln2" [function.cpp:61->lenet.cpp:48]   --->   Operation 713 'add' 'add_ln61' <Predicate = (!icmp_ln57)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_150 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln61, i5 0)" [function.cpp:61->lenet.cpp:48]   --->   Operation 714 'bitconcatenate' 'tmp_150' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_22 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i10 %tmp_150 to i11" [function.cpp:61->lenet.cpp:48]   --->   Operation 715 'zext' 'zext_ln1494' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_22 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_151 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln61, i2 0)" [function.cpp:61->lenet.cpp:48]   --->   Operation 716 'bitconcatenate' 'tmp_151' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_22 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i7 %tmp_151 to i11" [function.cpp:61->lenet.cpp:48]   --->   Operation 717 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_22 : Operation 718 [1/1] (1.41ns)   --->   "%sub_ln1494 = sub i11 %zext_ln1494, %zext_ln1494_1" [function.cpp:61->lenet.cpp:48]   --->   Operation 718 'sub' 'sub_ln1494' <Predicate = (!icmp_ln57)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i11 %sub_ln1494 to i12" [function.cpp:61->lenet.cpp:48]   --->   Operation 719 'sext' 'sext_ln1494' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_22 : Operation 720 [1/1] (0.46ns)   --->   "br label %.preheader.i2599" [function.cpp:59->lenet.cpp:48]   --->   Operation 720 'br' <Predicate = (!icmp_ln57)> <Delay = 0.46>
ST_22 : Operation 721 [1/1] (2.77ns)   --->   "store i16 %p_07_1_i, i16* %P1_out_V_addr, align 2" [function.cpp:67->lenet.cpp:48]   --->   Operation 721 'store' <Predicate = (icmp_ln57)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 722 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_9) nounwind" [function.cpp:68->lenet.cpp:48]   --->   Operation 722 'specregionend' 'empty_29' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_22 : Operation 723 [1/1] (0.00ns)   --->   "br label %1" [function.cpp:54->lenet.cpp:48]   --->   Operation 723 'br' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 23 <SV = 9> <Delay = 8.40>
ST_23 : Operation 724 [1/1] (0.00ns)   --->   "%p_07_2_i = phi i16 [ %select_ln61, %._crit_edge.i ], [ %p_07_1_i, %.preheader.preheader.i2597 ]" [function.cpp:61->lenet.cpp:48]   --->   Operation 724 'phi' 'p_07_2_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 725 [1/1] (0.00ns)   --->   "%y_0_i2598 = phi i2 [ %y_1, %._crit_edge.i ], [ 0, %.preheader.preheader.i2597 ]"   --->   Operation 725 'phi' 'y_0_i2598' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i2 %y_0_i2598 to i5" [function.cpp:59->lenet.cpp:48]   --->   Operation 726 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 727 [1/1] (0.50ns)   --->   "%icmp_ln59 = icmp eq i2 %y_0_i2598, -2" [function.cpp:59->lenet.cpp:48]   --->   Operation 727 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 728 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 728 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 729 [1/1] (0.63ns)   --->   "%y_1 = add i2 %y_0_i2598, 1" [function.cpp:59->lenet.cpp:48]   --->   Operation 729 'add' 'y_1' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 730 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %.loopexit452.loopexit, label %._crit_edge.i" [function.cpp:59->lenet.cpp:48]   --->   Operation 730 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 731 [1/1] (1.02ns)   --->   "%add_ln61_1 = add i5 %zext_ln59, %shl_ln61_1" [function.cpp:61->lenet.cpp:48]   --->   Operation 731 'add' 'add_ln61_1' <Predicate = (!icmp_ln59)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i5 %add_ln61_1 to i12" [function.cpp:61->lenet.cpp:48]   --->   Operation 732 'zext' 'zext_ln1494_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 733 [1/1] (1.48ns)   --->   "%add_ln1494 = add i12 %sext_ln1494, %zext_ln1494_2" [function.cpp:61->lenet.cpp:48]   --->   Operation 733 'add' 'add_ln1494' <Predicate = (!icmp_ln59)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i12 %add_ln1494 to i11" [function.cpp:61->lenet.cpp:48]   --->   Operation 734 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 735 [1/1] (0.00ns)   --->   "%p_shl15_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %trunc_ln1494, i3 0)" [function.cpp:61->lenet.cpp:48]   --->   Operation 735 'bitconcatenate' 'p_shl15_cast' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_174 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln1494, i1 false)" [function.cpp:61->lenet.cpp:48]   --->   Operation 736 'bitconcatenate' 'tmp_174' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln1494_1 = sext i13 %tmp_174 to i14" [function.cpp:61->lenet.cpp:48]   --->   Operation 737 'sext' 'sext_ln1494_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_1 = sub i14 %p_shl15_cast, %sext_ln1494_1" [function.cpp:61->lenet.cpp:48]   --->   Operation 738 'sub' 'sub_ln1494_1' <Predicate = (!icmp_ln59)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 739 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln1494_1 = add i14 %sub_ln1494_1, %zext_ln203_6" [function.cpp:61->lenet.cpp:48]   --->   Operation 739 'add' 'add_ln1494_1' <Predicate = (!icmp_ln59)> <Delay = 3.13> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i14 %add_ln1494_1 to i64" [function.cpp:61->lenet.cpp:48]   --->   Operation 740 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 741 [1/1] (0.00ns)   --->   "%C1_out_V_addr_2 = getelementptr [4704 x i16]* @C1_out_V, i64 0, i64 %zext_ln1494_3" [function.cpp:61->lenet.cpp:48]   --->   Operation 741 'getelementptr' 'C1_out_V_addr_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 742 [2/2] (2.77ns)   --->   "%max_V = load i16* %C1_out_V_addr_2, align 2" [function.cpp:61->lenet.cpp:48]   --->   Operation 742 'load' 'max_V' <Predicate = (!icmp_ln59)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 743 [1/1] (0.00ns)   --->   "br label %.loopexit452"   --->   Operation 743 'br' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 24 <SV = 10> <Delay = 5.53>
ST_24 : Operation 744 [1/2] (2.77ns)   --->   "%max_V = load i16* %C1_out_V_addr_2, align 2" [function.cpp:61->lenet.cpp:48]   --->   Operation 744 'load' 'max_V' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 745 [1/1] (2.13ns)   --->   "%icmp_ln1494 = icmp sgt i16 %max_V, %p_07_2_i" [function.cpp:61->lenet.cpp:48]   --->   Operation 745 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 746 [1/1] (0.62ns)   --->   "%select_ln61 = select i1 %icmp_ln1494, i16 %max_V, i16 %p_07_2_i" [function.cpp:61->lenet.cpp:48]   --->   Operation 746 'select' 'select_ln61' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 747 [1/1] (0.00ns)   --->   "br label %.preheader.i2599" [function.cpp:59->lenet.cpp:48]   --->   Operation 747 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 6> <Delay = 7.42>
ST_25 : Operation 748 [1/1] (0.00ns)   --->   "%indvar_flatten130 = phi i12 [ %add_ln75, %conv2_w3 ], [ 0, %.preheader209.i.preheader ]" [function.cpp:75->lenet.cpp:49]   --->   Operation 748 'phi' 'indvar_flatten130' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 749 [1/1] (0.00ns)   --->   "%i_0_i2601 = phi i4 [ %select_ln89_1, %conv2_w3 ], [ 0, %.preheader209.i.preheader ]" [function.cpp:89->lenet.cpp:49]   --->   Operation 749 'phi' 'i_0_i2601' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 750 [1/1] (0.00ns)   --->   "%indvar_flatten100 = phi i9 [ %select_ln77, %conv2_w3 ], [ 0, %.preheader209.i.preheader ]" [function.cpp:77->lenet.cpp:49]   --->   Operation 750 'phi' 'indvar_flatten100' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 751 [1/1] (0.00ns)   --->   "%j_0_i2602 = phi i4 [ %select_ln89_4, %conv2_w3 ], [ 0, %.preheader209.i.preheader ]" [function.cpp:89->lenet.cpp:49]   --->   Operation 751 'phi' 'j_0_i2602' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 752 [1/1] (0.00ns)   --->   "%indvar_flatten48 = phi i6 [ %select_ln79_3, %conv2_w3 ], [ 0, %.preheader209.i.preheader ]" [function.cpp:79->lenet.cpp:49]   --->   Operation 752 'phi' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 753 [1/1] (0.00ns)   --->   "%x_0_i2603 = phi i3 [ %select_ln79_2, %conv2_w3 ], [ 0, %.preheader209.i.preheader ]" [function.cpp:79->lenet.cpp:49]   --->   Operation 753 'phi' 'x_0_i2603' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 754 [1/1] (0.00ns)   --->   "%y_0_i2604 = phi i3 [ %y, %conv2_w3 ], [ 0, %.preheader209.i.preheader ]"   --->   Operation 754 'phi' 'y_0_i2604' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i3 %x_0_i2603 to i4" [function.cpp:79->lenet.cpp:49]   --->   Operation 755 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 756 [1/1] (0.99ns)   --->   "%add_ln89 = add i4 %zext_ln79, %i_0_i2601" [function.cpp:89->lenet.cpp:49]   --->   Operation 756 'add' 'add_ln89' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 757 [1/1] (1.82ns)   --->   "%icmp_ln75 = icmp eq i12 %indvar_flatten130, -1596" [function.cpp:75->lenet.cpp:49]   --->   Operation 757 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 758 [1/1] (1.54ns)   --->   "%add_ln75 = add i12 %indvar_flatten130, 1" [function.cpp:75->lenet.cpp:49]   --->   Operation 758 'add' 'add_ln75' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 759 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %.preheader206.i.preheader, label %conv2_w3" [function.cpp:75->lenet.cpp:49]   --->   Operation 759 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 760 [1/1] (0.99ns)   --->   "%i_6 = add i4 1, %i_0_i2601" [function.cpp:75->lenet.cpp:49]   --->   Operation 760 'add' 'i_6' <Predicate = (!icmp_ln75)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 761 [1/1] (1.62ns)   --->   "%icmp_ln77 = icmp eq i9 %indvar_flatten100, 250" [function.cpp:77->lenet.cpp:49]   --->   Operation 761 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln75)> <Delay = 1.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 762 [1/1] (0.83ns)   --->   "%select_ln89 = select i1 %icmp_ln77, i4 0, i4 %j_0_i2602" [function.cpp:89->lenet.cpp:49]   --->   Operation 762 'select' 'select_ln89' <Predicate = (!icmp_ln75)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 763 [1/1] (0.83ns)   --->   "%select_ln89_1 = select i1 %icmp_ln77, i4 %i_6, i4 %i_0_i2601" [function.cpp:89->lenet.cpp:49]   --->   Operation 763 'select' 'select_ln89_1' <Predicate = (!icmp_ln75)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_5)   --->   "%select_ln89_2 = select i1 %icmp_ln77, i4 %i_6, i4 %add_ln89" [function.cpp:89->lenet.cpp:49]   --->   Operation 764 'select' 'select_ln89_2' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 765 [1/1] (0.80ns)   --->   "%xor_ln89 = xor i1 %icmp_ln77, true" [function.cpp:89->lenet.cpp:49]   --->   Operation 765 'xor' 'xor_ln89' <Predicate = (!icmp_ln75)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 766 [1/1] (0.98ns)   --->   "%icmp_ln81 = icmp eq i3 %y_0_i2604, -3" [function.cpp:81->lenet.cpp:49]   --->   Operation 766 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln75)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_2)   --->   "%and_ln89 = and i1 %icmp_ln81, %xor_ln89" [function.cpp:89->lenet.cpp:49]   --->   Operation 767 'and' 'and_ln89' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 768 [1/1] (1.07ns)   --->   "%icmp_ln79 = icmp eq i6 %indvar_flatten48, 25" [function.cpp:79->lenet.cpp:49]   --->   Operation 768 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln75)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 769 [1/1] (0.80ns)   --->   "%and_ln89_1 = and i1 %icmp_ln79, %xor_ln89" [function.cpp:89->lenet.cpp:49]   --->   Operation 769 'and' 'and_ln89_1' <Predicate = (!icmp_ln75)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 770 [1/1] (0.99ns)   --->   "%j_9 = add i4 1, %select_ln89" [function.cpp:77->lenet.cpp:49]   --->   Operation 770 'add' 'j_9' <Predicate = (!icmp_ln75)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 771 [1/1] (0.80ns)   --->   "%or_ln89 = or i1 %and_ln89_1, %icmp_ln77" [function.cpp:89->lenet.cpp:49]   --->   Operation 771 'or' 'or_ln89' <Predicate = (!icmp_ln75)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 772 [1/1] (0.79ns)   --->   "%select_ln89_3 = select i1 %or_ln89, i3 0, i3 %x_0_i2603" [function.cpp:89->lenet.cpp:49]   --->   Operation 772 'select' 'select_ln89_3' <Predicate = (!icmp_ln75)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 773 [1/1] (0.83ns)   --->   "%select_ln89_4 = select i1 %and_ln89_1, i4 %j_9, i4 %select_ln89" [function.cpp:89->lenet.cpp:49]   --->   Operation 773 'select' 'select_ln89_4' <Predicate = (!icmp_ln75)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 774 [1/1] (0.83ns) (out node of the LUT)   --->   "%select_ln89_5 = select i1 %and_ln89_1, i4 %select_ln89_1, i4 %select_ln89_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 774 'select' 'select_ln89_5' <Predicate = (!icmp_ln75)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_2)   --->   "%xor_ln89_1 = xor i1 %icmp_ln79, true" [function.cpp:89->lenet.cpp:49]   --->   Operation 775 'xor' 'xor_ln89_1' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_2)   --->   "%or_ln89_1 = or i1 %icmp_ln77, %xor_ln89_1" [function.cpp:89->lenet.cpp:49]   --->   Operation 776 'or' 'or_ln89_1' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 777 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln89_2 = and i1 %and_ln89, %or_ln89_1" [function.cpp:89->lenet.cpp:49]   --->   Operation 777 'and' 'and_ln89_2' <Predicate = (!icmp_ln75)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 778 [1/1] (0.76ns)   --->   "%x_4 = add i3 1, %select_ln89_3" [function.cpp:79->lenet.cpp:49]   --->   Operation 778 'add' 'x_4' <Predicate = (!icmp_ln75)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%or_ln79 = or i1 %and_ln89_2, %and_ln89_1" [function.cpp:79->lenet.cpp:49]   --->   Operation 779 'or' 'or_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%or_ln79_1 = or i1 %or_ln79, %icmp_ln77" [function.cpp:79->lenet.cpp:49]   --->   Operation 780 'or' 'or_ln79_1' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 781 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln79 = select i1 %or_ln79_1, i3 0, i3 %y_0_i2604" [function.cpp:79->lenet.cpp:49]   --->   Operation 781 'select' 'select_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i3 %x_4 to i4" [function.cpp:79->lenet.cpp:49]   --->   Operation 782 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_25 : Operation 783 [1/1] (0.99ns)   --->   "%add_ln89_2 = add i4 %zext_ln79_1, %select_ln89_1" [function.cpp:89->lenet.cpp:49]   --->   Operation 783 'add' 'add_ln89_2' <Predicate = (!icmp_ln75)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 784 [1/1] (0.83ns) (out node of the LUT)   --->   "%select_ln79_1 = select i1 %and_ln89_2, i4 %add_ln89_2, i4 %select_ln89_5" [function.cpp:79->lenet.cpp:49]   --->   Operation 784 'select' 'select_ln79_1' <Predicate = (!icmp_ln75)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 785 [1/1] (1.28ns)   --->   "%add_ln79_1 = add i6 1, %indvar_flatten48" [function.cpp:79->lenet.cpp:49]   --->   Operation 785 'add' 'add_ln79_1' <Predicate = (!icmp_ln75)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 786 [1/1] (1.36ns)   --->   "%add_ln77_1 = add i9 1, %indvar_flatten100" [function.cpp:77->lenet.cpp:49]   --->   Operation 786 'add' 'add_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 7> <Delay = 8.30>
ST_26 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_51 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln89_1, i3 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 787 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln1265_12 = zext i7 %tmp_51 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 788 'zext' 'zext_ln1265_12' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_52 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln89_1, i1 false)" [function.cpp:89->lenet.cpp:49]   --->   Operation 789 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln1265_13 = zext i5 %tmp_52 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 790 'zext' 'zext_ln1265_13' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 791 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1265_6 = add i64 %zext_ln1265_13, %zext_ln1265_12" [function.cpp:89->lenet.cpp:49]   --->   Operation 791 'add' 'add_ln1265_6' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i4 %select_ln89_4 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 792 'zext' 'zext_ln89' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 793 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%add_ln1265_7 = add i64 %add_ln1265_6, %zext_ln89" [function.cpp:89->lenet.cpp:49]   --->   Operation 793 'add' 'add_ln1265_7' <Predicate = (!icmp_ln75)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln1265_2 = trunc i64 %add_ln1265_7 to i8" [function.cpp:89->lenet.cpp:49]   --->   Operation 794 'trunc' 'trunc_ln1265_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 795 [1/1] (0.00ns)   --->   "%shl_ln1265 = shl i64 %add_ln1265_7, 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 795 'shl' 'shl_ln1265' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_67_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %trunc_ln1265_2, i4 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 796 'bitconcatenate' 'tmp_67_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 797 [1/1] (0.00ns)   --->   "%C2_out_V_addr_13 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %shl_ln1265" [function.cpp:89->lenet.cpp:49]   --->   Operation 797 'getelementptr' 'C2_out_V_addr_13' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 798 [1/1] (0.00ns)   --->   "%or_ln1265_1 = or i12 %tmp_67_cast, 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 798 'or' 'or_ln1265_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln1265_14 = zext i12 %or_ln1265_1 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 799 'zext' 'zext_ln1265_14' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 800 [1/1] (0.00ns)   --->   "%C2_out_V_addr_14 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_14" [function.cpp:89->lenet.cpp:49]   --->   Operation 800 'getelementptr' 'C2_out_V_addr_14' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln79_1, i4 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 801 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i8 %tmp_53 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 802 'zext' 'zext_ln1116' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_54 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln79_1, i1 false)" [function.cpp:89->lenet.cpp:49]   --->   Operation 803 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i5 %tmp_54 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 804 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116 = sub i64 %zext_ln1116, %zext_ln1116_1" [function.cpp:89->lenet.cpp:49]   --->   Operation 805 'sub' 'sub_ln1116' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 806 [1/1] (0.79ns)   --->   "%select_ln79_2 = select i1 %and_ln89_2, i3 %x_4, i3 %select_ln89_3" [function.cpp:79->lenet.cpp:49]   --->   Operation 806 'select' 'select_ln79_2' <Predicate = (!icmp_ln75)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i3 %select_ln79_2 to i6" [function.cpp:79->lenet.cpp:49]   --->   Operation 807 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_55 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln79_2, i2 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 808 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i5 %tmp_55 to i6" [function.cpp:89->lenet.cpp:49]   --->   Operation 809 'zext' 'zext_ln1117' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117 = add i6 %zext_ln79_2, %zext_ln1117" [function.cpp:89->lenet.cpp:49]   --->   Operation 810 'add' 'add_ln1117' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i3 %select_ln79 to i4" [function.cpp:81->lenet.cpp:49]   --->   Operation 811 'zext' 'zext_ln81' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 812 [1/1] (0.99ns)   --->   "%add_ln89_1 = add i4 %zext_ln81, %select_ln89_4" [function.cpp:89->lenet.cpp:49]   --->   Operation 812 'add' 'add_ln89_1' <Predicate = (!icmp_ln75)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i4 %add_ln89_1 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 813 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 814 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln1116 = add i64 %sub_ln1116, %zext_ln89_1" [function.cpp:89->lenet.cpp:49]   --->   Operation 814 'add' 'add_ln1116' <Predicate = (!icmp_ln75)> <Delay = 2.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i64 %add_ln1116 to i9" [function.cpp:89->lenet.cpp:49]   --->   Operation 815 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 816 [1/1] (0.00ns)   --->   "%p_shl9_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %trunc_ln1116, i3 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 816 'bitconcatenate' 'p_shl9_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln1116_1 = trunc i64 %add_ln1116 to i11" [function.cpp:89->lenet.cpp:49]   --->   Operation 817 'trunc' 'trunc_ln1116_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 818 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %trunc_ln1116_1, i1 false)" [function.cpp:89->lenet.cpp:49]   --->   Operation 818 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 819 [1/1] (1.54ns)   --->   "%sub_ln1116_1 = sub i12 %p_shl9_cast, %p_shl10_cast" [function.cpp:89->lenet.cpp:49]   --->   Operation 819 'sub' 'sub_ln1116_1' <Predicate = (!icmp_ln75)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i12 %sub_ln1116_1 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 820 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 821 [1/1] (0.00ns)   --->   "%P1_out_V_addr_1 = getelementptr [1176 x i16]* @P1_out_V, i64 0, i64 %zext_ln1116_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 821 'getelementptr' 'P1_out_V_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 822 [1/1] (0.00ns)   --->   "%or_ln1116 = or i12 %sub_ln1116_1, 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 822 'or' 'or_ln1116' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i12 %or_ln1116 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 823 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 824 [1/1] (0.00ns)   --->   "%P1_out_V_addr_2 = getelementptr [1176 x i16]* @P1_out_V, i64 0, i64 %zext_ln1116_3" [function.cpp:89->lenet.cpp:49]   --->   Operation 824 'getelementptr' 'P1_out_V_addr_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i3 %select_ln79 to i6" [function.cpp:89->lenet.cpp:49]   --->   Operation 825 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 826 [1/1] (2.84ns) (root node of TernaryAdder)   --->   "%add_ln1117_1 = add i6 %add_ln1117, %zext_ln1117_1" [function.cpp:89->lenet.cpp:49]   --->   Operation 826 'add' 'add_ln1117_1' <Predicate = (!icmp_ln75)> <Delay = 2.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i6 %add_ln1117_1 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 827 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 828 [1/1] (0.00ns)   --->   "%K2_W_V_0_0_addr = getelementptr [25 x i9]* @K2_W_V_0_0, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 828 'getelementptr' 'K2_W_V_0_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 829 [1/1] (0.00ns)   --->   "%K2_W_V_0_1_addr = getelementptr [25 x i9]* @K2_W_V_0_1, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 829 'getelementptr' 'K2_W_V_0_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 830 [1/1] (0.00ns)   --->   "%K2_W_V_0_2_addr = getelementptr [25 x i9]* @K2_W_V_0_2, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 830 'getelementptr' 'K2_W_V_0_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 831 [1/1] (0.00ns)   --->   "%K2_W_V_0_3_addr = getelementptr [25 x i9]* @K2_W_V_0_3, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 831 'getelementptr' 'K2_W_V_0_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 832 [1/1] (0.00ns)   --->   "%K2_W_V_0_4_addr = getelementptr [25 x i8]* @K2_W_V_0_4, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 832 'getelementptr' 'K2_W_V_0_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 833 [1/1] (0.00ns)   --->   "%K2_W_V_0_5_addr = getelementptr [25 x i9]* @K2_W_V_0_5, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 833 'getelementptr' 'K2_W_V_0_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 834 [1/1] (0.00ns)   --->   "%K2_W_V_1_0_addr = getelementptr [25 x i9]* @K2_W_V_1_0, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 834 'getelementptr' 'K2_W_V_1_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 835 [1/1] (0.00ns)   --->   "%K2_W_V_1_1_addr = getelementptr [25 x i9]* @K2_W_V_1_1, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 835 'getelementptr' 'K2_W_V_1_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 836 [1/1] (0.00ns)   --->   "%K2_W_V_1_2_addr = getelementptr [25 x i9]* @K2_W_V_1_2, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 836 'getelementptr' 'K2_W_V_1_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 837 [1/1] (0.00ns)   --->   "%K2_W_V_1_3_addr = getelementptr [25 x i9]* @K2_W_V_1_3, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 837 'getelementptr' 'K2_W_V_1_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 838 [1/1] (0.00ns)   --->   "%K2_W_V_1_4_addr = getelementptr [25 x i8]* @K2_W_V_1_4, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 838 'getelementptr' 'K2_W_V_1_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 839 [1/1] (0.00ns)   --->   "%K2_W_V_1_5_addr = getelementptr [25 x i9]* @K2_W_V_1_5, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 839 'getelementptr' 'K2_W_V_1_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 840 [1/1] (0.00ns)   --->   "%K2_W_V_10_0_addr = getelementptr [25 x i8]* @K2_W_V_10_0, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 840 'getelementptr' 'K2_W_V_10_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 841 [1/1] (0.00ns)   --->   "%K2_W_V_10_1_addr = getelementptr [25 x i8]* @K2_W_V_10_1, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 841 'getelementptr' 'K2_W_V_10_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 842 [1/1] (0.00ns)   --->   "%K2_W_V_10_2_addr = getelementptr [25 x i8]* @K2_W_V_10_2, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 842 'getelementptr' 'K2_W_V_10_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 843 [1/1] (0.00ns)   --->   "%K2_W_V_10_3_addr = getelementptr [25 x i9]* @K2_W_V_10_3, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 843 'getelementptr' 'K2_W_V_10_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 844 [1/1] (0.00ns)   --->   "%K2_W_V_10_4_addr = getelementptr [25 x i8]* @K2_W_V_10_4, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 844 'getelementptr' 'K2_W_V_10_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 845 [1/1] (0.00ns)   --->   "%K2_W_V_10_5_addr = getelementptr [25 x i8]* @K2_W_V_10_5, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 845 'getelementptr' 'K2_W_V_10_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 846 [1/1] (0.00ns)   --->   "%K2_W_V_11_0_addr = getelementptr [25 x i9]* @K2_W_V_11_0, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 846 'getelementptr' 'K2_W_V_11_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 847 [1/1] (0.00ns)   --->   "%K2_W_V_11_1_addr = getelementptr [25 x i9]* @K2_W_V_11_1, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 847 'getelementptr' 'K2_W_V_11_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 848 [1/1] (0.00ns)   --->   "%K2_W_V_11_2_addr = getelementptr [25 x i9]* @K2_W_V_11_2, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 848 'getelementptr' 'K2_W_V_11_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 849 [1/1] (0.00ns)   --->   "%K2_W_V_11_3_addr = getelementptr [25 x i9]* @K2_W_V_11_3, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 849 'getelementptr' 'K2_W_V_11_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 850 [1/1] (0.00ns)   --->   "%K2_W_V_11_4_addr = getelementptr [25 x i9]* @K2_W_V_11_4, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 850 'getelementptr' 'K2_W_V_11_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 851 [1/1] (0.00ns)   --->   "%K2_W_V_11_5_addr = getelementptr [25 x i9]* @K2_W_V_11_5, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 851 'getelementptr' 'K2_W_V_11_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 852 [1/1] (0.00ns)   --->   "%K2_W_V_12_0_addr = getelementptr [25 x i9]* @K2_W_V_12_0, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 852 'getelementptr' 'K2_W_V_12_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 853 [1/1] (0.00ns)   --->   "%K2_W_V_12_1_addr = getelementptr [25 x i8]* @K2_W_V_12_1, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 853 'getelementptr' 'K2_W_V_12_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 854 [1/1] (0.00ns)   --->   "%K2_W_V_12_2_addr = getelementptr [25 x i8]* @K2_W_V_12_2, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 854 'getelementptr' 'K2_W_V_12_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 855 [1/1] (0.00ns)   --->   "%K2_W_V_12_3_addr = getelementptr [25 x i9]* @K2_W_V_12_3, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 855 'getelementptr' 'K2_W_V_12_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 856 [1/1] (0.00ns)   --->   "%K2_W_V_12_4_addr = getelementptr [25 x i8]* @K2_W_V_12_4, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 856 'getelementptr' 'K2_W_V_12_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 857 [1/1] (0.00ns)   --->   "%K2_W_V_12_5_addr = getelementptr [25 x i9]* @K2_W_V_12_5, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 857 'getelementptr' 'K2_W_V_12_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 858 [1/1] (0.00ns)   --->   "%K2_W_V_13_0_addr = getelementptr [25 x i8]* @K2_W_V_13_0, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 858 'getelementptr' 'K2_W_V_13_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 859 [1/1] (0.00ns)   --->   "%K2_W_V_13_1_addr = getelementptr [25 x i8]* @K2_W_V_13_1, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 859 'getelementptr' 'K2_W_V_13_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 860 [1/1] (0.00ns)   --->   "%K2_W_V_13_2_addr = getelementptr [25 x i9]* @K2_W_V_13_2, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 860 'getelementptr' 'K2_W_V_13_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 861 [1/1] (0.00ns)   --->   "%K2_W_V_13_3_addr = getelementptr [25 x i9]* @K2_W_V_13_3, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 861 'getelementptr' 'K2_W_V_13_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 862 [1/1] (0.00ns)   --->   "%K2_W_V_13_4_addr = getelementptr [25 x i8]* @K2_W_V_13_4, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 862 'getelementptr' 'K2_W_V_13_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 863 [1/1] (0.00ns)   --->   "%K2_W_V_13_5_addr = getelementptr [25 x i9]* @K2_W_V_13_5, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 863 'getelementptr' 'K2_W_V_13_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 864 [1/1] (0.00ns)   --->   "%K2_W_V_14_0_addr = getelementptr [25 x i9]* @K2_W_V_14_0, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 864 'getelementptr' 'K2_W_V_14_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 865 [1/1] (0.00ns)   --->   "%K2_W_V_14_1_addr = getelementptr [25 x i8]* @K2_W_V_14_1, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 865 'getelementptr' 'K2_W_V_14_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 866 [1/1] (0.00ns)   --->   "%K2_W_V_14_2_addr = getelementptr [25 x i8]* @K2_W_V_14_2, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 866 'getelementptr' 'K2_W_V_14_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 867 [1/1] (0.00ns)   --->   "%K2_W_V_14_3_addr = getelementptr [25 x i8]* @K2_W_V_14_3, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 867 'getelementptr' 'K2_W_V_14_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 868 [1/1] (0.00ns)   --->   "%K2_W_V_14_4_addr = getelementptr [25 x i8]* @K2_W_V_14_4, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 868 'getelementptr' 'K2_W_V_14_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 869 [1/1] (0.00ns)   --->   "%K2_W_V_14_5_addr = getelementptr [25 x i9]* @K2_W_V_14_5, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 869 'getelementptr' 'K2_W_V_14_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 870 [1/1] (0.00ns)   --->   "%K2_W_V_15_0_addr = getelementptr [25 x i9]* @K2_W_V_15_0, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 870 'getelementptr' 'K2_W_V_15_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 871 [1/1] (0.00ns)   --->   "%K2_W_V_15_1_addr = getelementptr [25 x i8]* @K2_W_V_15_1, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 871 'getelementptr' 'K2_W_V_15_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 872 [1/1] (0.00ns)   --->   "%K2_W_V_15_2_addr = getelementptr [25 x i8]* @K2_W_V_15_2, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 872 'getelementptr' 'K2_W_V_15_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 873 [1/1] (0.00ns)   --->   "%K2_W_V_15_3_addr = getelementptr [25 x i9]* @K2_W_V_15_3, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 873 'getelementptr' 'K2_W_V_15_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 874 [1/1] (0.00ns)   --->   "%K2_W_V_15_4_addr = getelementptr [25 x i9]* @K2_W_V_15_4, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 874 'getelementptr' 'K2_W_V_15_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 875 [1/1] (0.00ns)   --->   "%K2_W_V_15_5_addr = getelementptr [25 x i9]* @K2_W_V_15_5, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 875 'getelementptr' 'K2_W_V_15_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 876 [1/1] (0.00ns)   --->   "%K2_W_V_2_0_addr = getelementptr [25 x i9]* @K2_W_V_2_0, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 876 'getelementptr' 'K2_W_V_2_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 877 [1/1] (0.00ns)   --->   "%K2_W_V_2_1_addr = getelementptr [25 x i9]* @K2_W_V_2_1, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 877 'getelementptr' 'K2_W_V_2_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 878 [1/1] (0.00ns)   --->   "%K2_W_V_2_2_addr = getelementptr [25 x i9]* @K2_W_V_2_2, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 878 'getelementptr' 'K2_W_V_2_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 879 [1/1] (0.00ns)   --->   "%K2_W_V_2_3_addr = getelementptr [25 x i9]* @K2_W_V_2_3, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 879 'getelementptr' 'K2_W_V_2_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 880 [1/1] (0.00ns)   --->   "%K2_W_V_2_4_addr = getelementptr [25 x i8]* @K2_W_V_2_4, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 880 'getelementptr' 'K2_W_V_2_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 881 [1/1] (0.00ns)   --->   "%K2_W_V_2_5_addr = getelementptr [25 x i9]* @K2_W_V_2_5, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 881 'getelementptr' 'K2_W_V_2_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 882 [1/1] (0.00ns)   --->   "%K2_W_V_3_0_addr = getelementptr [25 x i9]* @K2_W_V_3_0, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 882 'getelementptr' 'K2_W_V_3_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 883 [1/1] (0.00ns)   --->   "%K2_W_V_3_1_addr = getelementptr [25 x i8]* @K2_W_V_3_1, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 883 'getelementptr' 'K2_W_V_3_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 884 [1/1] (0.00ns)   --->   "%K2_W_V_3_2_addr = getelementptr [25 x i9]* @K2_W_V_3_2, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 884 'getelementptr' 'K2_W_V_3_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 885 [1/1] (0.00ns)   --->   "%K2_W_V_3_3_addr = getelementptr [25 x i9]* @K2_W_V_3_3, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 885 'getelementptr' 'K2_W_V_3_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 886 [1/1] (0.00ns)   --->   "%K2_W_V_3_4_addr = getelementptr [25 x i8]* @K2_W_V_3_4, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 886 'getelementptr' 'K2_W_V_3_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 887 [1/1] (0.00ns)   --->   "%K2_W_V_3_5_addr = getelementptr [25 x i9]* @K2_W_V_3_5, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 887 'getelementptr' 'K2_W_V_3_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 888 [1/1] (0.00ns)   --->   "%K2_W_V_4_0_addr = getelementptr [25 x i9]* @K2_W_V_4_0, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 888 'getelementptr' 'K2_W_V_4_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 889 [1/1] (0.00ns)   --->   "%K2_W_V_4_1_addr = getelementptr [25 x i9]* @K2_W_V_4_1, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 889 'getelementptr' 'K2_W_V_4_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 890 [1/1] (0.00ns)   --->   "%K2_W_V_4_2_addr = getelementptr [25 x i9]* @K2_W_V_4_2, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 890 'getelementptr' 'K2_W_V_4_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 891 [1/1] (0.00ns)   --->   "%K2_W_V_4_3_addr = getelementptr [25 x i9]* @K2_W_V_4_3, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 891 'getelementptr' 'K2_W_V_4_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 892 [1/1] (0.00ns)   --->   "%K2_W_V_4_4_addr = getelementptr [25 x i9]* @K2_W_V_4_4, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 892 'getelementptr' 'K2_W_V_4_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 893 [1/1] (0.00ns)   --->   "%K2_W_V_4_5_addr = getelementptr [25 x i9]* @K2_W_V_4_5, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 893 'getelementptr' 'K2_W_V_4_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 894 [1/1] (0.00ns)   --->   "%K2_W_V_5_0_addr = getelementptr [25 x i9]* @K2_W_V_5_0, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 894 'getelementptr' 'K2_W_V_5_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 895 [1/1] (0.00ns)   --->   "%K2_W_V_5_1_addr = getelementptr [25 x i9]* @K2_W_V_5_1, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 895 'getelementptr' 'K2_W_V_5_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 896 [1/1] (0.00ns)   --->   "%K2_W_V_5_2_addr = getelementptr [25 x i9]* @K2_W_V_5_2, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 896 'getelementptr' 'K2_W_V_5_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 897 [1/1] (0.00ns)   --->   "%K2_W_V_5_3_addr = getelementptr [25 x i9]* @K2_W_V_5_3, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 897 'getelementptr' 'K2_W_V_5_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 898 [1/1] (0.00ns)   --->   "%K2_W_V_5_4_addr = getelementptr [25 x i8]* @K2_W_V_5_4, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 898 'getelementptr' 'K2_W_V_5_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 899 [1/1] (0.00ns)   --->   "%K2_W_V_5_5_addr = getelementptr [25 x i9]* @K2_W_V_5_5, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 899 'getelementptr' 'K2_W_V_5_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 900 [1/1] (0.00ns)   --->   "%K2_W_V_6_0_addr = getelementptr [25 x i9]* @K2_W_V_6_0, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 900 'getelementptr' 'K2_W_V_6_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 901 [1/1] (0.00ns)   --->   "%K2_W_V_6_1_addr = getelementptr [25 x i9]* @K2_W_V_6_1, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 901 'getelementptr' 'K2_W_V_6_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 902 [1/1] (0.00ns)   --->   "%K2_W_V_6_2_addr = getelementptr [25 x i9]* @K2_W_V_6_2, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 902 'getelementptr' 'K2_W_V_6_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 903 [1/1] (0.00ns)   --->   "%K2_W_V_6_3_addr = getelementptr [25 x i9]* @K2_W_V_6_3, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 903 'getelementptr' 'K2_W_V_6_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 904 [1/1] (0.00ns)   --->   "%K2_W_V_6_4_addr = getelementptr [25 x i8]* @K2_W_V_6_4, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 904 'getelementptr' 'K2_W_V_6_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 905 [1/1] (0.00ns)   --->   "%K2_W_V_6_5_addr = getelementptr [25 x i9]* @K2_W_V_6_5, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 905 'getelementptr' 'K2_W_V_6_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 906 [1/1] (0.00ns)   --->   "%K2_W_V_7_0_addr = getelementptr [25 x i9]* @K2_W_V_7_0, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 906 'getelementptr' 'K2_W_V_7_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 907 [1/1] (0.00ns)   --->   "%K2_W_V_7_1_addr = getelementptr [25 x i8]* @K2_W_V_7_1, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 907 'getelementptr' 'K2_W_V_7_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 908 [1/1] (0.00ns)   --->   "%K2_W_V_7_2_addr = getelementptr [25 x i9]* @K2_W_V_7_2, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 908 'getelementptr' 'K2_W_V_7_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 909 [1/1] (0.00ns)   --->   "%K2_W_V_7_3_addr = getelementptr [25 x i8]* @K2_W_V_7_3, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 909 'getelementptr' 'K2_W_V_7_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 910 [1/1] (0.00ns)   --->   "%K2_W_V_7_4_addr = getelementptr [25 x i8]* @K2_W_V_7_4, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 910 'getelementptr' 'K2_W_V_7_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 911 [1/1] (0.00ns)   --->   "%K2_W_V_7_5_addr = getelementptr [25 x i9]* @K2_W_V_7_5, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 911 'getelementptr' 'K2_W_V_7_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 912 [1/1] (0.00ns)   --->   "%K2_W_V_8_0_addr = getelementptr [25 x i9]* @K2_W_V_8_0, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 912 'getelementptr' 'K2_W_V_8_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 913 [1/1] (0.00ns)   --->   "%K2_W_V_8_1_addr = getelementptr [25 x i8]* @K2_W_V_8_1, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 913 'getelementptr' 'K2_W_V_8_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 914 [1/1] (0.00ns)   --->   "%K2_W_V_8_2_addr = getelementptr [25 x i9]* @K2_W_V_8_2, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 914 'getelementptr' 'K2_W_V_8_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 915 [1/1] (0.00ns)   --->   "%K2_W_V_8_3_addr = getelementptr [25 x i9]* @K2_W_V_8_3, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 915 'getelementptr' 'K2_W_V_8_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 916 [1/1] (0.00ns)   --->   "%K2_W_V_8_4_addr = getelementptr [25 x i9]* @K2_W_V_8_4, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 916 'getelementptr' 'K2_W_V_8_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 917 [1/1] (0.00ns)   --->   "%K2_W_V_8_5_addr = getelementptr [25 x i9]* @K2_W_V_8_5, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 917 'getelementptr' 'K2_W_V_8_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 918 [1/1] (0.00ns)   --->   "%K2_W_V_9_0_addr = getelementptr [25 x i9]* @K2_W_V_9_0, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 918 'getelementptr' 'K2_W_V_9_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 919 [1/1] (0.00ns)   --->   "%K2_W_V_9_1_addr = getelementptr [25 x i8]* @K2_W_V_9_1, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 919 'getelementptr' 'K2_W_V_9_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 920 [1/1] (0.00ns)   --->   "%K2_W_V_9_2_addr = getelementptr [25 x i9]* @K2_W_V_9_2, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 920 'getelementptr' 'K2_W_V_9_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 921 [1/1] (0.00ns)   --->   "%K2_W_V_9_3_addr = getelementptr [25 x i9]* @K2_W_V_9_3, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 921 'getelementptr' 'K2_W_V_9_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 922 [1/1] (0.00ns)   --->   "%K2_W_V_9_4_addr = getelementptr [25 x i8]* @K2_W_V_9_4, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 922 'getelementptr' 'K2_W_V_9_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 923 [1/1] (0.00ns)   --->   "%K2_W_V_9_5_addr = getelementptr [25 x i9]* @K2_W_V_9_5, i64 0, i64 %zext_ln1117_2" [function.cpp:89->lenet.cpp:49]   --->   Operation 923 'getelementptr' 'K2_W_V_9_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_26 : Operation 924 [2/2] (2.77ns)   --->   "%P1_out_V_load = load i16* %P1_out_V_addr_1, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 924 'load' 'P1_out_V_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 925 [2/2] (2.77ns)   --->   "%K2_W_V_0_0_load = load i9* %K2_W_V_0_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 925 'load' 'K2_W_V_0_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 926 [2/2] (2.77ns)   --->   "%C2_out_V_load_12 = load i16* %C2_out_V_addr_13, align 16" [function.cpp:89->lenet.cpp:49]   --->   Operation 926 'load' 'C2_out_V_load_12' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 927 [2/2] (2.77ns)   --->   "%P1_out_V_load_1 = load i16* %P1_out_V_addr_2, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 927 'load' 'P1_out_V_load_1' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 928 [2/2] (2.77ns)   --->   "%K2_W_V_0_1_load = load i9* %K2_W_V_0_1_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 928 'load' 'K2_W_V_0_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 929 [2/2] (2.77ns)   --->   "%K2_W_V_0_2_load = load i9* %K2_W_V_0_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 929 'load' 'K2_W_V_0_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 930 [2/2] (2.77ns)   --->   "%K2_W_V_0_3_load = load i9* %K2_W_V_0_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 930 'load' 'K2_W_V_0_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 931 [2/2] (2.77ns)   --->   "%K2_W_V_0_4_load = load i8* %K2_W_V_0_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 931 'load' 'K2_W_V_0_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 932 [2/2] (2.77ns)   --->   "%K2_W_V_0_5_load = load i9* %K2_W_V_0_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 932 'load' 'K2_W_V_0_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 933 [2/2] (2.77ns)   --->   "%K2_W_V_1_0_load = load i9* %K2_W_V_1_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 933 'load' 'K2_W_V_1_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 934 [2/2] (2.77ns)   --->   "%C2_out_V_load_13 = load i16* %C2_out_V_addr_14, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 934 'load' 'C2_out_V_load_13' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 935 [2/2] (2.77ns)   --->   "%K2_W_V_1_1_load = load i9* %K2_W_V_1_1_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 935 'load' 'K2_W_V_1_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 936 [2/2] (2.77ns)   --->   "%K2_W_V_1_2_load = load i9* %K2_W_V_1_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 936 'load' 'K2_W_V_1_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 937 [2/2] (2.77ns)   --->   "%K2_W_V_1_3_load = load i9* %K2_W_V_1_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 937 'load' 'K2_W_V_1_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 938 [2/2] (2.77ns)   --->   "%K2_W_V_1_4_load = load i8* %K2_W_V_1_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 938 'load' 'K2_W_V_1_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 939 [2/2] (2.77ns)   --->   "%K2_W_V_1_5_load = load i9* %K2_W_V_1_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 939 'load' 'K2_W_V_1_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 940 [2/2] (2.77ns)   --->   "%K2_W_V_2_0_load = load i9* %K2_W_V_2_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 940 'load' 'K2_W_V_2_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 941 [2/2] (2.77ns)   --->   "%K2_W_V_2_1_load = load i9* %K2_W_V_2_1_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 941 'load' 'K2_W_V_2_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 942 [2/2] (2.77ns)   --->   "%K2_W_V_2_2_load = load i9* %K2_W_V_2_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 942 'load' 'K2_W_V_2_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 943 [2/2] (2.77ns)   --->   "%K2_W_V_2_3_load = load i9* %K2_W_V_2_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 943 'load' 'K2_W_V_2_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 944 [2/2] (2.77ns)   --->   "%K2_W_V_2_4_load = load i8* %K2_W_V_2_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 944 'load' 'K2_W_V_2_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 945 [2/2] (2.77ns)   --->   "%K2_W_V_2_5_load = load i9* %K2_W_V_2_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 945 'load' 'K2_W_V_2_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 946 [2/2] (2.77ns)   --->   "%K2_W_V_3_0_load = load i9* %K2_W_V_3_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 946 'load' 'K2_W_V_3_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 947 [2/2] (2.77ns)   --->   "%K2_W_V_3_1_load = load i8* %K2_W_V_3_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 947 'load' 'K2_W_V_3_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 948 [2/2] (2.77ns)   --->   "%K2_W_V_3_2_load = load i9* %K2_W_V_3_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 948 'load' 'K2_W_V_3_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 949 [2/2] (2.77ns)   --->   "%K2_W_V_3_3_load = load i9* %K2_W_V_3_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 949 'load' 'K2_W_V_3_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 950 [2/2] (2.77ns)   --->   "%K2_W_V_3_4_load = load i8* %K2_W_V_3_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 950 'load' 'K2_W_V_3_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 951 [2/2] (2.77ns)   --->   "%K2_W_V_3_5_load = load i9* %K2_W_V_3_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 951 'load' 'K2_W_V_3_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 952 [2/2] (2.77ns)   --->   "%K2_W_V_4_0_load = load i9* %K2_W_V_4_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 952 'load' 'K2_W_V_4_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 953 [2/2] (2.77ns)   --->   "%K2_W_V_4_1_load = load i9* %K2_W_V_4_1_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 953 'load' 'K2_W_V_4_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 954 [2/2] (2.77ns)   --->   "%K2_W_V_4_2_load = load i9* %K2_W_V_4_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 954 'load' 'K2_W_V_4_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 955 [2/2] (2.77ns)   --->   "%K2_W_V_4_3_load = load i9* %K2_W_V_4_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 955 'load' 'K2_W_V_4_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 956 [2/2] (2.77ns)   --->   "%K2_W_V_4_4_load = load i9* %K2_W_V_4_4_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 956 'load' 'K2_W_V_4_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 957 [2/2] (2.77ns)   --->   "%K2_W_V_4_5_load = load i9* %K2_W_V_4_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 957 'load' 'K2_W_V_4_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 958 [2/2] (2.77ns)   --->   "%K2_W_V_5_0_load = load i9* %K2_W_V_5_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 958 'load' 'K2_W_V_5_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 959 [2/2] (2.77ns)   --->   "%K2_W_V_5_1_load = load i9* %K2_W_V_5_1_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 959 'load' 'K2_W_V_5_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 960 [2/2] (2.77ns)   --->   "%K2_W_V_5_2_load = load i9* %K2_W_V_5_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 960 'load' 'K2_W_V_5_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 961 [2/2] (2.77ns)   --->   "%K2_W_V_5_3_load = load i9* %K2_W_V_5_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 961 'load' 'K2_W_V_5_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 962 [2/2] (2.77ns)   --->   "%K2_W_V_5_4_load = load i8* %K2_W_V_5_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 962 'load' 'K2_W_V_5_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 963 [2/2] (2.77ns)   --->   "%K2_W_V_5_5_load = load i9* %K2_W_V_5_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 963 'load' 'K2_W_V_5_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 964 [2/2] (2.77ns)   --->   "%K2_W_V_6_0_load = load i9* %K2_W_V_6_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 964 'load' 'K2_W_V_6_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 965 [2/2] (2.77ns)   --->   "%K2_W_V_6_1_load = load i9* %K2_W_V_6_1_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 965 'load' 'K2_W_V_6_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 966 [2/2] (2.77ns)   --->   "%K2_W_V_6_2_load = load i9* %K2_W_V_6_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 966 'load' 'K2_W_V_6_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 967 [2/2] (2.77ns)   --->   "%K2_W_V_6_3_load = load i9* %K2_W_V_6_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 967 'load' 'K2_W_V_6_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 968 [2/2] (2.77ns)   --->   "%K2_W_V_6_4_load = load i8* %K2_W_V_6_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 968 'load' 'K2_W_V_6_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 969 [2/2] (2.77ns)   --->   "%K2_W_V_6_5_load = load i9* %K2_W_V_6_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 969 'load' 'K2_W_V_6_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 970 [2/2] (2.77ns)   --->   "%K2_W_V_7_0_load = load i9* %K2_W_V_7_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 970 'load' 'K2_W_V_7_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 971 [2/2] (2.77ns)   --->   "%K2_W_V_7_1_load = load i8* %K2_W_V_7_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 971 'load' 'K2_W_V_7_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 972 [2/2] (2.77ns)   --->   "%K2_W_V_7_2_load = load i9* %K2_W_V_7_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 972 'load' 'K2_W_V_7_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 973 [2/2] (2.77ns)   --->   "%K2_W_V_7_3_load = load i8* %K2_W_V_7_3_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 973 'load' 'K2_W_V_7_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 974 [2/2] (2.77ns)   --->   "%K2_W_V_7_4_load = load i8* %K2_W_V_7_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 974 'load' 'K2_W_V_7_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 975 [2/2] (2.77ns)   --->   "%K2_W_V_7_5_load = load i9* %K2_W_V_7_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 975 'load' 'K2_W_V_7_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 976 [2/2] (2.77ns)   --->   "%K2_W_V_8_0_load = load i9* %K2_W_V_8_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 976 'load' 'K2_W_V_8_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 977 [2/2] (2.77ns)   --->   "%K2_W_V_8_1_load = load i8* %K2_W_V_8_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 977 'load' 'K2_W_V_8_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 978 [2/2] (2.77ns)   --->   "%K2_W_V_8_2_load = load i9* %K2_W_V_8_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 978 'load' 'K2_W_V_8_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 979 [2/2] (2.77ns)   --->   "%K2_W_V_8_3_load = load i9* %K2_W_V_8_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 979 'load' 'K2_W_V_8_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 980 [2/2] (2.77ns)   --->   "%K2_W_V_8_4_load = load i9* %K2_W_V_8_4_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 980 'load' 'K2_W_V_8_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 981 [2/2] (2.77ns)   --->   "%K2_W_V_8_5_load = load i9* %K2_W_V_8_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 981 'load' 'K2_W_V_8_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 982 [2/2] (2.77ns)   --->   "%K2_W_V_9_0_load = load i9* %K2_W_V_9_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 982 'load' 'K2_W_V_9_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 983 [2/2] (2.77ns)   --->   "%K2_W_V_9_1_load = load i8* %K2_W_V_9_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 983 'load' 'K2_W_V_9_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 984 [2/2] (2.77ns)   --->   "%K2_W_V_9_2_load = load i9* %K2_W_V_9_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 984 'load' 'K2_W_V_9_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 985 [2/2] (2.77ns)   --->   "%K2_W_V_9_3_load = load i9* %K2_W_V_9_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 985 'load' 'K2_W_V_9_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 986 [2/2] (2.77ns)   --->   "%K2_W_V_9_4_load = load i8* %K2_W_V_9_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 986 'load' 'K2_W_V_9_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 987 [2/2] (2.77ns)   --->   "%K2_W_V_9_5_load = load i9* %K2_W_V_9_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 987 'load' 'K2_W_V_9_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 988 [2/2] (2.77ns)   --->   "%K2_W_V_10_0_load = load i8* %K2_W_V_10_0_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 988 'load' 'K2_W_V_10_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 989 [2/2] (2.77ns)   --->   "%K2_W_V_10_1_load = load i8* %K2_W_V_10_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 989 'load' 'K2_W_V_10_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 990 [2/2] (2.77ns)   --->   "%K2_W_V_10_2_load = load i8* %K2_W_V_10_2_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 990 'load' 'K2_W_V_10_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 991 [2/2] (2.77ns)   --->   "%K2_W_V_10_3_load = load i9* %K2_W_V_10_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 991 'load' 'K2_W_V_10_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 992 [2/2] (2.77ns)   --->   "%K2_W_V_10_4_load = load i8* %K2_W_V_10_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 992 'load' 'K2_W_V_10_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 993 [2/2] (2.77ns)   --->   "%K2_W_V_10_5_load = load i8* %K2_W_V_10_5_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 993 'load' 'K2_W_V_10_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 994 [2/2] (2.77ns)   --->   "%K2_W_V_11_0_load = load i9* %K2_W_V_11_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 994 'load' 'K2_W_V_11_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 995 [2/2] (2.77ns)   --->   "%K2_W_V_11_1_load = load i9* %K2_W_V_11_1_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 995 'load' 'K2_W_V_11_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 996 [2/2] (2.77ns)   --->   "%K2_W_V_11_2_load = load i9* %K2_W_V_11_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 996 'load' 'K2_W_V_11_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 997 [2/2] (2.77ns)   --->   "%K2_W_V_11_3_load = load i9* %K2_W_V_11_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 997 'load' 'K2_W_V_11_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 998 [2/2] (2.77ns)   --->   "%K2_W_V_11_4_load = load i9* %K2_W_V_11_4_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 998 'load' 'K2_W_V_11_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 999 [2/2] (2.77ns)   --->   "%K2_W_V_11_5_load = load i9* %K2_W_V_11_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 999 'load' 'K2_W_V_11_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1000 [2/2] (2.77ns)   --->   "%K2_W_V_12_0_load = load i9* %K2_W_V_12_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1000 'load' 'K2_W_V_12_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1001 [2/2] (2.77ns)   --->   "%K2_W_V_12_1_load = load i8* %K2_W_V_12_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1001 'load' 'K2_W_V_12_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1002 [2/2] (2.77ns)   --->   "%K2_W_V_12_2_load = load i8* %K2_W_V_12_2_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1002 'load' 'K2_W_V_12_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1003 [2/2] (2.77ns)   --->   "%K2_W_V_12_3_load = load i9* %K2_W_V_12_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1003 'load' 'K2_W_V_12_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1004 [2/2] (2.77ns)   --->   "%K2_W_V_12_4_load = load i8* %K2_W_V_12_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1004 'load' 'K2_W_V_12_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1005 [2/2] (2.77ns)   --->   "%K2_W_V_12_5_load = load i9* %K2_W_V_12_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1005 'load' 'K2_W_V_12_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1006 [2/2] (2.77ns)   --->   "%K2_W_V_13_0_load = load i8* %K2_W_V_13_0_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1006 'load' 'K2_W_V_13_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1007 [2/2] (2.77ns)   --->   "%K2_W_V_13_1_load = load i8* %K2_W_V_13_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1007 'load' 'K2_W_V_13_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1008 [2/2] (2.77ns)   --->   "%K2_W_V_13_2_load = load i9* %K2_W_V_13_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1008 'load' 'K2_W_V_13_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1009 [2/2] (2.77ns)   --->   "%K2_W_V_13_3_load = load i9* %K2_W_V_13_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1009 'load' 'K2_W_V_13_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1010 [2/2] (2.77ns)   --->   "%K2_W_V_13_4_load = load i8* %K2_W_V_13_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1010 'load' 'K2_W_V_13_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1011 [2/2] (2.77ns)   --->   "%K2_W_V_13_5_load = load i9* %K2_W_V_13_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1011 'load' 'K2_W_V_13_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1012 [2/2] (2.77ns)   --->   "%K2_W_V_14_0_load = load i9* %K2_W_V_14_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1012 'load' 'K2_W_V_14_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1013 [2/2] (2.77ns)   --->   "%K2_W_V_14_1_load = load i8* %K2_W_V_14_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1013 'load' 'K2_W_V_14_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1014 [2/2] (2.77ns)   --->   "%K2_W_V_14_2_load = load i8* %K2_W_V_14_2_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1014 'load' 'K2_W_V_14_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1015 [2/2] (2.77ns)   --->   "%K2_W_V_14_3_load = load i8* %K2_W_V_14_3_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1015 'load' 'K2_W_V_14_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1016 [2/2] (2.77ns)   --->   "%K2_W_V_14_4_load = load i8* %K2_W_V_14_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1016 'load' 'K2_W_V_14_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1017 [2/2] (2.77ns)   --->   "%K2_W_V_14_5_load = load i9* %K2_W_V_14_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1017 'load' 'K2_W_V_14_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1018 [2/2] (2.77ns)   --->   "%K2_W_V_15_0_load = load i9* %K2_W_V_15_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1018 'load' 'K2_W_V_15_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1019 [2/2] (2.77ns)   --->   "%K2_W_V_15_1_load = load i8* %K2_W_V_15_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1019 'load' 'K2_W_V_15_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1020 [2/2] (2.77ns)   --->   "%K2_W_V_15_2_load = load i8* %K2_W_V_15_2_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1020 'load' 'K2_W_V_15_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1021 [2/2] (2.77ns)   --->   "%K2_W_V_15_3_load = load i9* %K2_W_V_15_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1021 'load' 'K2_W_V_15_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1022 [2/2] (2.77ns)   --->   "%K2_W_V_15_4_load = load i9* %K2_W_V_15_4_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1022 'load' 'K2_W_V_15_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 1023 [2/2] (2.77ns)   --->   "%K2_W_V_15_5_load = load i9* %K2_W_V_15_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1023 'load' 'K2_W_V_15_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 27 <SV = 8> <Delay = 7.41>
ST_27 : Operation 1024 [1/1] (0.00ns)   --->   "%or_ln1265_2 = or i12 %tmp_67_cast, 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1024 'or' 'or_ln1265_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln1265_15 = zext i12 %or_ln1265_2 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1025 'zext' 'zext_ln1265_15' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1026 [1/1] (0.00ns)   --->   "%C2_out_V_addr_15 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_15" [function.cpp:89->lenet.cpp:49]   --->   Operation 1026 'getelementptr' 'C2_out_V_addr_15' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1027 [1/1] (0.00ns)   --->   "%or_ln1265_3 = or i12 %tmp_67_cast, 3" [function.cpp:89->lenet.cpp:49]   --->   Operation 1027 'or' 'or_ln1265_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln1265_16 = zext i12 %or_ln1265_3 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1028 'zext' 'zext_ln1265_16' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1029 [1/1] (0.00ns)   --->   "%C2_out_V_addr_16 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_16" [function.cpp:89->lenet.cpp:49]   --->   Operation 1029 'getelementptr' 'C2_out_V_addr_16' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1030 [1/1] (1.54ns)   --->   "%add_ln1116_1 = add i12 2, %sub_ln1116_1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1030 'add' 'add_ln1116_1' <Predicate = (!icmp_ln75)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i12 %add_ln1116_1 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1031 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1032 [1/1] (0.00ns)   --->   "%P1_out_V_addr_3 = getelementptr [1176 x i16]* @P1_out_V, i64 0, i64 %zext_ln1116_4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1032 'getelementptr' 'P1_out_V_addr_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1033 [1/1] (1.54ns)   --->   "%add_ln1116_2 = add i12 3, %sub_ln1116_1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1033 'add' 'add_ln1116_2' <Predicate = (!icmp_ln75)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i12 %add_ln1116_2 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1034 'zext' 'zext_ln1116_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1035 [1/1] (0.00ns)   --->   "%P1_out_V_addr_4 = getelementptr [1176 x i16]* @P1_out_V, i64 0, i64 %zext_ln1116_5" [function.cpp:89->lenet.cpp:49]   --->   Operation 1035 'getelementptr' 'P1_out_V_addr_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1036 [1/1] (1.54ns)   --->   "%add_ln1116_3 = add i12 4, %sub_ln1116_1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1036 'add' 'add_ln1116_3' <Predicate = (!icmp_ln75)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1037 [1/1] (1.54ns)   --->   "%add_ln1116_4 = add i12 5, %sub_ln1116_1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1037 'add' 'add_ln1116_4' <Predicate = (!icmp_ln75)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1038 [1/2] (2.77ns)   --->   "%P1_out_V_load = load i16* %P1_out_V_addr_1, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1038 'load' 'P1_out_V_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 1039 [1/2] (2.77ns)   --->   "%K2_W_V_0_0_load = load i9* %K2_W_V_0_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1039 'load' 'K2_W_V_0_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i16 %P1_out_V_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1040 'sext' 'sext_ln1118_27' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln1265_7 = sext i9 %K2_W_V_0_0_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1041 'sext' 'sext_ln1265_7' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1042 [1/2] (2.77ns)   --->   "%C2_out_V_load_12 = load i16* %C2_out_V_addr_13, align 16" [function.cpp:89->lenet.cpp:49]   --->   Operation 1042 'load' 'C2_out_V_load_12' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 1043 [1/1] (4.64ns)   --->   "%mul_ln1192_14 = mul i25 %sext_ln1265_7, %sext_ln1118_27" [function.cpp:89->lenet.cpp:49]   --->   Operation 1043 'mul' 'mul_ln1192_14' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1044 [1/2] (2.77ns)   --->   "%P1_out_V_load_1 = load i16* %P1_out_V_addr_2, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1044 'load' 'P1_out_V_load_1' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 1045 [1/2] (2.77ns)   --->   "%K2_W_V_0_1_load = load i9* %K2_W_V_0_1_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1045 'load' 'K2_W_V_0_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i16 %P1_out_V_load_1 to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1046 'sext' 'sext_ln1118_28' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i9 %K2_W_V_0_1_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1047 'sext' 'sext_ln728' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1048 [1/1] (4.64ns)   --->   "%mul_ln1192_15 = mul i25 %sext_ln728, %sext_ln1118_28" [function.cpp:89->lenet.cpp:49]   --->   Operation 1048 'mul' 'mul_ln1192_15' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1049 [2/2] (2.77ns)   --->   "%P1_out_V_load_2 = load i16* %P1_out_V_addr_3, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1049 'load' 'P1_out_V_load_2' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 1050 [1/2] (2.77ns)   --->   "%K2_W_V_0_2_load = load i9* %K2_W_V_0_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1050 'load' 'K2_W_V_0_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1051 [2/2] (2.77ns)   --->   "%P1_out_V_load_3 = load i16* %P1_out_V_addr_4, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1051 'load' 'P1_out_V_load_3' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 1052 [1/2] (2.77ns)   --->   "%K2_W_V_0_3_load = load i9* %K2_W_V_0_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1052 'load' 'K2_W_V_0_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1053 [1/2] (2.77ns)   --->   "%K2_W_V_0_4_load = load i8* %K2_W_V_0_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1053 'load' 'K2_W_V_0_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1054 [1/2] (2.77ns)   --->   "%K2_W_V_0_5_load = load i9* %K2_W_V_0_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1054 'load' 'K2_W_V_0_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1055 [1/2] (2.77ns)   --->   "%K2_W_V_1_0_load = load i9* %K2_W_V_1_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1055 'load' 'K2_W_V_1_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln1265_8 = sext i9 %K2_W_V_1_0_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1056 'sext' 'sext_ln1265_8' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1057 [1/2] (2.77ns)   --->   "%C2_out_V_load_13 = load i16* %C2_out_V_addr_14, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1057 'load' 'C2_out_V_load_13' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 1058 [1/1] (4.64ns)   --->   "%mul_ln1192_20 = mul i25 %sext_ln1265_8, %sext_ln1118_27" [function.cpp:89->lenet.cpp:49]   --->   Operation 1058 'mul' 'mul_ln1192_20' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1059 [1/2] (2.77ns)   --->   "%K2_W_V_1_1_load = load i9* %K2_W_V_1_1_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1059 'load' 'K2_W_V_1_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i9 %K2_W_V_1_1_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1060 'sext' 'sext_ln728_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1061 [1/1] (4.64ns)   --->   "%mul_ln1192_21 = mul i25 %sext_ln728_5, %sext_ln1118_28" [function.cpp:89->lenet.cpp:49]   --->   Operation 1061 'mul' 'mul_ln1192_21' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1062 [1/2] (2.77ns)   --->   "%K2_W_V_1_2_load = load i9* %K2_W_V_1_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1062 'load' 'K2_W_V_1_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1063 [1/2] (2.77ns)   --->   "%K2_W_V_1_3_load = load i9* %K2_W_V_1_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1063 'load' 'K2_W_V_1_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1064 [1/2] (2.77ns)   --->   "%K2_W_V_1_4_load = load i8* %K2_W_V_1_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1064 'load' 'K2_W_V_1_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1065 [1/2] (2.77ns)   --->   "%K2_W_V_1_5_load = load i9* %K2_W_V_1_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1065 'load' 'K2_W_V_1_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1066 [1/2] (2.77ns)   --->   "%K2_W_V_2_0_load = load i9* %K2_W_V_2_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1066 'load' 'K2_W_V_2_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln1265_9 = sext i9 %K2_W_V_2_0_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1067 'sext' 'sext_ln1265_9' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1068 [2/2] (2.77ns)   --->   "%C2_out_V_load_14 = load i16* %C2_out_V_addr_15, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1068 'load' 'C2_out_V_load_14' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 1069 [1/1] (4.64ns)   --->   "%mul_ln1192_26 = mul i25 %sext_ln1265_9, %sext_ln1118_27" [function.cpp:89->lenet.cpp:49]   --->   Operation 1069 'mul' 'mul_ln1192_26' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1070 [1/2] (2.77ns)   --->   "%K2_W_V_2_1_load = load i9* %K2_W_V_2_1_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1070 'load' 'K2_W_V_2_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln728_10 = sext i9 %K2_W_V_2_1_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1071 'sext' 'sext_ln728_10' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1072 [1/1] (4.64ns)   --->   "%mul_ln1192_27 = mul i25 %sext_ln728_10, %sext_ln1118_28" [function.cpp:89->lenet.cpp:49]   --->   Operation 1072 'mul' 'mul_ln1192_27' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1073 [1/2] (2.77ns)   --->   "%K2_W_V_2_2_load = load i9* %K2_W_V_2_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1073 'load' 'K2_W_V_2_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1074 [1/2] (2.77ns)   --->   "%K2_W_V_2_3_load = load i9* %K2_W_V_2_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1074 'load' 'K2_W_V_2_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1075 [1/2] (2.77ns)   --->   "%K2_W_V_2_4_load = load i8* %K2_W_V_2_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1075 'load' 'K2_W_V_2_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1076 [1/2] (2.77ns)   --->   "%K2_W_V_2_5_load = load i9* %K2_W_V_2_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1076 'load' 'K2_W_V_2_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1077 [1/2] (2.77ns)   --->   "%K2_W_V_3_0_load = load i9* %K2_W_V_3_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1077 'load' 'K2_W_V_3_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln1265_10 = sext i9 %K2_W_V_3_0_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1078 'sext' 'sext_ln1265_10' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1079 [2/2] (2.77ns)   --->   "%C2_out_V_load_15 = load i16* %C2_out_V_addr_16, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1079 'load' 'C2_out_V_load_15' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 1080 [1/1] (4.64ns)   --->   "%mul_ln1192_32 = mul i25 %sext_ln1265_10, %sext_ln1118_27" [function.cpp:89->lenet.cpp:49]   --->   Operation 1080 'mul' 'mul_ln1192_32' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1081 [1/2] (2.77ns)   --->   "%K2_W_V_3_1_load = load i8* %K2_W_V_3_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1081 'load' 'K2_W_V_3_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln728_15 = sext i8 %K2_W_V_3_1_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1082 'sext' 'sext_ln728_15' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1083 [1/1] (4.64ns)   --->   "%mul_ln1192_33 = mul i25 %sext_ln728_15, %sext_ln1118_28" [function.cpp:89->lenet.cpp:49]   --->   Operation 1083 'mul' 'mul_ln1192_33' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1084 [1/2] (2.77ns)   --->   "%K2_W_V_3_2_load = load i9* %K2_W_V_3_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1084 'load' 'K2_W_V_3_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1085 [1/2] (2.77ns)   --->   "%K2_W_V_3_3_load = load i9* %K2_W_V_3_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1085 'load' 'K2_W_V_3_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1086 [1/2] (2.77ns)   --->   "%K2_W_V_3_4_load = load i8* %K2_W_V_3_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1086 'load' 'K2_W_V_3_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1087 [1/2] (2.77ns)   --->   "%K2_W_V_3_5_load = load i9* %K2_W_V_3_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1087 'load' 'K2_W_V_3_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1088 [1/2] (2.77ns)   --->   "%K2_W_V_4_0_load = load i9* %K2_W_V_4_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1088 'load' 'K2_W_V_4_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln1265_11 = sext i9 %K2_W_V_4_0_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1089 'sext' 'sext_ln1265_11' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1090 [1/1] (4.64ns)   --->   "%mul_ln1192_38 = mul i25 %sext_ln1265_11, %sext_ln1118_27" [function.cpp:89->lenet.cpp:49]   --->   Operation 1090 'mul' 'mul_ln1192_38' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1091 [1/2] (2.77ns)   --->   "%K2_W_V_4_1_load = load i9* %K2_W_V_4_1_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1091 'load' 'K2_W_V_4_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln728_20 = sext i9 %K2_W_V_4_1_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1092 'sext' 'sext_ln728_20' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1093 [1/1] (4.64ns)   --->   "%mul_ln1192_39 = mul i25 %sext_ln728_20, %sext_ln1118_28" [function.cpp:89->lenet.cpp:49]   --->   Operation 1093 'mul' 'mul_ln1192_39' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1094 [1/2] (2.77ns)   --->   "%K2_W_V_4_2_load = load i9* %K2_W_V_4_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1094 'load' 'K2_W_V_4_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1095 [1/2] (2.77ns)   --->   "%K2_W_V_4_3_load = load i9* %K2_W_V_4_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1095 'load' 'K2_W_V_4_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1096 [1/2] (2.77ns)   --->   "%K2_W_V_4_4_load = load i9* %K2_W_V_4_4_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1096 'load' 'K2_W_V_4_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1097 [1/2] (2.77ns)   --->   "%K2_W_V_4_5_load = load i9* %K2_W_V_4_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1097 'load' 'K2_W_V_4_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1098 [1/2] (2.77ns)   --->   "%K2_W_V_5_0_load = load i9* %K2_W_V_5_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1098 'load' 'K2_W_V_5_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln1265_12 = sext i9 %K2_W_V_5_0_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1099 'sext' 'sext_ln1265_12' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1100 [1/1] (4.64ns)   --->   "%mul_ln1192_44 = mul i25 %sext_ln1265_12, %sext_ln1118_27" [function.cpp:89->lenet.cpp:49]   --->   Operation 1100 'mul' 'mul_ln1192_44' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1101 [1/2] (2.77ns)   --->   "%K2_W_V_5_1_load = load i9* %K2_W_V_5_1_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1101 'load' 'K2_W_V_5_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln728_25 = sext i9 %K2_W_V_5_1_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1102 'sext' 'sext_ln728_25' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1103 [1/1] (4.64ns)   --->   "%mul_ln1192_45 = mul i25 %sext_ln728_25, %sext_ln1118_28" [function.cpp:89->lenet.cpp:49]   --->   Operation 1103 'mul' 'mul_ln1192_45' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1104 [1/2] (2.77ns)   --->   "%K2_W_V_5_2_load = load i9* %K2_W_V_5_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1104 'load' 'K2_W_V_5_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1105 [1/2] (2.77ns)   --->   "%K2_W_V_5_3_load = load i9* %K2_W_V_5_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1105 'load' 'K2_W_V_5_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1106 [1/2] (2.77ns)   --->   "%K2_W_V_5_4_load = load i8* %K2_W_V_5_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1106 'load' 'K2_W_V_5_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1107 [1/2] (2.77ns)   --->   "%K2_W_V_5_5_load = load i9* %K2_W_V_5_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1107 'load' 'K2_W_V_5_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1108 [1/2] (2.77ns)   --->   "%K2_W_V_6_0_load = load i9* %K2_W_V_6_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1108 'load' 'K2_W_V_6_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln1265_13 = sext i9 %K2_W_V_6_0_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1109 'sext' 'sext_ln1265_13' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1110 [1/1] (4.64ns)   --->   "%mul_ln1192_50 = mul i25 %sext_ln1265_13, %sext_ln1118_27" [function.cpp:89->lenet.cpp:49]   --->   Operation 1110 'mul' 'mul_ln1192_50' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1111 [1/2] (2.77ns)   --->   "%K2_W_V_6_1_load = load i9* %K2_W_V_6_1_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1111 'load' 'K2_W_V_6_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln728_30 = sext i9 %K2_W_V_6_1_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1112 'sext' 'sext_ln728_30' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1113 [1/1] (4.64ns)   --->   "%mul_ln1192_51 = mul i25 %sext_ln728_30, %sext_ln1118_28" [function.cpp:89->lenet.cpp:49]   --->   Operation 1113 'mul' 'mul_ln1192_51' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1114 [1/2] (2.77ns)   --->   "%K2_W_V_6_2_load = load i9* %K2_W_V_6_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1114 'load' 'K2_W_V_6_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1115 [1/2] (2.77ns)   --->   "%K2_W_V_6_3_load = load i9* %K2_W_V_6_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1115 'load' 'K2_W_V_6_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1116 [1/2] (2.77ns)   --->   "%K2_W_V_6_4_load = load i8* %K2_W_V_6_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1116 'load' 'K2_W_V_6_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1117 [1/2] (2.77ns)   --->   "%K2_W_V_6_5_load = load i9* %K2_W_V_6_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1117 'load' 'K2_W_V_6_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1118 [1/2] (2.77ns)   --->   "%K2_W_V_7_0_load = load i9* %K2_W_V_7_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1118 'load' 'K2_W_V_7_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln1265_14 = sext i9 %K2_W_V_7_0_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1119 'sext' 'sext_ln1265_14' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1120 [1/1] (4.64ns)   --->   "%mul_ln1192_56 = mul i25 %sext_ln1265_14, %sext_ln1118_27" [function.cpp:89->lenet.cpp:49]   --->   Operation 1120 'mul' 'mul_ln1192_56' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1121 [1/2] (2.77ns)   --->   "%K2_W_V_7_1_load = load i8* %K2_W_V_7_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1121 'load' 'K2_W_V_7_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1122 [1/1] (0.00ns)   --->   "%sext_ln728_35 = sext i8 %K2_W_V_7_1_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1122 'sext' 'sext_ln728_35' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1123 [1/1] (4.64ns)   --->   "%mul_ln1192_57 = mul i25 %sext_ln728_35, %sext_ln1118_28" [function.cpp:89->lenet.cpp:49]   --->   Operation 1123 'mul' 'mul_ln1192_57' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1124 [1/2] (2.77ns)   --->   "%K2_W_V_7_2_load = load i9* %K2_W_V_7_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1124 'load' 'K2_W_V_7_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1125 [1/2] (2.77ns)   --->   "%K2_W_V_7_3_load = load i8* %K2_W_V_7_3_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1125 'load' 'K2_W_V_7_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1126 [1/2] (2.77ns)   --->   "%K2_W_V_7_4_load = load i8* %K2_W_V_7_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1126 'load' 'K2_W_V_7_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1127 [1/2] (2.77ns)   --->   "%K2_W_V_7_5_load = load i9* %K2_W_V_7_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1127 'load' 'K2_W_V_7_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1128 [1/2] (2.77ns)   --->   "%K2_W_V_8_0_load = load i9* %K2_W_V_8_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1128 'load' 'K2_W_V_8_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln1265_15 = sext i9 %K2_W_V_8_0_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1129 'sext' 'sext_ln1265_15' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1130 [1/1] (4.64ns)   --->   "%mul_ln1192_62 = mul i25 %sext_ln1265_15, %sext_ln1118_27" [function.cpp:89->lenet.cpp:49]   --->   Operation 1130 'mul' 'mul_ln1192_62' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1131 [1/2] (2.77ns)   --->   "%K2_W_V_8_1_load = load i8* %K2_W_V_8_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1131 'load' 'K2_W_V_8_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln728_40 = sext i8 %K2_W_V_8_1_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1132 'sext' 'sext_ln728_40' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1133 [1/1] (4.64ns)   --->   "%mul_ln1192_63 = mul i25 %sext_ln728_40, %sext_ln1118_28" [function.cpp:89->lenet.cpp:49]   --->   Operation 1133 'mul' 'mul_ln1192_63' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1134 [1/2] (2.77ns)   --->   "%K2_W_V_8_2_load = load i9* %K2_W_V_8_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1134 'load' 'K2_W_V_8_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1135 [1/2] (2.77ns)   --->   "%K2_W_V_8_3_load = load i9* %K2_W_V_8_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1135 'load' 'K2_W_V_8_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1136 [1/2] (2.77ns)   --->   "%K2_W_V_8_4_load = load i9* %K2_W_V_8_4_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1136 'load' 'K2_W_V_8_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1137 [1/2] (2.77ns)   --->   "%K2_W_V_8_5_load = load i9* %K2_W_V_8_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1137 'load' 'K2_W_V_8_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1138 [1/2] (2.77ns)   --->   "%K2_W_V_9_0_load = load i9* %K2_W_V_9_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1138 'load' 'K2_W_V_9_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln1265_16 = sext i9 %K2_W_V_9_0_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1139 'sext' 'sext_ln1265_16' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1140 [1/1] (4.64ns)   --->   "%mul_ln1192_68 = mul i25 %sext_ln1265_16, %sext_ln1118_27" [function.cpp:89->lenet.cpp:49]   --->   Operation 1140 'mul' 'mul_ln1192_68' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1141 [1/2] (2.77ns)   --->   "%K2_W_V_9_1_load = load i8* %K2_W_V_9_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1141 'load' 'K2_W_V_9_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln728_45 = sext i8 %K2_W_V_9_1_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1142 'sext' 'sext_ln728_45' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1143 [1/1] (4.64ns)   --->   "%mul_ln1192_69 = mul i25 %sext_ln728_45, %sext_ln1118_28" [function.cpp:89->lenet.cpp:49]   --->   Operation 1143 'mul' 'mul_ln1192_69' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1144 [1/2] (2.77ns)   --->   "%K2_W_V_9_2_load = load i9* %K2_W_V_9_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1144 'load' 'K2_W_V_9_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1145 [1/2] (2.77ns)   --->   "%K2_W_V_9_3_load = load i9* %K2_W_V_9_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1145 'load' 'K2_W_V_9_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1146 [1/2] (2.77ns)   --->   "%K2_W_V_9_4_load = load i8* %K2_W_V_9_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1146 'load' 'K2_W_V_9_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1147 [1/2] (2.77ns)   --->   "%K2_W_V_9_5_load = load i9* %K2_W_V_9_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1147 'load' 'K2_W_V_9_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1148 [1/2] (2.77ns)   --->   "%K2_W_V_10_0_load = load i8* %K2_W_V_10_0_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1148 'load' 'K2_W_V_10_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln1265_17 = sext i8 %K2_W_V_10_0_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1149 'sext' 'sext_ln1265_17' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1150 [1/1] (4.64ns)   --->   "%mul_ln1192_74 = mul i25 %sext_ln1265_17, %sext_ln1118_27" [function.cpp:89->lenet.cpp:49]   --->   Operation 1150 'mul' 'mul_ln1192_74' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1151 [1/2] (2.77ns)   --->   "%K2_W_V_10_1_load = load i8* %K2_W_V_10_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1151 'load' 'K2_W_V_10_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln728_50 = sext i8 %K2_W_V_10_1_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1152 'sext' 'sext_ln728_50' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1153 [1/1] (4.64ns)   --->   "%mul_ln1192_75 = mul i25 %sext_ln728_50, %sext_ln1118_28" [function.cpp:89->lenet.cpp:49]   --->   Operation 1153 'mul' 'mul_ln1192_75' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1154 [1/2] (2.77ns)   --->   "%K2_W_V_10_2_load = load i8* %K2_W_V_10_2_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1154 'load' 'K2_W_V_10_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1155 [1/2] (2.77ns)   --->   "%K2_W_V_10_3_load = load i9* %K2_W_V_10_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1155 'load' 'K2_W_V_10_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1156 [1/2] (2.77ns)   --->   "%K2_W_V_10_4_load = load i8* %K2_W_V_10_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1156 'load' 'K2_W_V_10_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1157 [1/2] (2.77ns)   --->   "%K2_W_V_10_5_load = load i8* %K2_W_V_10_5_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1157 'load' 'K2_W_V_10_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1158 [1/2] (2.77ns)   --->   "%K2_W_V_11_0_load = load i9* %K2_W_V_11_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1158 'load' 'K2_W_V_11_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1159 [1/1] (0.00ns)   --->   "%sext_ln1265_18 = sext i9 %K2_W_V_11_0_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1159 'sext' 'sext_ln1265_18' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1160 [1/1] (4.64ns)   --->   "%mul_ln1192_80 = mul i25 %sext_ln1265_18, %sext_ln1118_27" [function.cpp:89->lenet.cpp:49]   --->   Operation 1160 'mul' 'mul_ln1192_80' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1161 [1/2] (2.77ns)   --->   "%K2_W_V_11_1_load = load i9* %K2_W_V_11_1_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1161 'load' 'K2_W_V_11_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln728_55 = sext i9 %K2_W_V_11_1_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1162 'sext' 'sext_ln728_55' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1163 [1/1] (4.64ns)   --->   "%mul_ln1192_81 = mul i25 %sext_ln728_55, %sext_ln1118_28" [function.cpp:89->lenet.cpp:49]   --->   Operation 1163 'mul' 'mul_ln1192_81' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1164 [1/2] (2.77ns)   --->   "%K2_W_V_11_2_load = load i9* %K2_W_V_11_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1164 'load' 'K2_W_V_11_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1165 [1/2] (2.77ns)   --->   "%K2_W_V_11_3_load = load i9* %K2_W_V_11_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1165 'load' 'K2_W_V_11_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1166 [1/2] (2.77ns)   --->   "%K2_W_V_11_4_load = load i9* %K2_W_V_11_4_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1166 'load' 'K2_W_V_11_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1167 [1/2] (2.77ns)   --->   "%K2_W_V_11_5_load = load i9* %K2_W_V_11_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1167 'load' 'K2_W_V_11_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1168 [1/2] (2.77ns)   --->   "%K2_W_V_12_0_load = load i9* %K2_W_V_12_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1168 'load' 'K2_W_V_12_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln1265_19 = sext i9 %K2_W_V_12_0_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1169 'sext' 'sext_ln1265_19' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1170 [1/1] (4.64ns)   --->   "%mul_ln1192_86 = mul i25 %sext_ln1265_19, %sext_ln1118_27" [function.cpp:89->lenet.cpp:49]   --->   Operation 1170 'mul' 'mul_ln1192_86' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1171 [1/2] (2.77ns)   --->   "%K2_W_V_12_1_load = load i8* %K2_W_V_12_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1171 'load' 'K2_W_V_12_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln728_60 = sext i8 %K2_W_V_12_1_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1172 'sext' 'sext_ln728_60' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1173 [1/1] (4.64ns)   --->   "%mul_ln1192_87 = mul i25 %sext_ln728_60, %sext_ln1118_28" [function.cpp:89->lenet.cpp:49]   --->   Operation 1173 'mul' 'mul_ln1192_87' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1174 [1/2] (2.77ns)   --->   "%K2_W_V_12_2_load = load i8* %K2_W_V_12_2_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1174 'load' 'K2_W_V_12_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1175 [1/2] (2.77ns)   --->   "%K2_W_V_12_3_load = load i9* %K2_W_V_12_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1175 'load' 'K2_W_V_12_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1176 [1/2] (2.77ns)   --->   "%K2_W_V_12_4_load = load i8* %K2_W_V_12_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1176 'load' 'K2_W_V_12_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1177 [1/2] (2.77ns)   --->   "%K2_W_V_12_5_load = load i9* %K2_W_V_12_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1177 'load' 'K2_W_V_12_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1178 [1/2] (2.77ns)   --->   "%K2_W_V_13_0_load = load i8* %K2_W_V_13_0_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1178 'load' 'K2_W_V_13_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln1265_20 = sext i8 %K2_W_V_13_0_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1179 'sext' 'sext_ln1265_20' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1180 [1/1] (4.64ns)   --->   "%mul_ln1192_92 = mul i25 %sext_ln1265_20, %sext_ln1118_27" [function.cpp:89->lenet.cpp:49]   --->   Operation 1180 'mul' 'mul_ln1192_92' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1181 [1/2] (2.77ns)   --->   "%K2_W_V_13_1_load = load i8* %K2_W_V_13_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1181 'load' 'K2_W_V_13_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln728_65 = sext i8 %K2_W_V_13_1_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1182 'sext' 'sext_ln728_65' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1183 [1/1] (4.64ns)   --->   "%mul_ln1192_93 = mul i25 %sext_ln728_65, %sext_ln1118_28" [function.cpp:89->lenet.cpp:49]   --->   Operation 1183 'mul' 'mul_ln1192_93' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1184 [1/2] (2.77ns)   --->   "%K2_W_V_13_2_load = load i9* %K2_W_V_13_2_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1184 'load' 'K2_W_V_13_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1185 [1/2] (2.77ns)   --->   "%K2_W_V_13_3_load = load i9* %K2_W_V_13_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1185 'load' 'K2_W_V_13_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1186 [1/2] (2.77ns)   --->   "%K2_W_V_13_4_load = load i8* %K2_W_V_13_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1186 'load' 'K2_W_V_13_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1187 [1/2] (2.77ns)   --->   "%K2_W_V_13_5_load = load i9* %K2_W_V_13_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1187 'load' 'K2_W_V_13_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1188 [1/2] (2.77ns)   --->   "%K2_W_V_14_0_load = load i9* %K2_W_V_14_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1188 'load' 'K2_W_V_14_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1189 [1/1] (0.00ns)   --->   "%sext_ln1265_21 = sext i9 %K2_W_V_14_0_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1189 'sext' 'sext_ln1265_21' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1190 [1/1] (4.64ns)   --->   "%mul_ln1192_98 = mul i25 %sext_ln1265_21, %sext_ln1118_27" [function.cpp:89->lenet.cpp:49]   --->   Operation 1190 'mul' 'mul_ln1192_98' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1191 [1/2] (2.77ns)   --->   "%K2_W_V_14_1_load = load i8* %K2_W_V_14_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1191 'load' 'K2_W_V_14_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln728_70 = sext i8 %K2_W_V_14_1_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1192 'sext' 'sext_ln728_70' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1193 [1/1] (4.64ns)   --->   "%mul_ln1192_99 = mul i25 %sext_ln728_70, %sext_ln1118_28" [function.cpp:89->lenet.cpp:49]   --->   Operation 1193 'mul' 'mul_ln1192_99' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1194 [1/2] (2.77ns)   --->   "%K2_W_V_14_2_load = load i8* %K2_W_V_14_2_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1194 'load' 'K2_W_V_14_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1195 [1/2] (2.77ns)   --->   "%K2_W_V_14_3_load = load i8* %K2_W_V_14_3_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1195 'load' 'K2_W_V_14_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1196 [1/2] (2.77ns)   --->   "%K2_W_V_14_4_load = load i8* %K2_W_V_14_4_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1196 'load' 'K2_W_V_14_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1197 [1/2] (2.77ns)   --->   "%K2_W_V_14_5_load = load i9* %K2_W_V_14_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1197 'load' 'K2_W_V_14_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1198 [1/2] (2.77ns)   --->   "%K2_W_V_15_0_load = load i9* %K2_W_V_15_0_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1198 'load' 'K2_W_V_15_0_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln1265_22 = sext i9 %K2_W_V_15_0_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1199 'sext' 'sext_ln1265_22' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1200 [1/1] (4.64ns)   --->   "%mul_ln1192_104 = mul i25 %sext_ln1265_22, %sext_ln1118_27" [function.cpp:89->lenet.cpp:49]   --->   Operation 1200 'mul' 'mul_ln1192_104' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1201 [1/2] (2.77ns)   --->   "%K2_W_V_15_1_load = load i8* %K2_W_V_15_1_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1201 'load' 'K2_W_V_15_1_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1202 [1/1] (0.00ns)   --->   "%sext_ln728_75 = sext i8 %K2_W_V_15_1_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1202 'sext' 'sext_ln728_75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_27 : Operation 1203 [1/1] (4.64ns)   --->   "%mul_ln1192_105 = mul i25 %sext_ln728_75, %sext_ln1118_28" [function.cpp:89->lenet.cpp:49]   --->   Operation 1203 'mul' 'mul_ln1192_105' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1204 [1/2] (2.77ns)   --->   "%K2_W_V_15_2_load = load i8* %K2_W_V_15_2_addr, align 1" [function.cpp:89->lenet.cpp:49]   --->   Operation 1204 'load' 'K2_W_V_15_2_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1205 [1/2] (2.77ns)   --->   "%K2_W_V_15_3_load = load i9* %K2_W_V_15_3_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1205 'load' 'K2_W_V_15_3_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1206 [1/2] (2.77ns)   --->   "%K2_W_V_15_4_load = load i9* %K2_W_V_15_4_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1206 'load' 'K2_W_V_15_4_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 1207 [1/2] (2.77ns)   --->   "%K2_W_V_15_5_load = load i9* %K2_W_V_15_5_addr, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1207 'load' 'K2_W_V_15_5_load' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 28 <SV = 9> <Delay = 7.41>
ST_28 : Operation 1208 [1/1] (0.00ns)   --->   "%or_ln1265_4 = or i12 %tmp_67_cast, 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1208 'or' 'or_ln1265_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln1265_17 = zext i12 %or_ln1265_4 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1209 'zext' 'zext_ln1265_17' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1210 [1/1] (0.00ns)   --->   "%C2_out_V_addr_17 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_17" [function.cpp:89->lenet.cpp:49]   --->   Operation 1210 'getelementptr' 'C2_out_V_addr_17' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1211 [1/1] (0.00ns)   --->   "%or_ln1265_5 = or i12 %tmp_67_cast, 5" [function.cpp:89->lenet.cpp:49]   --->   Operation 1211 'or' 'or_ln1265_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln1265_18 = zext i12 %or_ln1265_5 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1212 'zext' 'zext_ln1265_18' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1213 [1/1] (0.00ns)   --->   "%C2_out_V_addr_18 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_18" [function.cpp:89->lenet.cpp:49]   --->   Operation 1213 'getelementptr' 'C2_out_V_addr_18' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1214 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i12 %add_ln1116_3 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1214 'zext' 'zext_ln1116_6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1215 [1/1] (0.00ns)   --->   "%P1_out_V_addr_5 = getelementptr [1176 x i16]* @P1_out_V, i64 0, i64 %zext_ln1116_6" [function.cpp:89->lenet.cpp:49]   --->   Operation 1215 'getelementptr' 'P1_out_V_addr_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i12 %add_ln1116_4 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1216 'zext' 'zext_ln1116_7' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1217 [1/1] (0.00ns)   --->   "%P1_out_V_addr_6 = getelementptr [1176 x i16]* @P1_out_V, i64 0, i64 %zext_ln1116_7" [function.cpp:89->lenet.cpp:49]   --->   Operation 1217 'getelementptr' 'P1_out_V_addr_6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1218 [1/1] (0.00ns)   --->   "%shl_ln728_29 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_12, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1218 'bitconcatenate' 'shl_ln728_29' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i25 %mul_ln1192_14 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1219 'sext' 'sext_ln1192_10' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1220 [1/1] (1.74ns)   --->   "%add_ln1192_30 = add i26 %sext_ln1192_10, %shl_ln728_29" [function.cpp:89->lenet.cpp:49]   --->   Operation 1220 'add' 'add_ln1192_30' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_56 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_30, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1221 'partselect' 'tmp_56' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1222 [1/1] (0.00ns)   --->   "%shl_ln728_30 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_56, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1222 'bitconcatenate' 'shl_ln728_30' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1223 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i25 %mul_ln1192_15 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1223 'sext' 'sext_ln1192_11' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1224 [1/1] (1.74ns)   --->   "%add_ln1192_31 = add i26 %sext_ln1192_11, %shl_ln728_30" [function.cpp:89->lenet.cpp:49]   --->   Operation 1224 'add' 'add_ln1192_31' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1225 [1/2] (2.77ns)   --->   "%P1_out_V_load_2 = load i16* %P1_out_V_addr_3, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1225 'load' 'P1_out_V_load_2' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i16 %P1_out_V_load_2 to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1226 'sext' 'sext_ln1118_29' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i9 %K2_W_V_0_2_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1227 'sext' 'sext_ln728_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_57 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_31, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1228 'partselect' 'tmp_57' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1229 [1/1] (4.64ns)   --->   "%mul_ln1192_16 = mul i25 %sext_ln728_1, %sext_ln1118_29" [function.cpp:89->lenet.cpp:49]   --->   Operation 1229 'mul' 'mul_ln1192_16' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1230 [1/2] (2.77ns)   --->   "%P1_out_V_load_3 = load i16* %P1_out_V_addr_4, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1230 'load' 'P1_out_V_load_3' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 1231 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i16 %P1_out_V_load_3 to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1231 'sext' 'sext_ln1118_30' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1232 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i9 %K2_W_V_0_3_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1232 'sext' 'sext_ln728_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1233 [1/1] (4.64ns)   --->   "%mul_ln1192_17 = mul i25 %sext_ln728_2, %sext_ln1118_30" [function.cpp:89->lenet.cpp:49]   --->   Operation 1233 'mul' 'mul_ln1192_17' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1234 [2/2] (2.77ns)   --->   "%P1_out_V_load_4 = load i16* %P1_out_V_addr_5, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1234 'load' 'P1_out_V_load_4' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 1235 [2/2] (2.77ns)   --->   "%P1_out_V_load_5 = load i16* %P1_out_V_addr_6, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1235 'load' 'P1_out_V_load_5' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 1236 [1/1] (0.00ns)   --->   "%shl_ln728_35 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_13, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1236 'bitconcatenate' 'shl_ln728_35' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i25 %mul_ln1192_20 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1237 'sext' 'sext_ln1192_16' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1238 [1/1] (1.74ns)   --->   "%add_ln1192_36 = add i26 %sext_ln1192_16, %shl_ln728_35" [function.cpp:89->lenet.cpp:49]   --->   Operation 1238 'add' 'add_ln1192_36' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_61 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_36, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1239 'partselect' 'tmp_61' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1240 [1/1] (0.00ns)   --->   "%shl_ln728_36 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_61, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1240 'bitconcatenate' 'shl_ln728_36' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i25 %mul_ln1192_21 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1241 'sext' 'sext_ln1192_17' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1242 [1/1] (1.74ns)   --->   "%add_ln1192_37 = add i26 %sext_ln1192_17, %shl_ln728_36" [function.cpp:89->lenet.cpp:49]   --->   Operation 1242 'add' 'add_ln1192_37' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i9 %K2_W_V_1_2_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1243 'sext' 'sext_ln728_6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_62 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_37, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1244 'partselect' 'tmp_62' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1245 [1/1] (4.64ns)   --->   "%mul_ln1192_22 = mul i25 %sext_ln728_6, %sext_ln1118_29" [function.cpp:89->lenet.cpp:49]   --->   Operation 1245 'mul' 'mul_ln1192_22' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i9 %K2_W_V_1_3_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1246 'sext' 'sext_ln728_7' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1247 [1/1] (4.64ns)   --->   "%mul_ln1192_23 = mul i25 %sext_ln728_7, %sext_ln1118_30" [function.cpp:89->lenet.cpp:49]   --->   Operation 1247 'mul' 'mul_ln1192_23' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1248 [1/2] (2.77ns)   --->   "%C2_out_V_load_14 = load i16* %C2_out_V_addr_15, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1248 'load' 'C2_out_V_load_14' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 1249 [1/1] (0.00ns)   --->   "%shl_ln728_41 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_14, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1249 'bitconcatenate' 'shl_ln728_41' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i25 %mul_ln1192_26 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1250 'sext' 'sext_ln1192_22' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1251 [1/1] (1.74ns)   --->   "%add_ln1192_42 = add i26 %sext_ln1192_22, %shl_ln728_41" [function.cpp:89->lenet.cpp:49]   --->   Operation 1251 'add' 'add_ln1192_42' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_66 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_42, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1252 'partselect' 'tmp_66' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1253 [1/1] (0.00ns)   --->   "%shl_ln728_42 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_66, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1253 'bitconcatenate' 'shl_ln728_42' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i25 %mul_ln1192_27 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1254 'sext' 'sext_ln1192_23' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1255 [1/1] (1.74ns)   --->   "%add_ln1192_43 = add i26 %sext_ln1192_23, %shl_ln728_42" [function.cpp:89->lenet.cpp:49]   --->   Operation 1255 'add' 'add_ln1192_43' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln728_11 = sext i9 %K2_W_V_2_2_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1256 'sext' 'sext_ln728_11' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_67 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_43, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1257 'partselect' 'tmp_67' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1258 [1/1] (4.64ns)   --->   "%mul_ln1192_28 = mul i25 %sext_ln728_11, %sext_ln1118_29" [function.cpp:89->lenet.cpp:49]   --->   Operation 1258 'mul' 'mul_ln1192_28' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln728_12 = sext i9 %K2_W_V_2_3_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1259 'sext' 'sext_ln728_12' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1260 [1/1] (4.64ns)   --->   "%mul_ln1192_29 = mul i25 %sext_ln728_12, %sext_ln1118_30" [function.cpp:89->lenet.cpp:49]   --->   Operation 1260 'mul' 'mul_ln1192_29' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1261 [1/2] (2.77ns)   --->   "%C2_out_V_load_15 = load i16* %C2_out_V_addr_16, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1261 'load' 'C2_out_V_load_15' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 1262 [1/1] (0.00ns)   --->   "%shl_ln728_47 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_15, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1262 'bitconcatenate' 'shl_ln728_47' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1263 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i25 %mul_ln1192_32 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1263 'sext' 'sext_ln1192_30' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1264 [1/1] (1.74ns)   --->   "%add_ln1192_48 = add i26 %sext_ln1192_30, %shl_ln728_47" [function.cpp:89->lenet.cpp:49]   --->   Operation 1264 'add' 'add_ln1192_48' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1265 [1/1] (0.00ns)   --->   "%tmp_71 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_48, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1265 'partselect' 'tmp_71' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1266 [1/1] (0.00ns)   --->   "%shl_ln728_48 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_71, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1266 'bitconcatenate' 'shl_ln728_48' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln1192_31 = sext i25 %mul_ln1192_33 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1267 'sext' 'sext_ln1192_31' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1268 [1/1] (1.74ns)   --->   "%add_ln1192_49 = add i26 %sext_ln1192_31, %shl_ln728_48" [function.cpp:89->lenet.cpp:49]   --->   Operation 1268 'add' 'add_ln1192_49' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1269 [1/1] (0.00ns)   --->   "%sext_ln728_16 = sext i9 %K2_W_V_3_2_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1269 'sext' 'sext_ln728_16' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1270 [1/1] (0.00ns)   --->   "%tmp_72 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_49, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1270 'partselect' 'tmp_72' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1271 [1/1] (4.64ns)   --->   "%mul_ln1192_34 = mul i25 %sext_ln728_16, %sext_ln1118_29" [function.cpp:89->lenet.cpp:49]   --->   Operation 1271 'mul' 'mul_ln1192_34' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln728_17 = sext i9 %K2_W_V_3_3_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1272 'sext' 'sext_ln728_17' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1273 [1/1] (4.64ns)   --->   "%mul_ln1192_35 = mul i25 %sext_ln728_17, %sext_ln1118_30" [function.cpp:89->lenet.cpp:49]   --->   Operation 1273 'mul' 'mul_ln1192_35' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1274 [2/2] (2.77ns)   --->   "%C2_out_V_load_16 = load i16* %C2_out_V_addr_17, align 8" [function.cpp:89->lenet.cpp:49]   --->   Operation 1274 'load' 'C2_out_V_load_16' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln728_21 = sext i9 %K2_W_V_4_2_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1275 'sext' 'sext_ln728_21' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1276 [1/1] (4.64ns)   --->   "%mul_ln1192_40 = mul i25 %sext_ln728_21, %sext_ln1118_29" [function.cpp:89->lenet.cpp:49]   --->   Operation 1276 'mul' 'mul_ln1192_40' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln728_22 = sext i9 %K2_W_V_4_3_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1277 'sext' 'sext_ln728_22' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1278 [1/1] (4.64ns)   --->   "%mul_ln1192_41 = mul i25 %sext_ln728_22, %sext_ln1118_30" [function.cpp:89->lenet.cpp:49]   --->   Operation 1278 'mul' 'mul_ln1192_41' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1279 [2/2] (2.77ns)   --->   "%C2_out_V_load_17 = load i16* %C2_out_V_addr_18, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1279 'load' 'C2_out_V_load_17' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln728_26 = sext i9 %K2_W_V_5_2_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1280 'sext' 'sext_ln728_26' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1281 [1/1] (4.64ns)   --->   "%mul_ln1192_46 = mul i25 %sext_ln728_26, %sext_ln1118_29" [function.cpp:89->lenet.cpp:49]   --->   Operation 1281 'mul' 'mul_ln1192_46' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln728_27 = sext i9 %K2_W_V_5_3_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1282 'sext' 'sext_ln728_27' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1283 [1/1] (4.64ns)   --->   "%mul_ln1192_47 = mul i25 %sext_ln728_27, %sext_ln1118_30" [function.cpp:89->lenet.cpp:49]   --->   Operation 1283 'mul' 'mul_ln1192_47' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln728_31 = sext i9 %K2_W_V_6_2_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1284 'sext' 'sext_ln728_31' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1285 [1/1] (4.64ns)   --->   "%mul_ln1192_52 = mul i25 %sext_ln728_31, %sext_ln1118_29" [function.cpp:89->lenet.cpp:49]   --->   Operation 1285 'mul' 'mul_ln1192_52' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln728_32 = sext i9 %K2_W_V_6_3_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1286 'sext' 'sext_ln728_32' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1287 [1/1] (4.64ns)   --->   "%mul_ln1192_53 = mul i25 %sext_ln728_32, %sext_ln1118_30" [function.cpp:89->lenet.cpp:49]   --->   Operation 1287 'mul' 'mul_ln1192_53' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln728_36 = sext i9 %K2_W_V_7_2_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1288 'sext' 'sext_ln728_36' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1289 [1/1] (4.64ns)   --->   "%mul_ln1192_58 = mul i25 %sext_ln728_36, %sext_ln1118_29" [function.cpp:89->lenet.cpp:49]   --->   Operation 1289 'mul' 'mul_ln1192_58' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln728_37 = sext i8 %K2_W_V_7_3_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1290 'sext' 'sext_ln728_37' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1291 [1/1] (4.64ns)   --->   "%mul_ln1192_59 = mul i25 %sext_ln728_37, %sext_ln1118_30" [function.cpp:89->lenet.cpp:49]   --->   Operation 1291 'mul' 'mul_ln1192_59' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln728_41 = sext i9 %K2_W_V_8_2_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1292 'sext' 'sext_ln728_41' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1293 [1/1] (4.64ns)   --->   "%mul_ln1192_64 = mul i25 %sext_ln728_41, %sext_ln1118_29" [function.cpp:89->lenet.cpp:49]   --->   Operation 1293 'mul' 'mul_ln1192_64' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln728_42 = sext i9 %K2_W_V_8_3_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1294 'sext' 'sext_ln728_42' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1295 [1/1] (4.64ns)   --->   "%mul_ln1192_65 = mul i25 %sext_ln728_42, %sext_ln1118_30" [function.cpp:89->lenet.cpp:49]   --->   Operation 1295 'mul' 'mul_ln1192_65' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln728_46 = sext i9 %K2_W_V_9_2_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1296 'sext' 'sext_ln728_46' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1297 [1/1] (4.64ns)   --->   "%mul_ln1192_70 = mul i25 %sext_ln728_46, %sext_ln1118_29" [function.cpp:89->lenet.cpp:49]   --->   Operation 1297 'mul' 'mul_ln1192_70' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln728_47 = sext i9 %K2_W_V_9_3_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1298 'sext' 'sext_ln728_47' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1299 [1/1] (4.64ns)   --->   "%mul_ln1192_71 = mul i25 %sext_ln728_47, %sext_ln1118_30" [function.cpp:89->lenet.cpp:49]   --->   Operation 1299 'mul' 'mul_ln1192_71' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln728_51 = sext i8 %K2_W_V_10_2_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1300 'sext' 'sext_ln728_51' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1301 [1/1] (4.64ns)   --->   "%mul_ln1192_76 = mul i25 %sext_ln728_51, %sext_ln1118_29" [function.cpp:89->lenet.cpp:49]   --->   Operation 1301 'mul' 'mul_ln1192_76' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln728_52 = sext i9 %K2_W_V_10_3_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1302 'sext' 'sext_ln728_52' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1303 [1/1] (4.64ns)   --->   "%mul_ln1192_77 = mul i25 %sext_ln728_52, %sext_ln1118_30" [function.cpp:89->lenet.cpp:49]   --->   Operation 1303 'mul' 'mul_ln1192_77' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln728_56 = sext i9 %K2_W_V_11_2_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1304 'sext' 'sext_ln728_56' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1305 [1/1] (4.64ns)   --->   "%mul_ln1192_82 = mul i25 %sext_ln728_56, %sext_ln1118_29" [function.cpp:89->lenet.cpp:49]   --->   Operation 1305 'mul' 'mul_ln1192_82' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln728_57 = sext i9 %K2_W_V_11_3_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1306 'sext' 'sext_ln728_57' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1307 [1/1] (4.64ns)   --->   "%mul_ln1192_83 = mul i25 %sext_ln728_57, %sext_ln1118_30" [function.cpp:89->lenet.cpp:49]   --->   Operation 1307 'mul' 'mul_ln1192_83' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln728_61 = sext i8 %K2_W_V_12_2_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1308 'sext' 'sext_ln728_61' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1309 [1/1] (4.64ns)   --->   "%mul_ln1192_88 = mul i25 %sext_ln728_61, %sext_ln1118_29" [function.cpp:89->lenet.cpp:49]   --->   Operation 1309 'mul' 'mul_ln1192_88' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln728_62 = sext i9 %K2_W_V_12_3_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1310 'sext' 'sext_ln728_62' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1311 [1/1] (4.64ns)   --->   "%mul_ln1192_89 = mul i25 %sext_ln728_62, %sext_ln1118_30" [function.cpp:89->lenet.cpp:49]   --->   Operation 1311 'mul' 'mul_ln1192_89' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln728_66 = sext i9 %K2_W_V_13_2_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1312 'sext' 'sext_ln728_66' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1313 [1/1] (4.64ns)   --->   "%mul_ln1192_94 = mul i25 %sext_ln728_66, %sext_ln1118_29" [function.cpp:89->lenet.cpp:49]   --->   Operation 1313 'mul' 'mul_ln1192_94' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1314 [1/1] (0.00ns)   --->   "%sext_ln728_67 = sext i9 %K2_W_V_13_3_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1314 'sext' 'sext_ln728_67' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1315 [1/1] (4.64ns)   --->   "%mul_ln1192_95 = mul i25 %sext_ln728_67, %sext_ln1118_30" [function.cpp:89->lenet.cpp:49]   --->   Operation 1315 'mul' 'mul_ln1192_95' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1316 [1/1] (0.00ns)   --->   "%sext_ln728_71 = sext i8 %K2_W_V_14_2_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1316 'sext' 'sext_ln728_71' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1317 [1/1] (4.64ns)   --->   "%mul_ln1192_100 = mul i25 %sext_ln728_71, %sext_ln1118_29" [function.cpp:89->lenet.cpp:49]   --->   Operation 1317 'mul' 'mul_ln1192_100' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln728_72 = sext i8 %K2_W_V_14_3_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1318 'sext' 'sext_ln728_72' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1319 [1/1] (4.64ns)   --->   "%mul_ln1192_101 = mul i25 %sext_ln728_72, %sext_ln1118_30" [function.cpp:89->lenet.cpp:49]   --->   Operation 1319 'mul' 'mul_ln1192_101' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln728_76 = sext i8 %K2_W_V_15_2_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1320 'sext' 'sext_ln728_76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1321 [1/1] (4.64ns)   --->   "%mul_ln1192_106 = mul i25 %sext_ln728_76, %sext_ln1118_29" [function.cpp:89->lenet.cpp:49]   --->   Operation 1321 'mul' 'mul_ln1192_106' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1322 [1/1] (0.00ns)   --->   "%sext_ln728_77 = sext i9 %K2_W_V_15_3_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1322 'sext' 'sext_ln728_77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_28 : Operation 1323 [1/1] (4.64ns)   --->   "%mul_ln1192_107 = mul i25 %sext_ln728_77, %sext_ln1118_30" [function.cpp:89->lenet.cpp:49]   --->   Operation 1323 'mul' 'mul_ln1192_107' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 10> <Delay = 8.00>
ST_29 : Operation 1324 [1/1] (0.00ns)   --->   "%or_ln1265_6 = or i12 %tmp_67_cast, 6" [function.cpp:89->lenet.cpp:49]   --->   Operation 1324 'or' 'or_ln1265_6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1325 [1/1] (0.00ns)   --->   "%zext_ln1265_19 = zext i12 %or_ln1265_6 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1325 'zext' 'zext_ln1265_19' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1326 [1/1] (0.00ns)   --->   "%C2_out_V_addr_19 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_19" [function.cpp:89->lenet.cpp:49]   --->   Operation 1326 'getelementptr' 'C2_out_V_addr_19' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1327 [1/1] (0.00ns)   --->   "%or_ln1265_7 = or i12 %tmp_67_cast, 7" [function.cpp:89->lenet.cpp:49]   --->   Operation 1327 'or' 'or_ln1265_7' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1328 [1/1] (0.00ns)   --->   "%zext_ln1265_20 = zext i12 %or_ln1265_7 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1328 'zext' 'zext_ln1265_20' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1329 [1/1] (0.00ns)   --->   "%C2_out_V_addr_20 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_20" [function.cpp:89->lenet.cpp:49]   --->   Operation 1329 'getelementptr' 'C2_out_V_addr_20' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1330 [1/1] (0.00ns)   --->   "%shl_ln728_31 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_57, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1330 'bitconcatenate' 'shl_ln728_31' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1331 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i25 %mul_ln1192_16 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1331 'sext' 'sext_ln1192_12' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1332 [1/1] (1.74ns)   --->   "%add_ln1192_32 = add i26 %sext_ln1192_12, %shl_ln728_31" [function.cpp:89->lenet.cpp:49]   --->   Operation 1332 'add' 'add_ln1192_32' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1333 [1/1] (0.00ns)   --->   "%tmp_58 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_32, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1333 'partselect' 'tmp_58' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1334 [1/1] (0.00ns)   --->   "%shl_ln728_32 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_58, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1334 'bitconcatenate' 'shl_ln728_32' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i25 %mul_ln1192_17 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1335 'sext' 'sext_ln1192_13' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1336 [1/1] (1.74ns)   --->   "%add_ln1192_33 = add i26 %sext_ln1192_13, %shl_ln728_32" [function.cpp:89->lenet.cpp:49]   --->   Operation 1336 'add' 'add_ln1192_33' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1337 [1/2] (2.77ns)   --->   "%P1_out_V_load_4 = load i16* %P1_out_V_addr_5, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1337 'load' 'P1_out_V_load_4' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_29 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i16 %P1_out_V_load_4 to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1338 'sext' 'sext_ln1118_31' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i8 %K2_W_V_0_4_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1339 'sext' 'sext_ln728_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1340 [1/1] (0.00ns)   --->   "%tmp_59 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_33, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1340 'partselect' 'tmp_59' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1341 [1/1] (4.64ns)   --->   "%mul_ln1192_18 = mul i25 %sext_ln728_3, %sext_ln1118_31" [function.cpp:89->lenet.cpp:49]   --->   Operation 1341 'mul' 'mul_ln1192_18' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1342 [1/2] (2.77ns)   --->   "%P1_out_V_load_5 = load i16* %P1_out_V_addr_6, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1342 'load' 'P1_out_V_load_5' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_29 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i16 %P1_out_V_load_5 to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1343 'sext' 'sext_ln1118_32' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1344 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i9 %K2_W_V_0_5_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1344 'sext' 'sext_ln728_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1345 [1/1] (4.64ns)   --->   "%mul_ln1192_19 = mul i25 %sext_ln728_4, %sext_ln1118_32" [function.cpp:89->lenet.cpp:49]   --->   Operation 1345 'mul' 'mul_ln1192_19' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1346 [1/1] (0.00ns)   --->   "%shl_ln728_37 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_62, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1346 'bitconcatenate' 'shl_ln728_37' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1347 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i25 %mul_ln1192_22 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1347 'sext' 'sext_ln1192_18' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1348 [1/1] (1.74ns)   --->   "%add_ln1192_38 = add i26 %sext_ln1192_18, %shl_ln728_37" [function.cpp:89->lenet.cpp:49]   --->   Operation 1348 'add' 'add_ln1192_38' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1349 [1/1] (0.00ns)   --->   "%tmp_63 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_38, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1349 'partselect' 'tmp_63' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1350 [1/1] (0.00ns)   --->   "%shl_ln728_38 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_63, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1350 'bitconcatenate' 'shl_ln728_38' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i25 %mul_ln1192_23 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1351 'sext' 'sext_ln1192_19' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1352 [1/1] (1.74ns)   --->   "%add_ln1192_39 = add i26 %sext_ln1192_19, %shl_ln728_38" [function.cpp:89->lenet.cpp:49]   --->   Operation 1352 'add' 'add_ln1192_39' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln728_8 = sext i8 %K2_W_V_1_4_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1353 'sext' 'sext_ln728_8' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_64 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_39, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1354 'partselect' 'tmp_64' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1355 [1/1] (4.64ns)   --->   "%mul_ln1192_24 = mul i25 %sext_ln728_8, %sext_ln1118_31" [function.cpp:89->lenet.cpp:49]   --->   Operation 1355 'mul' 'mul_ln1192_24' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln728_9 = sext i9 %K2_W_V_1_5_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1356 'sext' 'sext_ln728_9' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1357 [1/1] (4.64ns)   --->   "%mul_ln1192_25 = mul i25 %sext_ln728_9, %sext_ln1118_32" [function.cpp:89->lenet.cpp:49]   --->   Operation 1357 'mul' 'mul_ln1192_25' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1358 [1/1] (0.00ns)   --->   "%shl_ln728_43 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_67, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1358 'bitconcatenate' 'shl_ln728_43' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i25 %mul_ln1192_28 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1359 'sext' 'sext_ln1192_24' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1360 [1/1] (1.74ns)   --->   "%add_ln1192_44 = add i26 %sext_ln1192_24, %shl_ln728_43" [function.cpp:89->lenet.cpp:49]   --->   Operation 1360 'add' 'add_ln1192_44' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1361 [1/1] (0.00ns)   --->   "%tmp_68 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_44, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1361 'partselect' 'tmp_68' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1362 [1/1] (0.00ns)   --->   "%shl_ln728_44 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_68, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1362 'bitconcatenate' 'shl_ln728_44' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln1192_25 = sext i25 %mul_ln1192_29 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1363 'sext' 'sext_ln1192_25' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1364 [1/1] (1.74ns)   --->   "%add_ln1192_45 = add i26 %sext_ln1192_25, %shl_ln728_44" [function.cpp:89->lenet.cpp:49]   --->   Operation 1364 'add' 'add_ln1192_45' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln728_13 = sext i8 %K2_W_V_2_4_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1365 'sext' 'sext_ln728_13' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_69 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_45, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1366 'partselect' 'tmp_69' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1367 [1/1] (4.64ns)   --->   "%mul_ln1192_30 = mul i25 %sext_ln728_13, %sext_ln1118_31" [function.cpp:89->lenet.cpp:49]   --->   Operation 1367 'mul' 'mul_ln1192_30' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln728_14 = sext i9 %K2_W_V_2_5_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1368 'sext' 'sext_ln728_14' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1369 [1/1] (4.64ns)   --->   "%mul_ln1192_31 = mul i25 %sext_ln728_14, %sext_ln1118_32" [function.cpp:89->lenet.cpp:49]   --->   Operation 1369 'mul' 'mul_ln1192_31' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1370 [1/1] (0.00ns)   --->   "%shl_ln728_49 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_72, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1370 'bitconcatenate' 'shl_ln728_49' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln1192_32 = sext i25 %mul_ln1192_34 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1371 'sext' 'sext_ln1192_32' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1372 [1/1] (1.74ns)   --->   "%add_ln1192_50 = add i26 %sext_ln1192_32, %shl_ln728_49" [function.cpp:89->lenet.cpp:49]   --->   Operation 1372 'add' 'add_ln1192_50' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1373 [1/1] (0.00ns)   --->   "%tmp_73 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_50, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1373 'partselect' 'tmp_73' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1374 [1/1] (0.00ns)   --->   "%shl_ln728_50 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_73, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1374 'bitconcatenate' 'shl_ln728_50' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln1192_33 = sext i25 %mul_ln1192_35 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1375 'sext' 'sext_ln1192_33' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1376 [1/1] (1.74ns)   --->   "%add_ln1192_51 = add i26 %sext_ln1192_33, %shl_ln728_50" [function.cpp:89->lenet.cpp:49]   --->   Operation 1376 'add' 'add_ln1192_51' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln728_18 = sext i8 %K2_W_V_3_4_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1377 'sext' 'sext_ln728_18' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1378 [1/1] (0.00ns)   --->   "%tmp_74 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_51, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1378 'partselect' 'tmp_74' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1379 [1/1] (4.64ns)   --->   "%mul_ln1192_36 = mul i25 %sext_ln728_18, %sext_ln1118_31" [function.cpp:89->lenet.cpp:49]   --->   Operation 1379 'mul' 'mul_ln1192_36' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln728_19 = sext i9 %K2_W_V_3_5_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1380 'sext' 'sext_ln728_19' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1381 [1/1] (4.64ns)   --->   "%mul_ln1192_37 = mul i25 %sext_ln728_19, %sext_ln1118_32" [function.cpp:89->lenet.cpp:49]   --->   Operation 1381 'mul' 'mul_ln1192_37' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1382 [1/2] (2.77ns)   --->   "%C2_out_V_load_16 = load i16* %C2_out_V_addr_17, align 8" [function.cpp:89->lenet.cpp:49]   --->   Operation 1382 'load' 'C2_out_V_load_16' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_29 : Operation 1383 [1/1] (0.00ns)   --->   "%shl_ln728_53 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_16, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1383 'bitconcatenate' 'shl_ln728_53' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln1192_36 = sext i25 %mul_ln1192_38 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1384 'sext' 'sext_ln1192_36' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1385 [1/1] (1.74ns)   --->   "%add_ln1192_54 = add i26 %sext_ln1192_36, %shl_ln728_53" [function.cpp:89->lenet.cpp:49]   --->   Operation 1385 'add' 'add_ln1192_54' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1386 [1/1] (0.00ns)   --->   "%tmp_76 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_54, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1386 'partselect' 'tmp_76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1387 [1/1] (0.00ns)   --->   "%shl_ln728_54 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_76, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1387 'bitconcatenate' 'shl_ln728_54' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln1192_37 = sext i25 %mul_ln1192_39 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1388 'sext' 'sext_ln1192_37' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1389 [1/1] (1.74ns)   --->   "%add_ln1192_55 = add i26 %sext_ln1192_37, %shl_ln728_54" [function.cpp:89->lenet.cpp:49]   --->   Operation 1389 'add' 'add_ln1192_55' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1390 [1/1] (0.00ns)   --->   "%tmp_77 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_55, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1390 'partselect' 'tmp_77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1391 [1/1] (0.00ns)   --->   "%shl_ln728_55 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_77, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1391 'bitconcatenate' 'shl_ln728_55' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1392 [1/1] (0.00ns)   --->   "%sext_ln1192_38 = sext i25 %mul_ln1192_40 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1392 'sext' 'sext_ln1192_38' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1393 [1/1] (1.74ns)   --->   "%add_ln1192_56 = add i26 %sext_ln1192_38, %shl_ln728_55" [function.cpp:89->lenet.cpp:49]   --->   Operation 1393 'add' 'add_ln1192_56' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1394 [1/1] (0.00ns)   --->   "%tmp_78 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_56, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1394 'partselect' 'tmp_78' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln728_23 = sext i9 %K2_W_V_4_4_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1395 'sext' 'sext_ln728_23' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1396 [1/1] (4.64ns)   --->   "%mul_ln1192_42 = mul i25 %sext_ln728_23, %sext_ln1118_31" [function.cpp:89->lenet.cpp:49]   --->   Operation 1396 'mul' 'mul_ln1192_42' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1397 [1/1] (0.00ns)   --->   "%sext_ln728_24 = sext i9 %K2_W_V_4_5_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1397 'sext' 'sext_ln728_24' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1398 [1/1] (4.64ns)   --->   "%mul_ln1192_43 = mul i25 %sext_ln728_24, %sext_ln1118_32" [function.cpp:89->lenet.cpp:49]   --->   Operation 1398 'mul' 'mul_ln1192_43' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1399 [1/2] (2.77ns)   --->   "%C2_out_V_load_17 = load i16* %C2_out_V_addr_18, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1399 'load' 'C2_out_V_load_17' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_29 : Operation 1400 [1/1] (0.00ns)   --->   "%shl_ln728_59 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_17, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1400 'bitconcatenate' 'shl_ln728_59' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln1192_42 = sext i25 %mul_ln1192_44 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1401 'sext' 'sext_ln1192_42' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1402 [1/1] (1.74ns)   --->   "%add_ln1192_60 = add i26 %sext_ln1192_42, %shl_ln728_59" [function.cpp:89->lenet.cpp:49]   --->   Operation 1402 'add' 'add_ln1192_60' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1403 [1/1] (0.00ns)   --->   "%tmp_81 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_60, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1403 'partselect' 'tmp_81' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1404 [1/1] (0.00ns)   --->   "%shl_ln728_60 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_81, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1404 'bitconcatenate' 'shl_ln728_60' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1405 [1/1] (0.00ns)   --->   "%sext_ln1192_43 = sext i25 %mul_ln1192_45 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1405 'sext' 'sext_ln1192_43' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1406 [1/1] (1.74ns)   --->   "%add_ln1192_61 = add i26 %sext_ln1192_43, %shl_ln728_60" [function.cpp:89->lenet.cpp:49]   --->   Operation 1406 'add' 'add_ln1192_61' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1407 [1/1] (0.00ns)   --->   "%tmp_82 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_61, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1407 'partselect' 'tmp_82' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1408 [1/1] (0.00ns)   --->   "%shl_ln728_61 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_82, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1408 'bitconcatenate' 'shl_ln728_61' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln1192_44 = sext i25 %mul_ln1192_46 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1409 'sext' 'sext_ln1192_44' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1410 [1/1] (1.74ns)   --->   "%add_ln1192_62 = add i26 %sext_ln1192_44, %shl_ln728_61" [function.cpp:89->lenet.cpp:49]   --->   Operation 1410 'add' 'add_ln1192_62' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1411 [1/1] (0.00ns)   --->   "%tmp_83 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_62, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1411 'partselect' 'tmp_83' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln728_28 = sext i8 %K2_W_V_5_4_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1412 'sext' 'sext_ln728_28' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1413 [1/1] (4.64ns)   --->   "%mul_ln1192_48 = mul i25 %sext_ln728_28, %sext_ln1118_31" [function.cpp:89->lenet.cpp:49]   --->   Operation 1413 'mul' 'mul_ln1192_48' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln728_29 = sext i9 %K2_W_V_5_5_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1414 'sext' 'sext_ln728_29' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1415 [1/1] (4.64ns)   --->   "%mul_ln1192_49 = mul i25 %sext_ln728_29, %sext_ln1118_32" [function.cpp:89->lenet.cpp:49]   --->   Operation 1415 'mul' 'mul_ln1192_49' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1416 [2/2] (2.77ns)   --->   "%C2_out_V_load_18 = load i16* %C2_out_V_addr_19, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1416 'load' 'C2_out_V_load_18' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_29 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln728_33 = sext i8 %K2_W_V_6_4_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1417 'sext' 'sext_ln728_33' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1418 [1/1] (4.64ns)   --->   "%mul_ln1192_54 = mul i25 %sext_ln728_33, %sext_ln1118_31" [function.cpp:89->lenet.cpp:49]   --->   Operation 1418 'mul' 'mul_ln1192_54' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln728_34 = sext i9 %K2_W_V_6_5_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1419 'sext' 'sext_ln728_34' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1420 [1/1] (4.64ns)   --->   "%mul_ln1192_55 = mul i25 %sext_ln728_34, %sext_ln1118_32" [function.cpp:89->lenet.cpp:49]   --->   Operation 1420 'mul' 'mul_ln1192_55' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1421 [2/2] (2.77ns)   --->   "%C2_out_V_load_19 = load i16* %C2_out_V_addr_20, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1421 'load' 'C2_out_V_load_19' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_29 : Operation 1422 [1/1] (0.00ns)   --->   "%sext_ln728_38 = sext i8 %K2_W_V_7_4_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1422 'sext' 'sext_ln728_38' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1423 [1/1] (4.64ns)   --->   "%mul_ln1192_60 = mul i25 %sext_ln728_38, %sext_ln1118_31" [function.cpp:89->lenet.cpp:49]   --->   Operation 1423 'mul' 'mul_ln1192_60' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln728_39 = sext i9 %K2_W_V_7_5_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1424 'sext' 'sext_ln728_39' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1425 [1/1] (4.64ns)   --->   "%mul_ln1192_61 = mul i25 %sext_ln728_39, %sext_ln1118_32" [function.cpp:89->lenet.cpp:49]   --->   Operation 1425 'mul' 'mul_ln1192_61' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln728_43 = sext i9 %K2_W_V_8_4_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1426 'sext' 'sext_ln728_43' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1427 [1/1] (4.64ns)   --->   "%mul_ln1192_66 = mul i25 %sext_ln728_43, %sext_ln1118_31" [function.cpp:89->lenet.cpp:49]   --->   Operation 1427 'mul' 'mul_ln1192_66' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1428 [1/1] (0.00ns)   --->   "%sext_ln728_44 = sext i9 %K2_W_V_8_5_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1428 'sext' 'sext_ln728_44' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1429 [1/1] (4.64ns)   --->   "%mul_ln1192_67 = mul i25 %sext_ln728_44, %sext_ln1118_32" [function.cpp:89->lenet.cpp:49]   --->   Operation 1429 'mul' 'mul_ln1192_67' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1430 [1/1] (0.00ns)   --->   "%sext_ln728_48 = sext i8 %K2_W_V_9_4_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1430 'sext' 'sext_ln728_48' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1431 [1/1] (4.64ns)   --->   "%mul_ln1192_72 = mul i25 %sext_ln728_48, %sext_ln1118_31" [function.cpp:89->lenet.cpp:49]   --->   Operation 1431 'mul' 'mul_ln1192_72' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln728_49 = sext i9 %K2_W_V_9_5_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1432 'sext' 'sext_ln728_49' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1433 [1/1] (4.64ns)   --->   "%mul_ln1192_73 = mul i25 %sext_ln728_49, %sext_ln1118_32" [function.cpp:89->lenet.cpp:49]   --->   Operation 1433 'mul' 'mul_ln1192_73' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1434 [1/1] (0.00ns)   --->   "%sext_ln728_53 = sext i8 %K2_W_V_10_4_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1434 'sext' 'sext_ln728_53' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1435 [1/1] (4.64ns)   --->   "%mul_ln1192_78 = mul i25 %sext_ln728_53, %sext_ln1118_31" [function.cpp:89->lenet.cpp:49]   --->   Operation 1435 'mul' 'mul_ln1192_78' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln728_54 = sext i8 %K2_W_V_10_5_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1436 'sext' 'sext_ln728_54' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1437 [1/1] (4.64ns)   --->   "%mul_ln1192_79 = mul i25 %sext_ln728_54, %sext_ln1118_32" [function.cpp:89->lenet.cpp:49]   --->   Operation 1437 'mul' 'mul_ln1192_79' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln728_58 = sext i9 %K2_W_V_11_4_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1438 'sext' 'sext_ln728_58' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1439 [1/1] (4.64ns)   --->   "%mul_ln1192_84 = mul i25 %sext_ln728_58, %sext_ln1118_31" [function.cpp:89->lenet.cpp:49]   --->   Operation 1439 'mul' 'mul_ln1192_84' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln728_59 = sext i9 %K2_W_V_11_5_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1440 'sext' 'sext_ln728_59' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1441 [1/1] (4.64ns)   --->   "%mul_ln1192_85 = mul i25 %sext_ln728_59, %sext_ln1118_32" [function.cpp:89->lenet.cpp:49]   --->   Operation 1441 'mul' 'mul_ln1192_85' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1442 [1/1] (0.00ns)   --->   "%sext_ln728_63 = sext i8 %K2_W_V_12_4_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1442 'sext' 'sext_ln728_63' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1443 [1/1] (4.64ns)   --->   "%mul_ln1192_90 = mul i25 %sext_ln728_63, %sext_ln1118_31" [function.cpp:89->lenet.cpp:49]   --->   Operation 1443 'mul' 'mul_ln1192_90' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1444 [1/1] (0.00ns)   --->   "%sext_ln728_64 = sext i9 %K2_W_V_12_5_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1444 'sext' 'sext_ln728_64' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1445 [1/1] (4.64ns)   --->   "%mul_ln1192_91 = mul i25 %sext_ln728_64, %sext_ln1118_32" [function.cpp:89->lenet.cpp:49]   --->   Operation 1445 'mul' 'mul_ln1192_91' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1446 [1/1] (0.00ns)   --->   "%sext_ln728_68 = sext i8 %K2_W_V_13_4_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1446 'sext' 'sext_ln728_68' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1447 [1/1] (4.64ns)   --->   "%mul_ln1192_96 = mul i25 %sext_ln728_68, %sext_ln1118_31" [function.cpp:89->lenet.cpp:49]   --->   Operation 1447 'mul' 'mul_ln1192_96' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln728_69 = sext i9 %K2_W_V_13_5_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1448 'sext' 'sext_ln728_69' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1449 [1/1] (4.64ns)   --->   "%mul_ln1192_97 = mul i25 %sext_ln728_69, %sext_ln1118_32" [function.cpp:89->lenet.cpp:49]   --->   Operation 1449 'mul' 'mul_ln1192_97' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln728_73 = sext i8 %K2_W_V_14_4_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1450 'sext' 'sext_ln728_73' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1451 [1/1] (4.64ns)   --->   "%mul_ln1192_102 = mul i25 %sext_ln728_73, %sext_ln1118_31" [function.cpp:89->lenet.cpp:49]   --->   Operation 1451 'mul' 'mul_ln1192_102' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln728_74 = sext i9 %K2_W_V_14_5_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1452 'sext' 'sext_ln728_74' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1453 [1/1] (4.64ns)   --->   "%mul_ln1192_103 = mul i25 %sext_ln728_74, %sext_ln1118_32" [function.cpp:89->lenet.cpp:49]   --->   Operation 1453 'mul' 'mul_ln1192_103' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1454 [1/1] (0.00ns)   --->   "%sext_ln728_78 = sext i9 %K2_W_V_15_4_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1454 'sext' 'sext_ln728_78' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1455 [1/1] (4.64ns)   --->   "%mul_ln1192_108 = mul i25 %sext_ln728_78, %sext_ln1118_31" [function.cpp:89->lenet.cpp:49]   --->   Operation 1455 'mul' 'mul_ln1192_108' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln728_79 = sext i9 %K2_W_V_15_5_load to i25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1456 'sext' 'sext_ln728_79' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_29 : Operation 1457 [1/1] (4.64ns)   --->   "%mul_ln1192_109 = mul i25 %sext_ln728_79, %sext_ln1118_32" [function.cpp:89->lenet.cpp:49]   --->   Operation 1457 'mul' 'mul_ln1192_109' <Predicate = (!icmp_ln75)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 11> <Delay = 8.00>
ST_30 : Operation 1458 [1/1] (0.00ns)   --->   "%or_ln1265_8 = or i12 %tmp_67_cast, 8" [function.cpp:89->lenet.cpp:49]   --->   Operation 1458 'or' 'or_ln1265_8' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1459 [1/1] (0.00ns)   --->   "%zext_ln1265_21 = zext i12 %or_ln1265_8 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1459 'zext' 'zext_ln1265_21' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1460 [1/1] (0.00ns)   --->   "%C2_out_V_addr_21 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_21" [function.cpp:89->lenet.cpp:49]   --->   Operation 1460 'getelementptr' 'C2_out_V_addr_21' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1461 [1/1] (0.00ns)   --->   "%or_ln1265_9 = or i12 %tmp_67_cast, 9" [function.cpp:89->lenet.cpp:49]   --->   Operation 1461 'or' 'or_ln1265_9' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln1265_22 = zext i12 %or_ln1265_9 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1462 'zext' 'zext_ln1265_22' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1463 [1/1] (0.00ns)   --->   "%C2_out_V_addr_22 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_22" [function.cpp:89->lenet.cpp:49]   --->   Operation 1463 'getelementptr' 'C2_out_V_addr_22' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1464 [1/1] (0.00ns)   --->   "%shl_ln728_33 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_59, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1464 'bitconcatenate' 'shl_ln728_33' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1465 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i25 %mul_ln1192_18 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1465 'sext' 'sext_ln1192_14' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1466 [1/1] (1.74ns)   --->   "%add_ln1192_34 = add i26 %sext_ln1192_14, %shl_ln728_33" [function.cpp:89->lenet.cpp:49]   --->   Operation 1466 'add' 'add_ln1192_34' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1467 [1/1] (0.00ns)   --->   "%tmp_60 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_34, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1467 'partselect' 'tmp_60' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1468 [1/1] (0.00ns)   --->   "%shl_ln728_34 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_60, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1468 'bitconcatenate' 'shl_ln728_34' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1469 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i25 %mul_ln1192_19 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1469 'sext' 'sext_ln1192_15' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1470 [1/1] (1.74ns)   --->   "%add_ln1192_35 = add i26 %sext_ln1192_15, %shl_ln728_34" [function.cpp:89->lenet.cpp:49]   --->   Operation 1470 'add' 'add_ln1192_35' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1471 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_35, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1471 'partselect' 'trunc_ln708_8' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1472 [1/1] (0.00ns)   --->   "%shl_ln728_39 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_64, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1472 'bitconcatenate' 'shl_ln728_39' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1473 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i25 %mul_ln1192_24 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1473 'sext' 'sext_ln1192_20' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1474 [1/1] (1.74ns)   --->   "%add_ln1192_40 = add i26 %sext_ln1192_20, %shl_ln728_39" [function.cpp:89->lenet.cpp:49]   --->   Operation 1474 'add' 'add_ln1192_40' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_65 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_40, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1475 'partselect' 'tmp_65' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1476 [1/1] (0.00ns)   --->   "%shl_ln728_40 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_65, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1476 'bitconcatenate' 'shl_ln728_40' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1477 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i25 %mul_ln1192_25 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1477 'sext' 'sext_ln1192_21' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1478 [1/1] (1.74ns)   --->   "%add_ln1192_41 = add i26 %sext_ln1192_21, %shl_ln728_40" [function.cpp:89->lenet.cpp:49]   --->   Operation 1478 'add' 'add_ln1192_41' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1479 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_41, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1479 'partselect' 'trunc_ln708_9' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1480 [1/1] (0.00ns)   --->   "%shl_ln728_45 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_69, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1480 'bitconcatenate' 'shl_ln728_45' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i25 %mul_ln1192_30 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1481 'sext' 'sext_ln1192_26' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1482 [1/1] (1.74ns)   --->   "%add_ln1192_46 = add i26 %sext_ln1192_26, %shl_ln728_45" [function.cpp:89->lenet.cpp:49]   --->   Operation 1482 'add' 'add_ln1192_46' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1483 [1/1] (0.00ns)   --->   "%tmp_70 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_46, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1483 'partselect' 'tmp_70' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1484 [1/1] (0.00ns)   --->   "%shl_ln728_46 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_70, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1484 'bitconcatenate' 'shl_ln728_46' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i25 %mul_ln1192_31 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1485 'sext' 'sext_ln1192_27' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1486 [1/1] (1.74ns)   --->   "%add_ln1192_47 = add i26 %sext_ln1192_27, %shl_ln728_46" [function.cpp:89->lenet.cpp:49]   --->   Operation 1486 'add' 'add_ln1192_47' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1487 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_47, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1487 'partselect' 'trunc_ln708_10' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1488 [1/1] (0.00ns)   --->   "%shl_ln728_51 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_74, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1488 'bitconcatenate' 'shl_ln728_51' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln1192_34 = sext i25 %mul_ln1192_36 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1489 'sext' 'sext_ln1192_34' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1490 [1/1] (1.74ns)   --->   "%add_ln1192_52 = add i26 %sext_ln1192_34, %shl_ln728_51" [function.cpp:89->lenet.cpp:49]   --->   Operation 1490 'add' 'add_ln1192_52' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1491 [1/1] (0.00ns)   --->   "%tmp_75 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_52, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1491 'partselect' 'tmp_75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1492 [1/1] (0.00ns)   --->   "%shl_ln728_52 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_75, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1492 'bitconcatenate' 'shl_ln728_52' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln1192_35 = sext i25 %mul_ln1192_37 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1493 'sext' 'sext_ln1192_35' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1494 [1/1] (1.74ns)   --->   "%add_ln1192_53 = add i26 %sext_ln1192_35, %shl_ln728_52" [function.cpp:89->lenet.cpp:49]   --->   Operation 1494 'add' 'add_ln1192_53' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1495 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_53, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1495 'partselect' 'trunc_ln708_11' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1496 [1/1] (0.00ns)   --->   "%shl_ln728_56 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_78, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1496 'bitconcatenate' 'shl_ln728_56' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln1192_39 = sext i25 %mul_ln1192_41 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1497 'sext' 'sext_ln1192_39' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1498 [1/1] (1.74ns)   --->   "%add_ln1192_57 = add i26 %sext_ln1192_39, %shl_ln728_56" [function.cpp:89->lenet.cpp:49]   --->   Operation 1498 'add' 'add_ln1192_57' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1499 [1/1] (0.00ns)   --->   "%tmp_79 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_57, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1499 'partselect' 'tmp_79' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1500 [1/1] (0.00ns)   --->   "%shl_ln728_57 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_79, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1500 'bitconcatenate' 'shl_ln728_57' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln1192_40 = sext i25 %mul_ln1192_42 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1501 'sext' 'sext_ln1192_40' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1502 [1/1] (1.74ns)   --->   "%add_ln1192_58 = add i26 %sext_ln1192_40, %shl_ln728_57" [function.cpp:89->lenet.cpp:49]   --->   Operation 1502 'add' 'add_ln1192_58' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_80 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_58, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1503 'partselect' 'tmp_80' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1504 [1/1] (0.00ns)   --->   "%shl_ln728_58 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_80, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1504 'bitconcatenate' 'shl_ln728_58' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1505 [1/1] (0.00ns)   --->   "%sext_ln1192_41 = sext i25 %mul_ln1192_43 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1505 'sext' 'sext_ln1192_41' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1506 [1/1] (1.74ns)   --->   "%add_ln1192_59 = add i26 %sext_ln1192_41, %shl_ln728_58" [function.cpp:89->lenet.cpp:49]   --->   Operation 1506 'add' 'add_ln1192_59' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_59, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1507 'partselect' 'trunc_ln708_12' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1508 [1/1] (0.00ns)   --->   "%shl_ln728_62 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_83, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1508 'bitconcatenate' 'shl_ln728_62' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln1192_45 = sext i25 %mul_ln1192_47 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1509 'sext' 'sext_ln1192_45' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1510 [1/1] (1.74ns)   --->   "%add_ln1192_63 = add i26 %sext_ln1192_45, %shl_ln728_62" [function.cpp:89->lenet.cpp:49]   --->   Operation 1510 'add' 'add_ln1192_63' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1511 [1/1] (0.00ns)   --->   "%tmp_84 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_63, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1511 'partselect' 'tmp_84' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1512 [1/1] (0.00ns)   --->   "%shl_ln728_63 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_84, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1512 'bitconcatenate' 'shl_ln728_63' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1513 [1/1] (0.00ns)   --->   "%sext_ln1192_46 = sext i25 %mul_ln1192_48 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1513 'sext' 'sext_ln1192_46' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1514 [1/1] (1.74ns)   --->   "%add_ln1192_64 = add i26 %sext_ln1192_46, %shl_ln728_63" [function.cpp:89->lenet.cpp:49]   --->   Operation 1514 'add' 'add_ln1192_64' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1515 [1/1] (0.00ns)   --->   "%tmp_85 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_64, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1515 'partselect' 'tmp_85' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1516 [1/1] (0.00ns)   --->   "%shl_ln728_64 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_85, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1516 'bitconcatenate' 'shl_ln728_64' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1517 [1/1] (0.00ns)   --->   "%sext_ln1192_47 = sext i25 %mul_ln1192_49 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1517 'sext' 'sext_ln1192_47' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1518 [1/1] (1.74ns)   --->   "%add_ln1192_65 = add i26 %sext_ln1192_47, %shl_ln728_64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1518 'add' 'add_ln1192_65' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1519 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_65, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1519 'partselect' 'trunc_ln708_13' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1520 [1/2] (2.77ns)   --->   "%C2_out_V_load_18 = load i16* %C2_out_V_addr_19, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1520 'load' 'C2_out_V_load_18' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_30 : Operation 1521 [1/1] (0.00ns)   --->   "%shl_ln728_65 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_18, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1521 'bitconcatenate' 'shl_ln728_65' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1522 [1/1] (0.00ns)   --->   "%sext_ln1192_48 = sext i25 %mul_ln1192_50 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1522 'sext' 'sext_ln1192_48' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1523 [1/1] (1.74ns)   --->   "%add_ln1192_66 = add i26 %sext_ln1192_48, %shl_ln728_65" [function.cpp:89->lenet.cpp:49]   --->   Operation 1523 'add' 'add_ln1192_66' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1524 [1/1] (0.00ns)   --->   "%tmp_86 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_66, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1524 'partselect' 'tmp_86' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1525 [1/1] (0.00ns)   --->   "%shl_ln728_66 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_86, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1525 'bitconcatenate' 'shl_ln728_66' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1526 [1/1] (0.00ns)   --->   "%sext_ln1192_49 = sext i25 %mul_ln1192_51 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1526 'sext' 'sext_ln1192_49' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1527 [1/1] (1.74ns)   --->   "%add_ln1192_67 = add i26 %sext_ln1192_49, %shl_ln728_66" [function.cpp:89->lenet.cpp:49]   --->   Operation 1527 'add' 'add_ln1192_67' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1528 [1/1] (0.00ns)   --->   "%tmp_87 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_67, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1528 'partselect' 'tmp_87' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1529 [1/1] (0.00ns)   --->   "%shl_ln728_67 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_87, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1529 'bitconcatenate' 'shl_ln728_67' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1530 [1/1] (0.00ns)   --->   "%sext_ln1192_50 = sext i25 %mul_ln1192_52 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1530 'sext' 'sext_ln1192_50' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1531 [1/1] (1.74ns)   --->   "%add_ln1192_68 = add i26 %sext_ln1192_50, %shl_ln728_67" [function.cpp:89->lenet.cpp:49]   --->   Operation 1531 'add' 'add_ln1192_68' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1532 [1/1] (0.00ns)   --->   "%tmp_88 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_68, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1532 'partselect' 'tmp_88' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1533 [1/2] (2.77ns)   --->   "%C2_out_V_load_19 = load i16* %C2_out_V_addr_20, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1533 'load' 'C2_out_V_load_19' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_30 : Operation 1534 [1/1] (0.00ns)   --->   "%shl_ln728_71 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_19, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1534 'bitconcatenate' 'shl_ln728_71' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1535 [1/1] (0.00ns)   --->   "%sext_ln1192_54 = sext i25 %mul_ln1192_56 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1535 'sext' 'sext_ln1192_54' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1536 [1/1] (1.74ns)   --->   "%add_ln1192_72 = add i26 %sext_ln1192_54, %shl_ln728_71" [function.cpp:89->lenet.cpp:49]   --->   Operation 1536 'add' 'add_ln1192_72' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1537 [1/1] (0.00ns)   --->   "%tmp_91 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_72, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1537 'partselect' 'tmp_91' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1538 [1/1] (0.00ns)   --->   "%shl_ln728_72 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_91, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1538 'bitconcatenate' 'shl_ln728_72' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1539 [1/1] (0.00ns)   --->   "%sext_ln1192_55 = sext i25 %mul_ln1192_57 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1539 'sext' 'sext_ln1192_55' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1540 [1/1] (1.74ns)   --->   "%add_ln1192_73 = add i26 %sext_ln1192_55, %shl_ln728_72" [function.cpp:89->lenet.cpp:49]   --->   Operation 1540 'add' 'add_ln1192_73' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1541 [1/1] (0.00ns)   --->   "%tmp_92 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_73, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1541 'partselect' 'tmp_92' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1542 [1/1] (0.00ns)   --->   "%shl_ln728_73 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_92, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1542 'bitconcatenate' 'shl_ln728_73' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln1192_56 = sext i25 %mul_ln1192_58 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1543 'sext' 'sext_ln1192_56' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1544 [1/1] (1.74ns)   --->   "%add_ln1192_74 = add i26 %sext_ln1192_56, %shl_ln728_73" [function.cpp:89->lenet.cpp:49]   --->   Operation 1544 'add' 'add_ln1192_74' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1545 [1/1] (0.00ns)   --->   "%tmp_93 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_74, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1545 'partselect' 'tmp_93' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_30 : Operation 1546 [2/2] (2.77ns)   --->   "%C2_out_V_load_20 = load i16* %C2_out_V_addr_21, align 16" [function.cpp:89->lenet.cpp:49]   --->   Operation 1546 'load' 'C2_out_V_load_20' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_30 : Operation 1547 [2/2] (2.77ns)   --->   "%C2_out_V_load_21 = load i16* %C2_out_V_addr_22, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1547 'load' 'C2_out_V_load_21' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 31 <SV = 12> <Delay = 8.00>
ST_31 : Operation 1548 [1/1] (0.00ns)   --->   "%or_ln1265_10 = or i12 %tmp_67_cast, 10" [function.cpp:89->lenet.cpp:49]   --->   Operation 1548 'or' 'or_ln1265_10' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1549 [1/1] (0.00ns)   --->   "%zext_ln1265_23 = zext i12 %or_ln1265_10 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1549 'zext' 'zext_ln1265_23' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1550 [1/1] (0.00ns)   --->   "%C2_out_V_addr_23 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_23" [function.cpp:89->lenet.cpp:49]   --->   Operation 1550 'getelementptr' 'C2_out_V_addr_23' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1551 [1/1] (0.00ns)   --->   "%or_ln1265_11 = or i12 %tmp_67_cast, 11" [function.cpp:89->lenet.cpp:49]   --->   Operation 1551 'or' 'or_ln1265_11' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln1265_24 = zext i12 %or_ln1265_11 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1552 'zext' 'zext_ln1265_24' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1553 [1/1] (0.00ns)   --->   "%C2_out_V_addr_24 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_24" [function.cpp:89->lenet.cpp:49]   --->   Operation 1553 'getelementptr' 'C2_out_V_addr_24' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1554 [1/1] (0.00ns)   --->   "%shl_ln728_68 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_88, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1554 'bitconcatenate' 'shl_ln728_68' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln1192_51 = sext i25 %mul_ln1192_53 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1555 'sext' 'sext_ln1192_51' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1556 [1/1] (1.74ns)   --->   "%add_ln1192_69 = add i26 %sext_ln1192_51, %shl_ln728_68" [function.cpp:89->lenet.cpp:49]   --->   Operation 1556 'add' 'add_ln1192_69' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1557 [1/1] (0.00ns)   --->   "%tmp_89 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_69, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1557 'partselect' 'tmp_89' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1558 [1/1] (0.00ns)   --->   "%shl_ln728_69 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_89, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1558 'bitconcatenate' 'shl_ln728_69' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1559 [1/1] (0.00ns)   --->   "%sext_ln1192_52 = sext i25 %mul_ln1192_54 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1559 'sext' 'sext_ln1192_52' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1560 [1/1] (1.74ns)   --->   "%add_ln1192_70 = add i26 %sext_ln1192_52, %shl_ln728_69" [function.cpp:89->lenet.cpp:49]   --->   Operation 1560 'add' 'add_ln1192_70' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1561 [1/1] (0.00ns)   --->   "%tmp_90 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_70, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1561 'partselect' 'tmp_90' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1562 [1/1] (0.00ns)   --->   "%shl_ln728_70 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_90, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1562 'bitconcatenate' 'shl_ln728_70' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1563 [1/1] (0.00ns)   --->   "%sext_ln1192_53 = sext i25 %mul_ln1192_55 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1563 'sext' 'sext_ln1192_53' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1564 [1/1] (1.74ns)   --->   "%add_ln1192_71 = add i26 %sext_ln1192_53, %shl_ln728_70" [function.cpp:89->lenet.cpp:49]   --->   Operation 1564 'add' 'add_ln1192_71' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1565 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_71, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1565 'partselect' 'trunc_ln708_14' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1566 [1/1] (0.00ns)   --->   "%shl_ln728_74 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_93, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1566 'bitconcatenate' 'shl_ln728_74' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1567 [1/1] (0.00ns)   --->   "%sext_ln1192_57 = sext i25 %mul_ln1192_59 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1567 'sext' 'sext_ln1192_57' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1568 [1/1] (1.74ns)   --->   "%add_ln1192_75 = add i26 %sext_ln1192_57, %shl_ln728_74" [function.cpp:89->lenet.cpp:49]   --->   Operation 1568 'add' 'add_ln1192_75' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1569 [1/1] (0.00ns)   --->   "%tmp_94 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_75, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1569 'partselect' 'tmp_94' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1570 [1/1] (0.00ns)   --->   "%shl_ln728_75 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_94, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1570 'bitconcatenate' 'shl_ln728_75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln1192_58 = sext i25 %mul_ln1192_60 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1571 'sext' 'sext_ln1192_58' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1572 [1/1] (1.74ns)   --->   "%add_ln1192_76 = add i26 %sext_ln1192_58, %shl_ln728_75" [function.cpp:89->lenet.cpp:49]   --->   Operation 1572 'add' 'add_ln1192_76' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1573 [1/1] (0.00ns)   --->   "%tmp_95 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_76, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1573 'partselect' 'tmp_95' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1574 [1/1] (0.00ns)   --->   "%shl_ln728_76 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_95, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1574 'bitconcatenate' 'shl_ln728_76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1575 [1/1] (0.00ns)   --->   "%sext_ln1192_59 = sext i25 %mul_ln1192_61 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1575 'sext' 'sext_ln1192_59' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1576 [1/1] (1.74ns)   --->   "%add_ln1192_77 = add i26 %sext_ln1192_59, %shl_ln728_76" [function.cpp:89->lenet.cpp:49]   --->   Operation 1576 'add' 'add_ln1192_77' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1577 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_77, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1577 'partselect' 'trunc_ln708_15' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1578 [1/2] (2.77ns)   --->   "%C2_out_V_load_20 = load i16* %C2_out_V_addr_21, align 16" [function.cpp:89->lenet.cpp:49]   --->   Operation 1578 'load' 'C2_out_V_load_20' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_31 : Operation 1579 [1/1] (0.00ns)   --->   "%shl_ln728_77 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_20, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1579 'bitconcatenate' 'shl_ln728_77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln1192_60 = sext i25 %mul_ln1192_62 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1580 'sext' 'sext_ln1192_60' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1581 [1/1] (1.74ns)   --->   "%add_ln1192_78 = add i26 %sext_ln1192_60, %shl_ln728_77" [function.cpp:89->lenet.cpp:49]   --->   Operation 1581 'add' 'add_ln1192_78' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1582 [1/1] (0.00ns)   --->   "%tmp_96 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_78, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1582 'partselect' 'tmp_96' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1583 [1/1] (0.00ns)   --->   "%shl_ln728_78 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_96, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1583 'bitconcatenate' 'shl_ln728_78' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1584 [1/1] (0.00ns)   --->   "%sext_ln1192_61 = sext i25 %mul_ln1192_63 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1584 'sext' 'sext_ln1192_61' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1585 [1/1] (1.74ns)   --->   "%add_ln1192_79 = add i26 %sext_ln1192_61, %shl_ln728_78" [function.cpp:89->lenet.cpp:49]   --->   Operation 1585 'add' 'add_ln1192_79' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_97 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_79, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1586 'partselect' 'tmp_97' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1587 [1/1] (0.00ns)   --->   "%shl_ln728_79 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_97, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1587 'bitconcatenate' 'shl_ln728_79' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1588 [1/1] (0.00ns)   --->   "%sext_ln1192_62 = sext i25 %mul_ln1192_64 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1588 'sext' 'sext_ln1192_62' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1589 [1/1] (1.74ns)   --->   "%add_ln1192_80 = add i26 %sext_ln1192_62, %shl_ln728_79" [function.cpp:89->lenet.cpp:49]   --->   Operation 1589 'add' 'add_ln1192_80' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1590 [1/1] (0.00ns)   --->   "%tmp_98 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_80, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1590 'partselect' 'tmp_98' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1591 [1/2] (2.77ns)   --->   "%C2_out_V_load_21 = load i16* %C2_out_V_addr_22, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1591 'load' 'C2_out_V_load_21' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_31 : Operation 1592 [1/1] (0.00ns)   --->   "%shl_ln728_83 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_21, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1592 'bitconcatenate' 'shl_ln728_83' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln1192_66 = sext i25 %mul_ln1192_68 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1593 'sext' 'sext_ln1192_66' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1594 [1/1] (1.74ns)   --->   "%add_ln1192_84 = add i26 %sext_ln1192_66, %shl_ln728_83" [function.cpp:89->lenet.cpp:49]   --->   Operation 1594 'add' 'add_ln1192_84' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1595 [1/1] (0.00ns)   --->   "%tmp_101 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_84, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1595 'partselect' 'tmp_101' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1596 [1/1] (0.00ns)   --->   "%shl_ln728_84 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_101, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1596 'bitconcatenate' 'shl_ln728_84' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1597 [1/1] (0.00ns)   --->   "%sext_ln1192_67 = sext i25 %mul_ln1192_69 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1597 'sext' 'sext_ln1192_67' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1598 [1/1] (1.74ns)   --->   "%add_ln1192_85 = add i26 %sext_ln1192_67, %shl_ln728_84" [function.cpp:89->lenet.cpp:49]   --->   Operation 1598 'add' 'add_ln1192_85' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1599 [1/1] (0.00ns)   --->   "%tmp_102 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_85, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1599 'partselect' 'tmp_102' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1600 [1/1] (0.00ns)   --->   "%shl_ln728_85 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_102, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1600 'bitconcatenate' 'shl_ln728_85' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1601 [1/1] (0.00ns)   --->   "%sext_ln1192_68 = sext i25 %mul_ln1192_70 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1601 'sext' 'sext_ln1192_68' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1602 [1/1] (1.74ns)   --->   "%add_ln1192_86 = add i26 %sext_ln1192_68, %shl_ln728_85" [function.cpp:89->lenet.cpp:49]   --->   Operation 1602 'add' 'add_ln1192_86' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1603 [1/1] (0.00ns)   --->   "%tmp_103 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_86, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1603 'partselect' 'tmp_103' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_31 : Operation 1604 [2/2] (2.77ns)   --->   "%C2_out_V_load_22 = load i16* %C2_out_V_addr_23, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1604 'load' 'C2_out_V_load_22' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_31 : Operation 1605 [2/2] (2.77ns)   --->   "%C2_out_V_load_23 = load i16* %C2_out_V_addr_24, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1605 'load' 'C2_out_V_load_23' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 32 <SV = 13> <Delay = 8.00>
ST_32 : Operation 1606 [1/1] (0.00ns)   --->   "%or_ln1265_12 = or i12 %tmp_67_cast, 12" [function.cpp:89->lenet.cpp:49]   --->   Operation 1606 'or' 'or_ln1265_12' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1607 [1/1] (0.00ns)   --->   "%zext_ln1265_25 = zext i12 %or_ln1265_12 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1607 'zext' 'zext_ln1265_25' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1608 [1/1] (0.00ns)   --->   "%C2_out_V_addr_25 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_25" [function.cpp:89->lenet.cpp:49]   --->   Operation 1608 'getelementptr' 'C2_out_V_addr_25' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1609 [1/1] (0.00ns)   --->   "%or_ln1265_13 = or i12 %tmp_67_cast, 13" [function.cpp:89->lenet.cpp:49]   --->   Operation 1609 'or' 'or_ln1265_13' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1610 [1/1] (0.00ns)   --->   "%zext_ln1265_26 = zext i12 %or_ln1265_13 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1610 'zext' 'zext_ln1265_26' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1611 [1/1] (0.00ns)   --->   "%C2_out_V_addr_26 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1611 'getelementptr' 'C2_out_V_addr_26' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1612 [1/1] (0.00ns)   --->   "%shl_ln728_80 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_98, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1612 'bitconcatenate' 'shl_ln728_80' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1613 [1/1] (0.00ns)   --->   "%sext_ln1192_63 = sext i25 %mul_ln1192_65 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1613 'sext' 'sext_ln1192_63' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1614 [1/1] (1.74ns)   --->   "%add_ln1192_81 = add i26 %sext_ln1192_63, %shl_ln728_80" [function.cpp:89->lenet.cpp:49]   --->   Operation 1614 'add' 'add_ln1192_81' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1615 [1/1] (0.00ns)   --->   "%tmp_99 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_81, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1615 'partselect' 'tmp_99' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1616 [1/1] (0.00ns)   --->   "%shl_ln728_81 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_99, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1616 'bitconcatenate' 'shl_ln728_81' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln1192_64 = sext i25 %mul_ln1192_66 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1617 'sext' 'sext_ln1192_64' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1618 [1/1] (1.74ns)   --->   "%add_ln1192_82 = add i26 %sext_ln1192_64, %shl_ln728_81" [function.cpp:89->lenet.cpp:49]   --->   Operation 1618 'add' 'add_ln1192_82' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1619 [1/1] (0.00ns)   --->   "%tmp_100 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_82, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1619 'partselect' 'tmp_100' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1620 [1/1] (0.00ns)   --->   "%shl_ln728_82 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_100, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1620 'bitconcatenate' 'shl_ln728_82' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1621 [1/1] (0.00ns)   --->   "%sext_ln1192_65 = sext i25 %mul_ln1192_67 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1621 'sext' 'sext_ln1192_65' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1622 [1/1] (1.74ns)   --->   "%add_ln1192_83 = add i26 %sext_ln1192_65, %shl_ln728_82" [function.cpp:89->lenet.cpp:49]   --->   Operation 1622 'add' 'add_ln1192_83' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1623 [1/1] (0.00ns)   --->   "%trunc_ln708_16 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_83, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1623 'partselect' 'trunc_ln708_16' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1624 [1/1] (0.00ns)   --->   "%shl_ln728_86 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_103, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1624 'bitconcatenate' 'shl_ln728_86' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1625 [1/1] (0.00ns)   --->   "%sext_ln1192_69 = sext i25 %mul_ln1192_71 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1625 'sext' 'sext_ln1192_69' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1626 [1/1] (1.74ns)   --->   "%add_ln1192_87 = add i26 %sext_ln1192_69, %shl_ln728_86" [function.cpp:89->lenet.cpp:49]   --->   Operation 1626 'add' 'add_ln1192_87' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1627 [1/1] (0.00ns)   --->   "%tmp_104 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_87, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1627 'partselect' 'tmp_104' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1628 [1/1] (0.00ns)   --->   "%shl_ln728_87 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_104, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1628 'bitconcatenate' 'shl_ln728_87' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln1192_70 = sext i25 %mul_ln1192_72 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1629 'sext' 'sext_ln1192_70' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1630 [1/1] (1.74ns)   --->   "%add_ln1192_88 = add i26 %sext_ln1192_70, %shl_ln728_87" [function.cpp:89->lenet.cpp:49]   --->   Operation 1630 'add' 'add_ln1192_88' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1631 [1/1] (0.00ns)   --->   "%tmp_105 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_88, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1631 'partselect' 'tmp_105' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1632 [1/1] (0.00ns)   --->   "%shl_ln728_88 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_105, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1632 'bitconcatenate' 'shl_ln728_88' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1633 [1/1] (0.00ns)   --->   "%sext_ln1192_71 = sext i25 %mul_ln1192_73 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1633 'sext' 'sext_ln1192_71' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1634 [1/1] (1.74ns)   --->   "%add_ln1192_89 = add i26 %sext_ln1192_71, %shl_ln728_88" [function.cpp:89->lenet.cpp:49]   --->   Operation 1634 'add' 'add_ln1192_89' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1635 [1/1] (0.00ns)   --->   "%trunc_ln708_17 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_89, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1635 'partselect' 'trunc_ln708_17' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1636 [1/2] (2.77ns)   --->   "%C2_out_V_load_22 = load i16* %C2_out_V_addr_23, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1636 'load' 'C2_out_V_load_22' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_32 : Operation 1637 [1/1] (0.00ns)   --->   "%shl_ln728_89 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_22, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1637 'bitconcatenate' 'shl_ln728_89' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1638 [1/1] (0.00ns)   --->   "%sext_ln1192_72 = sext i25 %mul_ln1192_74 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1638 'sext' 'sext_ln1192_72' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1639 [1/1] (1.74ns)   --->   "%add_ln1192_90 = add i26 %sext_ln1192_72, %shl_ln728_89" [function.cpp:89->lenet.cpp:49]   --->   Operation 1639 'add' 'add_ln1192_90' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1640 [1/1] (0.00ns)   --->   "%tmp_106 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_90, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1640 'partselect' 'tmp_106' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1641 [1/1] (0.00ns)   --->   "%shl_ln728_90 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_106, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1641 'bitconcatenate' 'shl_ln728_90' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln1192_73 = sext i25 %mul_ln1192_75 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1642 'sext' 'sext_ln1192_73' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1643 [1/1] (1.74ns)   --->   "%add_ln1192_91 = add i26 %sext_ln1192_73, %shl_ln728_90" [function.cpp:89->lenet.cpp:49]   --->   Operation 1643 'add' 'add_ln1192_91' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1644 [1/1] (0.00ns)   --->   "%tmp_107 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_91, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1644 'partselect' 'tmp_107' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1645 [1/1] (0.00ns)   --->   "%shl_ln728_91 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_107, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1645 'bitconcatenate' 'shl_ln728_91' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1646 [1/1] (0.00ns)   --->   "%sext_ln1192_74 = sext i25 %mul_ln1192_76 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1646 'sext' 'sext_ln1192_74' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1647 [1/1] (1.74ns)   --->   "%add_ln1192_92 = add i26 %sext_ln1192_74, %shl_ln728_91" [function.cpp:89->lenet.cpp:49]   --->   Operation 1647 'add' 'add_ln1192_92' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1648 [1/1] (0.00ns)   --->   "%tmp_108 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_92, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1648 'partselect' 'tmp_108' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1649 [1/2] (2.77ns)   --->   "%C2_out_V_load_23 = load i16* %C2_out_V_addr_24, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1649 'load' 'C2_out_V_load_23' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_32 : Operation 1650 [1/1] (0.00ns)   --->   "%shl_ln728_95 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_23, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1650 'bitconcatenate' 'shl_ln728_95' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1651 [1/1] (0.00ns)   --->   "%sext_ln1192_78 = sext i25 %mul_ln1192_80 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1651 'sext' 'sext_ln1192_78' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1652 [1/1] (1.74ns)   --->   "%add_ln1192_96 = add i26 %sext_ln1192_78, %shl_ln728_95" [function.cpp:89->lenet.cpp:49]   --->   Operation 1652 'add' 'add_ln1192_96' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1653 [1/1] (0.00ns)   --->   "%tmp_111 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_96, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1653 'partselect' 'tmp_111' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1654 [1/1] (0.00ns)   --->   "%shl_ln728_96 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_111, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1654 'bitconcatenate' 'shl_ln728_96' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1655 [1/1] (0.00ns)   --->   "%sext_ln1192_79 = sext i25 %mul_ln1192_81 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1655 'sext' 'sext_ln1192_79' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1656 [1/1] (1.74ns)   --->   "%add_ln1192_97 = add i26 %sext_ln1192_79, %shl_ln728_96" [function.cpp:89->lenet.cpp:49]   --->   Operation 1656 'add' 'add_ln1192_97' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1657 [1/1] (0.00ns)   --->   "%tmp_112 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_97, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1657 'partselect' 'tmp_112' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1658 [1/1] (0.00ns)   --->   "%shl_ln728_97 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_112, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1658 'bitconcatenate' 'shl_ln728_97' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1659 [1/1] (0.00ns)   --->   "%sext_ln1192_80 = sext i25 %mul_ln1192_82 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1659 'sext' 'sext_ln1192_80' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1660 [1/1] (1.74ns)   --->   "%add_ln1192_98 = add i26 %sext_ln1192_80, %shl_ln728_97" [function.cpp:89->lenet.cpp:49]   --->   Operation 1660 'add' 'add_ln1192_98' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1661 [1/1] (0.00ns)   --->   "%tmp_113 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_98, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1661 'partselect' 'tmp_113' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_32 : Operation 1662 [2/2] (2.77ns)   --->   "%C2_out_V_load_24 = load i16* %C2_out_V_addr_25, align 8" [function.cpp:89->lenet.cpp:49]   --->   Operation 1662 'load' 'C2_out_V_load_24' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_32 : Operation 1663 [2/2] (2.77ns)   --->   "%C2_out_V_load_25 = load i16* %C2_out_V_addr_26, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1663 'load' 'C2_out_V_load_25' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 33 <SV = 14> <Delay = 8.00>
ST_33 : Operation 1664 [1/1] (0.00ns)   --->   "%or_ln1265_14 = or i12 %tmp_67_cast, 14" [function.cpp:89->lenet.cpp:49]   --->   Operation 1664 'or' 'or_ln1265_14' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1665 [1/1] (0.00ns)   --->   "%zext_ln1265_27 = zext i12 %or_ln1265_14 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1665 'zext' 'zext_ln1265_27' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1666 [1/1] (0.00ns)   --->   "%C2_out_V_addr_27 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_27" [function.cpp:89->lenet.cpp:49]   --->   Operation 1666 'getelementptr' 'C2_out_V_addr_27' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1667 [1/1] (0.00ns)   --->   "%or_ln1265_15 = or i12 %tmp_67_cast, 15" [function.cpp:89->lenet.cpp:49]   --->   Operation 1667 'or' 'or_ln1265_15' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1668 [1/1] (0.00ns)   --->   "%zext_ln1265_28 = zext i12 %or_ln1265_15 to i64" [function.cpp:89->lenet.cpp:49]   --->   Operation 1668 'zext' 'zext_ln1265_28' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1669 [1/1] (0.00ns)   --->   "%C2_out_V_addr_28 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_28" [function.cpp:89->lenet.cpp:49]   --->   Operation 1669 'getelementptr' 'C2_out_V_addr_28' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1670 [1/1] (0.00ns)   --->   "%shl_ln728_92 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_108, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1670 'bitconcatenate' 'shl_ln728_92' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1671 [1/1] (0.00ns)   --->   "%sext_ln1192_75 = sext i25 %mul_ln1192_77 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1671 'sext' 'sext_ln1192_75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1672 [1/1] (1.74ns)   --->   "%add_ln1192_93 = add i26 %sext_ln1192_75, %shl_ln728_92" [function.cpp:89->lenet.cpp:49]   --->   Operation 1672 'add' 'add_ln1192_93' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1673 [1/1] (0.00ns)   --->   "%tmp_109 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_93, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1673 'partselect' 'tmp_109' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1674 [1/1] (0.00ns)   --->   "%shl_ln728_93 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_109, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1674 'bitconcatenate' 'shl_ln728_93' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1675 [1/1] (0.00ns)   --->   "%sext_ln1192_76 = sext i25 %mul_ln1192_78 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1675 'sext' 'sext_ln1192_76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1676 [1/1] (1.74ns)   --->   "%add_ln1192_94 = add i26 %sext_ln1192_76, %shl_ln728_93" [function.cpp:89->lenet.cpp:49]   --->   Operation 1676 'add' 'add_ln1192_94' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1677 [1/1] (0.00ns)   --->   "%tmp_110 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_94, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1677 'partselect' 'tmp_110' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1678 [1/1] (0.00ns)   --->   "%shl_ln728_94 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_110, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1678 'bitconcatenate' 'shl_ln728_94' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1679 [1/1] (0.00ns)   --->   "%sext_ln1192_77 = sext i25 %mul_ln1192_79 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1679 'sext' 'sext_ln1192_77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1680 [1/1] (1.74ns)   --->   "%add_ln1192_95 = add i26 %sext_ln1192_77, %shl_ln728_94" [function.cpp:89->lenet.cpp:49]   --->   Operation 1680 'add' 'add_ln1192_95' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1681 [1/1] (0.00ns)   --->   "%trunc_ln708_18 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_95, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1681 'partselect' 'trunc_ln708_18' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1682 [1/1] (0.00ns)   --->   "%shl_ln728_98 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_113, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1682 'bitconcatenate' 'shl_ln728_98' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1683 [1/1] (0.00ns)   --->   "%sext_ln1192_81 = sext i25 %mul_ln1192_83 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1683 'sext' 'sext_ln1192_81' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1684 [1/1] (1.74ns)   --->   "%add_ln1192_99 = add i26 %sext_ln1192_81, %shl_ln728_98" [function.cpp:89->lenet.cpp:49]   --->   Operation 1684 'add' 'add_ln1192_99' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1685 [1/1] (0.00ns)   --->   "%tmp_114 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_99, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1685 'partselect' 'tmp_114' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1686 [1/1] (0.00ns)   --->   "%shl_ln728_99 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_114, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1686 'bitconcatenate' 'shl_ln728_99' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1687 [1/1] (0.00ns)   --->   "%sext_ln1192_82 = sext i25 %mul_ln1192_84 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1687 'sext' 'sext_ln1192_82' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1688 [1/1] (1.74ns)   --->   "%add_ln1192_100 = add i26 %sext_ln1192_82, %shl_ln728_99" [function.cpp:89->lenet.cpp:49]   --->   Operation 1688 'add' 'add_ln1192_100' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1689 [1/1] (0.00ns)   --->   "%tmp_115 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_100, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1689 'partselect' 'tmp_115' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1690 [1/1] (0.00ns)   --->   "%shl_ln728_100 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_115, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1690 'bitconcatenate' 'shl_ln728_100' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln1192_83 = sext i25 %mul_ln1192_85 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1691 'sext' 'sext_ln1192_83' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1692 [1/1] (1.74ns)   --->   "%add_ln1192_101 = add i26 %sext_ln1192_83, %shl_ln728_100" [function.cpp:89->lenet.cpp:49]   --->   Operation 1692 'add' 'add_ln1192_101' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1693 [1/1] (0.00ns)   --->   "%trunc_ln708_19 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_101, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1693 'partselect' 'trunc_ln708_19' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1694 [1/2] (2.77ns)   --->   "%C2_out_V_load_24 = load i16* %C2_out_V_addr_25, align 8" [function.cpp:89->lenet.cpp:49]   --->   Operation 1694 'load' 'C2_out_V_load_24' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 1695 [1/1] (0.00ns)   --->   "%shl_ln728_101 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_24, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1695 'bitconcatenate' 'shl_ln728_101' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln1192_84 = sext i25 %mul_ln1192_86 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1696 'sext' 'sext_ln1192_84' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1697 [1/1] (1.74ns)   --->   "%add_ln1192_102 = add i26 %sext_ln1192_84, %shl_ln728_101" [function.cpp:89->lenet.cpp:49]   --->   Operation 1697 'add' 'add_ln1192_102' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp_116 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_102, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1698 'partselect' 'tmp_116' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1699 [1/1] (0.00ns)   --->   "%shl_ln728_102 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_116, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1699 'bitconcatenate' 'shl_ln728_102' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1700 [1/1] (0.00ns)   --->   "%sext_ln1192_85 = sext i25 %mul_ln1192_87 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1700 'sext' 'sext_ln1192_85' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1701 [1/1] (1.74ns)   --->   "%add_ln1192_103 = add i26 %sext_ln1192_85, %shl_ln728_102" [function.cpp:89->lenet.cpp:49]   --->   Operation 1701 'add' 'add_ln1192_103' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1702 [1/1] (0.00ns)   --->   "%tmp_117 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_103, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1702 'partselect' 'tmp_117' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1703 [1/1] (0.00ns)   --->   "%shl_ln728_103 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_117, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1703 'bitconcatenate' 'shl_ln728_103' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln1192_86 = sext i25 %mul_ln1192_88 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1704 'sext' 'sext_ln1192_86' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1705 [1/1] (1.74ns)   --->   "%add_ln1192_104 = add i26 %sext_ln1192_86, %shl_ln728_103" [function.cpp:89->lenet.cpp:49]   --->   Operation 1705 'add' 'add_ln1192_104' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1706 [1/1] (0.00ns)   --->   "%tmp_118 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_104, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1706 'partselect' 'tmp_118' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1707 [1/2] (2.77ns)   --->   "%C2_out_V_load_25 = load i16* %C2_out_V_addr_26, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1707 'load' 'C2_out_V_load_25' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 1708 [1/1] (0.00ns)   --->   "%shl_ln728_107 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_25, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1708 'bitconcatenate' 'shl_ln728_107' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1709 [1/1] (0.00ns)   --->   "%sext_ln1192_90 = sext i25 %mul_ln1192_92 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1709 'sext' 'sext_ln1192_90' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1710 [1/1] (1.74ns)   --->   "%add_ln1192_108 = add i26 %sext_ln1192_90, %shl_ln728_107" [function.cpp:89->lenet.cpp:49]   --->   Operation 1710 'add' 'add_ln1192_108' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1711 [1/1] (0.00ns)   --->   "%tmp_121 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_108, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1711 'partselect' 'tmp_121' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1712 [1/1] (0.00ns)   --->   "%shl_ln728_108 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_121, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1712 'bitconcatenate' 'shl_ln728_108' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1713 [1/1] (0.00ns)   --->   "%sext_ln1192_91 = sext i25 %mul_ln1192_93 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1713 'sext' 'sext_ln1192_91' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1714 [1/1] (1.74ns)   --->   "%add_ln1192_109 = add i26 %sext_ln1192_91, %shl_ln728_108" [function.cpp:89->lenet.cpp:49]   --->   Operation 1714 'add' 'add_ln1192_109' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1715 [1/1] (0.00ns)   --->   "%tmp_122 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_109, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1715 'partselect' 'tmp_122' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1716 [1/1] (0.00ns)   --->   "%shl_ln728_109 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_122, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1716 'bitconcatenate' 'shl_ln728_109' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1717 [1/1] (0.00ns)   --->   "%sext_ln1192_92 = sext i25 %mul_ln1192_94 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1717 'sext' 'sext_ln1192_92' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1718 [1/1] (1.74ns)   --->   "%add_ln1192_110 = add i26 %sext_ln1192_92, %shl_ln728_109" [function.cpp:89->lenet.cpp:49]   --->   Operation 1718 'add' 'add_ln1192_110' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1719 [1/1] (0.00ns)   --->   "%tmp_123 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_110, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1719 'partselect' 'tmp_123' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_33 : Operation 1720 [2/2] (2.77ns)   --->   "%C2_out_V_load_26 = load i16* %C2_out_V_addr_27, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1720 'load' 'C2_out_V_load_26' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 1721 [2/2] (2.77ns)   --->   "%C2_out_V_load_27 = load i16* %C2_out_V_addr_28, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1721 'load' 'C2_out_V_load_27' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 34 <SV = 15> <Delay = 8.00>
ST_34 : Operation 1722 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_8, i16* %C2_out_V_addr_13, align 16" [function.cpp:89->lenet.cpp:49]   --->   Operation 1722 'store' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_34 : Operation 1723 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_9, i16* %C2_out_V_addr_14, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1723 'store' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_34 : Operation 1724 [1/1] (0.00ns)   --->   "%shl_ln728_104 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_118, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1724 'bitconcatenate' 'shl_ln728_104' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1725 [1/1] (0.00ns)   --->   "%sext_ln1192_87 = sext i25 %mul_ln1192_89 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1725 'sext' 'sext_ln1192_87' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1726 [1/1] (1.74ns)   --->   "%add_ln1192_105 = add i26 %sext_ln1192_87, %shl_ln728_104" [function.cpp:89->lenet.cpp:49]   --->   Operation 1726 'add' 'add_ln1192_105' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1727 [1/1] (0.00ns)   --->   "%tmp_119 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_105, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1727 'partselect' 'tmp_119' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1728 [1/1] (0.00ns)   --->   "%shl_ln728_105 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_119, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1728 'bitconcatenate' 'shl_ln728_105' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1729 [1/1] (0.00ns)   --->   "%sext_ln1192_88 = sext i25 %mul_ln1192_90 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1729 'sext' 'sext_ln1192_88' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1730 [1/1] (1.74ns)   --->   "%add_ln1192_106 = add i26 %sext_ln1192_88, %shl_ln728_105" [function.cpp:89->lenet.cpp:49]   --->   Operation 1730 'add' 'add_ln1192_106' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1731 [1/1] (0.00ns)   --->   "%tmp_120 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_106, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1731 'partselect' 'tmp_120' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1732 [1/1] (0.00ns)   --->   "%shl_ln728_106 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_120, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1732 'bitconcatenate' 'shl_ln728_106' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1733 [1/1] (0.00ns)   --->   "%sext_ln1192_89 = sext i25 %mul_ln1192_91 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1733 'sext' 'sext_ln1192_89' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1734 [1/1] (1.74ns)   --->   "%add_ln1192_107 = add i26 %sext_ln1192_89, %shl_ln728_106" [function.cpp:89->lenet.cpp:49]   --->   Operation 1734 'add' 'add_ln1192_107' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1735 [1/1] (0.00ns)   --->   "%trunc_ln708_20 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_107, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1735 'partselect' 'trunc_ln708_20' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1736 [1/1] (0.00ns)   --->   "%shl_ln728_110 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_123, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1736 'bitconcatenate' 'shl_ln728_110' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1737 [1/1] (0.00ns)   --->   "%sext_ln1192_93 = sext i25 %mul_ln1192_95 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1737 'sext' 'sext_ln1192_93' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1738 [1/1] (1.74ns)   --->   "%add_ln1192_111 = add i26 %sext_ln1192_93, %shl_ln728_110" [function.cpp:89->lenet.cpp:49]   --->   Operation 1738 'add' 'add_ln1192_111' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1739 [1/1] (0.00ns)   --->   "%tmp_124 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_111, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1739 'partselect' 'tmp_124' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1740 [1/1] (0.00ns)   --->   "%shl_ln728_111 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_124, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1740 'bitconcatenate' 'shl_ln728_111' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1741 [1/1] (0.00ns)   --->   "%sext_ln1192_94 = sext i25 %mul_ln1192_96 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1741 'sext' 'sext_ln1192_94' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1742 [1/1] (1.74ns)   --->   "%add_ln1192_112 = add i26 %sext_ln1192_94, %shl_ln728_111" [function.cpp:89->lenet.cpp:49]   --->   Operation 1742 'add' 'add_ln1192_112' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1743 [1/1] (0.00ns)   --->   "%tmp_125 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_112, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1743 'partselect' 'tmp_125' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1744 [1/1] (0.00ns)   --->   "%shl_ln728_112 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_125, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1744 'bitconcatenate' 'shl_ln728_112' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1745 [1/1] (0.00ns)   --->   "%sext_ln1192_95 = sext i25 %mul_ln1192_97 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1745 'sext' 'sext_ln1192_95' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1746 [1/1] (1.74ns)   --->   "%add_ln1192_113 = add i26 %sext_ln1192_95, %shl_ln728_112" [function.cpp:89->lenet.cpp:49]   --->   Operation 1746 'add' 'add_ln1192_113' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1747 [1/1] (0.00ns)   --->   "%trunc_ln708_21 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_113, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1747 'partselect' 'trunc_ln708_21' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1748 [1/2] (2.77ns)   --->   "%C2_out_V_load_26 = load i16* %C2_out_V_addr_27, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1748 'load' 'C2_out_V_load_26' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_34 : Operation 1749 [1/1] (0.00ns)   --->   "%shl_ln728_113 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_26, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1749 'bitconcatenate' 'shl_ln728_113' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln1192_96 = sext i25 %mul_ln1192_98 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1750 'sext' 'sext_ln1192_96' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1751 [1/1] (1.74ns)   --->   "%add_ln1192_114 = add i26 %sext_ln1192_96, %shl_ln728_113" [function.cpp:89->lenet.cpp:49]   --->   Operation 1751 'add' 'add_ln1192_114' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1752 [1/1] (0.00ns)   --->   "%tmp_126 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_114, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1752 'partselect' 'tmp_126' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1753 [1/1] (0.00ns)   --->   "%shl_ln728_114 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_126, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1753 'bitconcatenate' 'shl_ln728_114' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1754 [1/1] (0.00ns)   --->   "%sext_ln1192_97 = sext i25 %mul_ln1192_99 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1754 'sext' 'sext_ln1192_97' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1755 [1/1] (1.74ns)   --->   "%add_ln1192_115 = add i26 %sext_ln1192_97, %shl_ln728_114" [function.cpp:89->lenet.cpp:49]   --->   Operation 1755 'add' 'add_ln1192_115' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1756 [1/1] (0.00ns)   --->   "%tmp_127 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_115, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1756 'partselect' 'tmp_127' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1757 [1/1] (0.00ns)   --->   "%shl_ln728_115 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_127, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1757 'bitconcatenate' 'shl_ln728_115' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln1192_98 = sext i25 %mul_ln1192_100 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1758 'sext' 'sext_ln1192_98' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1759 [1/1] (1.74ns)   --->   "%add_ln1192_116 = add i26 %sext_ln1192_98, %shl_ln728_115" [function.cpp:89->lenet.cpp:49]   --->   Operation 1759 'add' 'add_ln1192_116' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1760 [1/1] (0.00ns)   --->   "%tmp_128 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_116, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1760 'partselect' 'tmp_128' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1761 [1/2] (2.77ns)   --->   "%C2_out_V_load_27 = load i16* %C2_out_V_addr_28, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1761 'load' 'C2_out_V_load_27' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_34 : Operation 1762 [1/1] (0.00ns)   --->   "%shl_ln728_119 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_27, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1762 'bitconcatenate' 'shl_ln728_119' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln1192_102 = sext i25 %mul_ln1192_104 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1763 'sext' 'sext_ln1192_102' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1764 [1/1] (1.74ns)   --->   "%add_ln1192_120 = add i26 %sext_ln1192_102, %shl_ln728_119" [function.cpp:89->lenet.cpp:49]   --->   Operation 1764 'add' 'add_ln1192_120' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1765 [1/1] (0.00ns)   --->   "%tmp_131 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_120, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1765 'partselect' 'tmp_131' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1766 [1/1] (0.00ns)   --->   "%shl_ln728_120 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_131, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1766 'bitconcatenate' 'shl_ln728_120' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1767 [1/1] (0.00ns)   --->   "%sext_ln1192_103 = sext i25 %mul_ln1192_105 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1767 'sext' 'sext_ln1192_103' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1768 [1/1] (1.74ns)   --->   "%add_ln1192_121 = add i26 %sext_ln1192_103, %shl_ln728_120" [function.cpp:89->lenet.cpp:49]   --->   Operation 1768 'add' 'add_ln1192_121' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_132 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_121, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1769 'partselect' 'tmp_132' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1770 [1/1] (0.00ns)   --->   "%shl_ln728_121 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_132, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1770 'bitconcatenate' 'shl_ln728_121' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1771 [1/1] (0.00ns)   --->   "%sext_ln1192_104 = sext i25 %mul_ln1192_106 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1771 'sext' 'sext_ln1192_104' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_34 : Operation 1772 [1/1] (1.74ns)   --->   "%add_ln1192_122 = add i26 %sext_ln1192_104, %shl_ln728_121" [function.cpp:89->lenet.cpp:49]   --->   Operation 1772 'add' 'add_ln1192_122' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1773 [1/1] (0.00ns)   --->   "%tmp_133 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_122, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1773 'partselect' 'tmp_133' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 35 <SV = 16> <Delay = 5.22>
ST_35 : Operation 1774 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_10, i16* %C2_out_V_addr_15, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1774 'store' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_35 : Operation 1775 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_11, i16* %C2_out_V_addr_16, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1775 'store' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_35 : Operation 1776 [1/1] (0.00ns)   --->   "%shl_ln728_116 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_128, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1776 'bitconcatenate' 'shl_ln728_116' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 1777 [1/1] (0.00ns)   --->   "%sext_ln1192_99 = sext i25 %mul_ln1192_101 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1777 'sext' 'sext_ln1192_99' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 1778 [1/1] (1.74ns)   --->   "%add_ln1192_117 = add i26 %sext_ln1192_99, %shl_ln728_116" [function.cpp:89->lenet.cpp:49]   --->   Operation 1778 'add' 'add_ln1192_117' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1779 [1/1] (0.00ns)   --->   "%tmp_129 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_117, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1779 'partselect' 'tmp_129' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 1780 [1/1] (0.00ns)   --->   "%shl_ln728_117 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_129, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1780 'bitconcatenate' 'shl_ln728_117' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 1781 [1/1] (0.00ns)   --->   "%sext_ln1192_100 = sext i25 %mul_ln1192_102 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1781 'sext' 'sext_ln1192_100' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 1782 [1/1] (1.74ns)   --->   "%add_ln1192_118 = add i26 %sext_ln1192_100, %shl_ln728_117" [function.cpp:89->lenet.cpp:49]   --->   Operation 1782 'add' 'add_ln1192_118' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1783 [1/1] (0.00ns)   --->   "%tmp_130 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_118, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1783 'partselect' 'tmp_130' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 1784 [1/1] (0.00ns)   --->   "%shl_ln728_118 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_130, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1784 'bitconcatenate' 'shl_ln728_118' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 1785 [1/1] (0.00ns)   --->   "%sext_ln1192_101 = sext i25 %mul_ln1192_103 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1785 'sext' 'sext_ln1192_101' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 1786 [1/1] (1.74ns)   --->   "%add_ln1192_119 = add i26 %sext_ln1192_101, %shl_ln728_118" [function.cpp:89->lenet.cpp:49]   --->   Operation 1786 'add' 'add_ln1192_119' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1787 [1/1] (0.00ns)   --->   "%trunc_ln708_22 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_119, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1787 'partselect' 'trunc_ln708_22' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 1788 [1/1] (0.00ns)   --->   "%shl_ln728_122 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_133, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1788 'bitconcatenate' 'shl_ln728_122' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 1789 [1/1] (0.00ns)   --->   "%sext_ln1192_105 = sext i25 %mul_ln1192_107 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1789 'sext' 'sext_ln1192_105' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 1790 [1/1] (1.74ns)   --->   "%add_ln1192_123 = add i26 %sext_ln1192_105, %shl_ln728_122" [function.cpp:89->lenet.cpp:49]   --->   Operation 1790 'add' 'add_ln1192_123' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1791 [1/1] (0.00ns)   --->   "%tmp_134 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_123, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1791 'partselect' 'tmp_134' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 1792 [1/1] (0.00ns)   --->   "%shl_ln728_123 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_134, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1792 'bitconcatenate' 'shl_ln728_123' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 1793 [1/1] (0.00ns)   --->   "%sext_ln1192_106 = sext i25 %mul_ln1192_108 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1793 'sext' 'sext_ln1192_106' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 1794 [1/1] (1.74ns)   --->   "%add_ln1192_124 = add i26 %sext_ln1192_106, %shl_ln728_123" [function.cpp:89->lenet.cpp:49]   --->   Operation 1794 'add' 'add_ln1192_124' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1795 [1/1] (0.00ns)   --->   "%tmp_135 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_124, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1795 'partselect' 'tmp_135' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 1796 [1/1] (0.00ns)   --->   "%shl_ln728_124 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_135, i10 0)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1796 'bitconcatenate' 'shl_ln728_124' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 1797 [1/1] (0.00ns)   --->   "%sext_ln1192_107 = sext i25 %mul_ln1192_109 to i26" [function.cpp:89->lenet.cpp:49]   --->   Operation 1797 'sext' 'sext_ln1192_107' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_35 : Operation 1798 [1/1] (1.74ns)   --->   "%add_ln1192_125 = add i26 %sext_ln1192_107, %shl_ln728_124" [function.cpp:89->lenet.cpp:49]   --->   Operation 1798 'add' 'add_ln1192_125' <Predicate = (!icmp_ln75)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1799 [1/1] (0.00ns)   --->   "%trunc_ln708_23 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_125, i32 10, i32 25)" [function.cpp:89->lenet.cpp:49]   --->   Operation 1799 'partselect' 'trunc_ln708_23' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 36 <SV = 17> <Delay = 2.77>
ST_36 : Operation 1800 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_12, i16* %C2_out_V_addr_17, align 8" [function.cpp:89->lenet.cpp:49]   --->   Operation 1800 'store' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 1801 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_13, i16* %C2_out_V_addr_18, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1801 'store' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 37 <SV = 18> <Delay = 2.77>
ST_37 : Operation 1802 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_14, i16* %C2_out_V_addr_19, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1802 'store' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_37 : Operation 1803 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_15, i16* %C2_out_V_addr_20, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1803 'store' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 38 <SV = 19> <Delay = 2.77>
ST_38 : Operation 1804 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_16, i16* %C2_out_V_addr_21, align 16" [function.cpp:89->lenet.cpp:49]   --->   Operation 1804 'store' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_38 : Operation 1805 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_17, i16* %C2_out_V_addr_22, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1805 'store' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 39 <SV = 20> <Delay = 2.77>
ST_39 : Operation 1806 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_18, i16* %C2_out_V_addr_23, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1806 'store' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 1807 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_19, i16* %C2_out_V_addr_24, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1807 'store' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 40 <SV = 21> <Delay = 2.77>
ST_40 : Operation 1808 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_20, i16* %C2_out_V_addr_25, align 8" [function.cpp:89->lenet.cpp:49]   --->   Operation 1808 'store' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_40 : Operation 1809 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_21, i16* %C2_out_V_addr_26, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1809 'store' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_40 : Operation 1810 [1/1] (0.76ns)   --->   "%y = add i3 1, %select_ln79" [function.cpp:81->lenet.cpp:49]   --->   Operation 1810 'add' 'y' <Predicate = (!icmp_ln75)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1811 [1/1] (0.97ns)   --->   "%select_ln79_3 = select i1 %or_ln89, i6 1, i6 %add_ln79_1" [function.cpp:79->lenet.cpp:49]   --->   Operation 1811 'select' 'select_ln79_3' <Predicate = (!icmp_ln75)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1812 [1/1] (0.72ns)   --->   "%select_ln77 = select i1 %icmp_ln77, i9 1, i9 %add_ln77_1" [function.cpp:77->lenet.cpp:49]   --->   Operation 1812 'select' 'select_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 41 <SV = 22> <Delay = 2.77>
ST_41 : Operation 1813 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @L_L_conv2_w3_str)"   --->   Operation 1813 'specloopname' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_41 : Operation 1814 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2500, i64 2500, i64 2500) nounwind"   --->   Operation 1814 'speclooptripcount' 'empty_31' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_41 : Operation 1815 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @L_L_conv2_w3_str)"   --->   Operation 1815 'specloopname' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_41 : Operation 1816 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @L_conv2_w3_str)"   --->   Operation 1816 'specloopname' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_41 : Operation 1817 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind" [function.cpp:82->lenet.cpp:49]   --->   Operation 1817 'specloopname' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_41 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str8) nounwind" [function.cpp:82->lenet.cpp:49]   --->   Operation 1818 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_41 : Operation 1819 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [function.cpp:83->lenet.cpp:49]   --->   Operation 1819 'specpipeline' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_41 : Operation 1820 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_22, i16* %C2_out_V_addr_27, align 4" [function.cpp:89->lenet.cpp:49]   --->   Operation 1820 'store' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_41 : Operation 1821 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_23, i16* %C2_out_V_addr_28, align 2" [function.cpp:89->lenet.cpp:49]   --->   Operation 1821 'store' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_41 : Operation 1822 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str8, i32 %tmp_s) nounwind" [function.cpp:93->lenet.cpp:49]   --->   Operation 1822 'specregionend' 'empty_32' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_41 : Operation 1823 [1/1] (0.00ns)   --->   "br label %.preheader209.i" [function.cpp:81->lenet.cpp:49]   --->   Operation 1823 'br' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 42 <SV = 7> <Delay = 0.46>
ST_42 : Operation 1824 [1/1] (0.46ns)   --->   "br label %.preheader206.i" [function.cpp:98->lenet.cpp:49]   --->   Operation 1824 'br' <Predicate = true> <Delay = 0.46>

State 43 <SV = 8> <Delay = 7.57>
ST_43 : Operation 1825 [1/1] (0.00ns)   --->   "%indvar_flatten137 = phi i7 [ %add_ln98, %conv2_b ], [ 0, %.preheader206.i.preheader ]" [function.cpp:98->lenet.cpp:49]   --->   Operation 1825 'phi' 'indvar_flatten137' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1826 [1/1] (0.00ns)   --->   "%i1_0_i = phi i4 [ %select_ln106_1, %conv2_b ], [ 0, %.preheader206.i.preheader ]" [function.cpp:106->lenet.cpp:49]   --->   Operation 1826 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1827 [1/1] (0.00ns)   --->   "%j2_0_i = phi i4 [ %j_4, %conv2_b ], [ 0, %.preheader206.i.preheader ]"   --->   Operation 1827 'phi' 'j2_0_i' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1828 [1/1] (1.06ns)   --->   "%icmp_ln98 = icmp eq i7 %indvar_flatten137, -28" [function.cpp:98->lenet.cpp:49]   --->   Operation 1828 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1829 [1/1] (1.31ns)   --->   "%add_ln98 = add i7 %indvar_flatten137, 1" [function.cpp:98->lenet.cpp:49]   --->   Operation 1829 'add' 'add_ln98' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1830 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %conv2.exit.preheader, label %conv2_b" [function.cpp:98->lenet.cpp:49]   --->   Operation 1830 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1831 [1/1] (0.99ns)   --->   "%i_8 = add i4 1, %i1_0_i" [function.cpp:98->lenet.cpp:49]   --->   Operation 1831 'add' 'i_8' <Predicate = (!icmp_ln98)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1832 [1/1] (0.96ns)   --->   "%icmp_ln100 = icmp eq i4 %j2_0_i, -6" [function.cpp:100->lenet.cpp:49]   --->   Operation 1832 'icmp' 'icmp_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1833 [1/1] (0.83ns)   --->   "%select_ln106 = select i1 %icmp_ln100, i4 0, i4 %j2_0_i" [function.cpp:106->lenet.cpp:49]   --->   Operation 1833 'select' 'select_ln106' <Predicate = (!icmp_ln98)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1834 [1/1] (0.83ns)   --->   "%select_ln106_1 = select i1 %icmp_ln100, i4 %i_8, i4 %i1_0_i" [function.cpp:106->lenet.cpp:49]   --->   Operation 1834 'select' 'select_ln106_1' <Predicate = (!icmp_ln98)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1835 [1/1] (0.00ns)   --->   "%tmp_138 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln106_1, i3 0)" [function.cpp:106->lenet.cpp:49]   --->   Operation 1835 'bitconcatenate' 'tmp_138' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_43 : Operation 1836 [1/1] (0.00ns)   --->   "%zext_ln1265_31 = zext i7 %tmp_138 to i8" [function.cpp:106->lenet.cpp:49]   --->   Operation 1836 'zext' 'zext_ln1265_31' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_43 : Operation 1837 [1/1] (0.00ns)   --->   "%tmp_139 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln106_1, i1 false)" [function.cpp:106->lenet.cpp:49]   --->   Operation 1837 'bitconcatenate' 'tmp_139' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_43 : Operation 1838 [1/1] (0.00ns)   --->   "%zext_ln1265_32 = zext i5 %tmp_139 to i8" [function.cpp:106->lenet.cpp:49]   --->   Operation 1838 'zext' 'zext_ln1265_32' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_43 : Operation 1839 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1265_9 = add i8 %zext_ln1265_31, %zext_ln1265_32" [function.cpp:106->lenet.cpp:49]   --->   Operation 1839 'add' 'add_ln1265_9' <Predicate = (!icmp_ln98)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1840 [1/1] (0.00ns)   --->   "%zext_ln1265_33 = zext i4 %select_ln106 to i8" [function.cpp:106->lenet.cpp:49]   --->   Operation 1840 'zext' 'zext_ln1265_33' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_43 : Operation 1841 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%add_ln1265_10 = add i8 %zext_ln1265_33, %add_ln1265_9" [function.cpp:106->lenet.cpp:49]   --->   Operation 1841 'add' 'add_ln1265_10' <Predicate = (!icmp_ln98)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1842 [1/1] (0.00ns)   --->   "%tmp_140 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1265_10, i4 0)" [function.cpp:106->lenet.cpp:49]   --->   Operation 1842 'bitconcatenate' 'tmp_140' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_43 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln1265_34 = zext i12 %tmp_140 to i64" [function.cpp:106->lenet.cpp:49]   --->   Operation 1843 'zext' 'zext_ln1265_34' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_43 : Operation 1844 [1/1] (0.00ns)   --->   "%C2_out_V_addr = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_34" [function.cpp:106->lenet.cpp:49]   --->   Operation 1844 'getelementptr' 'C2_out_V_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_43 : Operation 1845 [1/1] (0.00ns)   --->   "%or_ln1265_16 = or i12 %tmp_140, 1" [function.cpp:106->lenet.cpp:49]   --->   Operation 1845 'or' 'or_ln1265_16' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_43 : Operation 1846 [1/1] (0.00ns)   --->   "%zext_ln1265_35 = zext i12 %or_ln1265_16 to i64" [function.cpp:106->lenet.cpp:49]   --->   Operation 1846 'zext' 'zext_ln1265_35' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_43 : Operation 1847 [1/1] (0.00ns)   --->   "%C2_out_V_addr_1 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_35" [function.cpp:106->lenet.cpp:49]   --->   Operation 1847 'getelementptr' 'C2_out_V_addr_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_43 : Operation 1848 [2/2] (2.77ns)   --->   "%C2_out_V_load = load i16* %C2_out_V_addr, align 16" [function.cpp:106->lenet.cpp:49]   --->   Operation 1848 'load' 'C2_out_V_load' <Predicate = (!icmp_ln98)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_43 : Operation 1849 [2/2] (2.77ns)   --->   "%C2_out_V_load_1 = load i16* %C2_out_V_addr_1, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1849 'load' 'C2_out_V_load_1' <Predicate = (!icmp_ln98)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 44 <SV = 9> <Delay = 4.92>
ST_44 : Operation 1850 [1/1] (0.00ns)   --->   "%or_ln1265_17 = or i12 %tmp_140, 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1850 'or' 'or_ln1265_17' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1851 [1/1] (0.00ns)   --->   "%zext_ln1265_36 = zext i12 %or_ln1265_17 to i64" [function.cpp:106->lenet.cpp:49]   --->   Operation 1851 'zext' 'zext_ln1265_36' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1852 [1/1] (0.00ns)   --->   "%C2_out_V_addr_2 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_36" [function.cpp:106->lenet.cpp:49]   --->   Operation 1852 'getelementptr' 'C2_out_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1853 [1/1] (0.00ns)   --->   "%or_ln1265_18 = or i12 %tmp_140, 3" [function.cpp:106->lenet.cpp:49]   --->   Operation 1853 'or' 'or_ln1265_18' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1854 [1/1] (0.00ns)   --->   "%zext_ln1265_37 = zext i12 %or_ln1265_18 to i64" [function.cpp:106->lenet.cpp:49]   --->   Operation 1854 'zext' 'zext_ln1265_37' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1855 [1/1] (0.00ns)   --->   "%C2_out_V_addr_4 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_37" [function.cpp:106->lenet.cpp:49]   --->   Operation 1855 'getelementptr' 'C2_out_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1856 [1/2] (2.77ns)   --->   "%C2_out_V_load = load i16* %C2_out_V_addr, align 16" [function.cpp:106->lenet.cpp:49]   --->   Operation 1856 'load' 'C2_out_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_44 : Operation 1857 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i16 %C2_out_V_load to i15" [function.cpp:106->lenet.cpp:49]   --->   Operation 1857 'trunc' 'trunc_ln703_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1858 [1/1] (1.54ns)   --->   "%add_ln703_1 = add i16 25, %C2_out_V_load" [function.cpp:106->lenet.cpp:49]   --->   Operation 1858 'add' 'add_ln703_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1859 [1/1] (1.53ns)   --->   "%add_ln1495_1 = add i15 25, %trunc_ln703_1" [function.cpp:107->lenet.cpp:49]   --->   Operation 1859 'add' 'add_ln1495_1' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1860 [1/1] (0.00ns)   --->   "%tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_1, i32 15)" [function.cpp:107->lenet.cpp:49]   --->   Operation 1860 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1861 [1/1] (0.60ns)   --->   "%select_ln107 = select i1 %tmp_141, i15 0, i15 %add_ln1495_1" [function.cpp:107->lenet.cpp:49]   --->   Operation 1861 'select' 'select_ln107' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1862 [1/2] (2.77ns)   --->   "%C2_out_V_load_1 = load i16* %C2_out_V_addr_1, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1862 'load' 'C2_out_V_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_44 : Operation 1863 [1/1] (0.00ns)   --->   "%trunc_ln703_2 = trunc i16 %C2_out_V_load_1 to i15" [function.cpp:106->lenet.cpp:49]   --->   Operation 1863 'trunc' 'trunc_ln703_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1864 [1/1] (1.54ns)   --->   "%add_ln703_2 = add i16 5, %C2_out_V_load_1" [function.cpp:106->lenet.cpp:49]   --->   Operation 1864 'add' 'add_ln703_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1865 [1/1] (1.53ns)   --->   "%add_ln1495_2 = add i15 5, %trunc_ln703_2" [function.cpp:107->lenet.cpp:49]   --->   Operation 1865 'add' 'add_ln1495_2' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1866 [1/1] (0.00ns)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_2, i32 15)" [function.cpp:107->lenet.cpp:49]   --->   Operation 1866 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1867 [1/1] (0.60ns)   --->   "%select_ln107_1 = select i1 %tmp_142, i15 0, i15 %add_ln1495_2" [function.cpp:107->lenet.cpp:49]   --->   Operation 1867 'select' 'select_ln107_1' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1868 [2/2] (2.77ns)   --->   "%C2_out_V_load_2 = load i16* %C2_out_V_addr_2, align 4" [function.cpp:106->lenet.cpp:49]   --->   Operation 1868 'load' 'C2_out_V_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_44 : Operation 1869 [2/2] (2.77ns)   --->   "%C2_out_V_load_3 = load i16* %C2_out_V_addr_4, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1869 'load' 'C2_out_V_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 45 <SV = 10> <Delay = 4.92>
ST_45 : Operation 1870 [1/1] (0.00ns)   --->   "%or_ln1265_19 = or i12 %tmp_140, 4" [function.cpp:106->lenet.cpp:49]   --->   Operation 1870 'or' 'or_ln1265_19' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1871 [1/1] (0.00ns)   --->   "%zext_ln1265_38 = zext i12 %or_ln1265_19 to i64" [function.cpp:106->lenet.cpp:49]   --->   Operation 1871 'zext' 'zext_ln1265_38' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1872 [1/1] (0.00ns)   --->   "%C2_out_V_addr_5 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_38" [function.cpp:106->lenet.cpp:49]   --->   Operation 1872 'getelementptr' 'C2_out_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1873 [1/1] (0.00ns)   --->   "%or_ln1265_20 = or i12 %tmp_140, 5" [function.cpp:106->lenet.cpp:49]   --->   Operation 1873 'or' 'or_ln1265_20' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1874 [1/1] (0.00ns)   --->   "%zext_ln1265_39 = zext i12 %or_ln1265_20 to i64" [function.cpp:106->lenet.cpp:49]   --->   Operation 1874 'zext' 'zext_ln1265_39' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1875 [1/1] (0.00ns)   --->   "%C2_out_V_addr_6 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_39" [function.cpp:106->lenet.cpp:49]   --->   Operation 1875 'getelementptr' 'C2_out_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1876 [1/2] (2.77ns)   --->   "%C2_out_V_load_2 = load i16* %C2_out_V_addr_2, align 4" [function.cpp:106->lenet.cpp:49]   --->   Operation 1876 'load' 'C2_out_V_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_45 : Operation 1877 [1/1] (0.00ns)   --->   "%trunc_ln703_3 = trunc i16 %C2_out_V_load_2 to i15" [function.cpp:106->lenet.cpp:49]   --->   Operation 1877 'trunc' 'trunc_ln703_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1878 [1/1] (1.54ns)   --->   "%add_ln703_3 = add i16 32, %C2_out_V_load_2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1878 'add' 'add_ln703_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1879 [1/1] (1.53ns)   --->   "%add_ln1495_3 = add i15 32, %trunc_ln703_3" [function.cpp:107->lenet.cpp:49]   --->   Operation 1879 'add' 'add_ln1495_3' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1880 [1/1] (0.00ns)   --->   "%tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_3, i32 15)" [function.cpp:107->lenet.cpp:49]   --->   Operation 1880 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1881 [1/1] (0.60ns)   --->   "%select_ln107_2 = select i1 %tmp_143, i15 0, i15 %add_ln1495_3" [function.cpp:107->lenet.cpp:49]   --->   Operation 1881 'select' 'select_ln107_2' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1882 [1/2] (2.77ns)   --->   "%C2_out_V_load_3 = load i16* %C2_out_V_addr_4, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1882 'load' 'C2_out_V_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_45 : Operation 1883 [1/1] (0.00ns)   --->   "%trunc_ln703_4 = trunc i16 %C2_out_V_load_3 to i15" [function.cpp:106->lenet.cpp:49]   --->   Operation 1883 'trunc' 'trunc_ln703_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1884 [1/1] (1.54ns)   --->   "%add_ln703_4 = add i16 29, %C2_out_V_load_3" [function.cpp:106->lenet.cpp:49]   --->   Operation 1884 'add' 'add_ln703_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1885 [1/1] (1.53ns)   --->   "%add_ln1495_4 = add i15 29, %trunc_ln703_4" [function.cpp:107->lenet.cpp:49]   --->   Operation 1885 'add' 'add_ln1495_4' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1886 [1/1] (0.00ns)   --->   "%tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_4, i32 15)" [function.cpp:107->lenet.cpp:49]   --->   Operation 1886 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1887 [1/1] (0.60ns)   --->   "%select_ln107_3 = select i1 %tmp_144, i15 0, i15 %add_ln1495_4" [function.cpp:107->lenet.cpp:49]   --->   Operation 1887 'select' 'select_ln107_3' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1888 [2/2] (2.77ns)   --->   "%C2_out_V_load_4 = load i16* %C2_out_V_addr_5, align 8" [function.cpp:106->lenet.cpp:49]   --->   Operation 1888 'load' 'C2_out_V_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_45 : Operation 1889 [2/2] (2.77ns)   --->   "%C2_out_V_load_5 = load i16* %C2_out_V_addr_6, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1889 'load' 'C2_out_V_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 46 <SV = 11> <Delay = 4.92>
ST_46 : Operation 1890 [1/1] (0.00ns)   --->   "%or_ln1265_21 = or i12 %tmp_140, 6" [function.cpp:106->lenet.cpp:49]   --->   Operation 1890 'or' 'or_ln1265_21' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1891 [1/1] (0.00ns)   --->   "%zext_ln1265_40 = zext i12 %or_ln1265_21 to i64" [function.cpp:106->lenet.cpp:49]   --->   Operation 1891 'zext' 'zext_ln1265_40' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1892 [1/1] (0.00ns)   --->   "%C2_out_V_addr_7 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_40" [function.cpp:106->lenet.cpp:49]   --->   Operation 1892 'getelementptr' 'C2_out_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1893 [1/1] (0.00ns)   --->   "%or_ln1265_22 = or i12 %tmp_140, 7" [function.cpp:106->lenet.cpp:49]   --->   Operation 1893 'or' 'or_ln1265_22' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1894 [1/1] (0.00ns)   --->   "%zext_ln1265_41 = zext i12 %or_ln1265_22 to i64" [function.cpp:106->lenet.cpp:49]   --->   Operation 1894 'zext' 'zext_ln1265_41' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1895 [1/1] (0.00ns)   --->   "%C2_out_V_addr_8 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_41" [function.cpp:106->lenet.cpp:49]   --->   Operation 1895 'getelementptr' 'C2_out_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1896 [1/2] (2.77ns)   --->   "%C2_out_V_load_4 = load i16* %C2_out_V_addr_5, align 8" [function.cpp:106->lenet.cpp:49]   --->   Operation 1896 'load' 'C2_out_V_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_46 : Operation 1897 [1/1] (0.00ns)   --->   "%trunc_ln703_5 = trunc i16 %C2_out_V_load_4 to i15" [function.cpp:106->lenet.cpp:49]   --->   Operation 1897 'trunc' 'trunc_ln703_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1898 [1/1] (1.54ns)   --->   "%add_ln703_5 = add i16 90, %C2_out_V_load_4" [function.cpp:106->lenet.cpp:49]   --->   Operation 1898 'add' 'add_ln703_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1899 [1/1] (1.53ns)   --->   "%add_ln1495_5 = add i15 90, %trunc_ln703_5" [function.cpp:107->lenet.cpp:49]   --->   Operation 1899 'add' 'add_ln1495_5' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1900 [1/1] (0.00ns)   --->   "%tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_5, i32 15)" [function.cpp:107->lenet.cpp:49]   --->   Operation 1900 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1901 [1/1] (0.60ns)   --->   "%select_ln107_4 = select i1 %tmp_145, i15 0, i15 %add_ln1495_5" [function.cpp:107->lenet.cpp:49]   --->   Operation 1901 'select' 'select_ln107_4' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1902 [1/2] (2.77ns)   --->   "%C2_out_V_load_5 = load i16* %C2_out_V_addr_6, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1902 'load' 'C2_out_V_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_46 : Operation 1903 [1/1] (0.00ns)   --->   "%trunc_ln703_6 = trunc i16 %C2_out_V_load_5 to i15" [function.cpp:106->lenet.cpp:49]   --->   Operation 1903 'trunc' 'trunc_ln703_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1904 [1/1] (1.54ns)   --->   "%add_ln703_6 = add i16 39, %C2_out_V_load_5" [function.cpp:106->lenet.cpp:49]   --->   Operation 1904 'add' 'add_ln703_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1905 [1/1] (1.53ns)   --->   "%add_ln1495_6 = add i15 39, %trunc_ln703_6" [function.cpp:107->lenet.cpp:49]   --->   Operation 1905 'add' 'add_ln1495_6' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1906 [1/1] (0.00ns)   --->   "%tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_6, i32 15)" [function.cpp:107->lenet.cpp:49]   --->   Operation 1906 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1907 [1/1] (0.60ns)   --->   "%select_ln107_5 = select i1 %tmp_146, i15 0, i15 %add_ln1495_6" [function.cpp:107->lenet.cpp:49]   --->   Operation 1907 'select' 'select_ln107_5' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1908 [2/2] (2.77ns)   --->   "%C2_out_V_load_6 = load i16* %C2_out_V_addr_7, align 4" [function.cpp:106->lenet.cpp:49]   --->   Operation 1908 'load' 'C2_out_V_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_46 : Operation 1909 [2/2] (2.77ns)   --->   "%C2_out_V_load_7 = load i16* %C2_out_V_addr_8, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1909 'load' 'C2_out_V_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 47 <SV = 12> <Delay = 4.92>
ST_47 : Operation 1910 [1/1] (0.00ns)   --->   "%or_ln1265_23 = or i12 %tmp_140, 8" [function.cpp:106->lenet.cpp:49]   --->   Operation 1910 'or' 'or_ln1265_23' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1911 [1/1] (0.00ns)   --->   "%zext_ln1265_42 = zext i12 %or_ln1265_23 to i64" [function.cpp:106->lenet.cpp:49]   --->   Operation 1911 'zext' 'zext_ln1265_42' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1912 [1/1] (0.00ns)   --->   "%C2_out_V_addr_9 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_42" [function.cpp:106->lenet.cpp:49]   --->   Operation 1912 'getelementptr' 'C2_out_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1913 [1/1] (0.00ns)   --->   "%or_ln1265_24 = or i12 %tmp_140, 9" [function.cpp:106->lenet.cpp:49]   --->   Operation 1913 'or' 'or_ln1265_24' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1914 [1/1] (0.00ns)   --->   "%zext_ln1265_43 = zext i12 %or_ln1265_24 to i64" [function.cpp:106->lenet.cpp:49]   --->   Operation 1914 'zext' 'zext_ln1265_43' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1915 [1/1] (0.00ns)   --->   "%C2_out_V_addr_10 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_43" [function.cpp:106->lenet.cpp:49]   --->   Operation 1915 'getelementptr' 'C2_out_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1916 [1/2] (2.77ns)   --->   "%C2_out_V_load_6 = load i16* %C2_out_V_addr_7, align 4" [function.cpp:106->lenet.cpp:49]   --->   Operation 1916 'load' 'C2_out_V_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_47 : Operation 1917 [1/1] (0.00ns)   --->   "%trunc_ln703_7 = trunc i16 %C2_out_V_load_6 to i15" [function.cpp:106->lenet.cpp:49]   --->   Operation 1917 'trunc' 'trunc_ln703_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1918 [1/1] (1.54ns)   --->   "%add_ln703_7 = add i16 -79, %C2_out_V_load_6" [function.cpp:106->lenet.cpp:49]   --->   Operation 1918 'add' 'add_ln703_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1919 [1/1] (1.53ns)   --->   "%add_ln1495_7 = add i15 -79, %trunc_ln703_7" [function.cpp:107->lenet.cpp:49]   --->   Operation 1919 'add' 'add_ln1495_7' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1920 [1/1] (0.00ns)   --->   "%tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_7, i32 15)" [function.cpp:107->lenet.cpp:49]   --->   Operation 1920 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1921 [1/1] (0.60ns)   --->   "%select_ln107_6 = select i1 %tmp_147, i15 0, i15 %add_ln1495_7" [function.cpp:107->lenet.cpp:49]   --->   Operation 1921 'select' 'select_ln107_6' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1922 [1/2] (2.77ns)   --->   "%C2_out_V_load_7 = load i16* %C2_out_V_addr_8, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1922 'load' 'C2_out_V_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_47 : Operation 1923 [1/1] (0.00ns)   --->   "%trunc_ln703_8 = trunc i16 %C2_out_V_load_7 to i15" [function.cpp:106->lenet.cpp:49]   --->   Operation 1923 'trunc' 'trunc_ln703_8' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1924 [1/1] (1.54ns)   --->   "%add_ln703_8 = add i16 14, %C2_out_V_load_7" [function.cpp:106->lenet.cpp:49]   --->   Operation 1924 'add' 'add_ln703_8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1925 [1/1] (1.53ns)   --->   "%add_ln1495_8 = add i15 14, %trunc_ln703_8" [function.cpp:107->lenet.cpp:49]   --->   Operation 1925 'add' 'add_ln1495_8' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1926 [1/1] (0.00ns)   --->   "%tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_8, i32 15)" [function.cpp:107->lenet.cpp:49]   --->   Operation 1926 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1927 [1/1] (0.60ns)   --->   "%select_ln107_7 = select i1 %tmp_148, i15 0, i15 %add_ln1495_8" [function.cpp:107->lenet.cpp:49]   --->   Operation 1927 'select' 'select_ln107_7' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1928 [2/2] (2.77ns)   --->   "%C2_out_V_load_8 = load i16* %C2_out_V_addr_9, align 16" [function.cpp:106->lenet.cpp:49]   --->   Operation 1928 'load' 'C2_out_V_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_47 : Operation 1929 [2/2] (2.77ns)   --->   "%C2_out_V_load_9 = load i16* %C2_out_V_addr_10, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1929 'load' 'C2_out_V_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 48 <SV = 13> <Delay = 2.77>
ST_48 : Operation 1930 [1/1] (0.00ns)   --->   "%or_ln1265_25 = or i12 %tmp_140, 10" [function.cpp:106->lenet.cpp:49]   --->   Operation 1930 'or' 'or_ln1265_25' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1931 [1/1] (0.00ns)   --->   "%zext_ln1265_44 = zext i12 %or_ln1265_25 to i64" [function.cpp:106->lenet.cpp:49]   --->   Operation 1931 'zext' 'zext_ln1265_44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1932 [1/1] (0.00ns)   --->   "%C2_out_V_addr_11 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_44" [function.cpp:106->lenet.cpp:49]   --->   Operation 1932 'getelementptr' 'C2_out_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1933 [1/1] (0.00ns)   --->   "%or_ln1265_26 = or i12 %tmp_140, 11" [function.cpp:106->lenet.cpp:49]   --->   Operation 1933 'or' 'or_ln1265_26' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1934 [1/1] (0.00ns)   --->   "%zext_ln1265_45 = zext i12 %or_ln1265_26 to i64" [function.cpp:106->lenet.cpp:49]   --->   Operation 1934 'zext' 'zext_ln1265_45' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1935 [1/1] (0.00ns)   --->   "%C2_out_V_addr_12 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_45" [function.cpp:106->lenet.cpp:49]   --->   Operation 1935 'getelementptr' 'C2_out_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1936 [1/2] (2.77ns)   --->   "%C2_out_V_load_8 = load i16* %C2_out_V_addr_9, align 16" [function.cpp:106->lenet.cpp:49]   --->   Operation 1936 'load' 'C2_out_V_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_48 : Operation 1937 [1/2] (2.77ns)   --->   "%C2_out_V_load_9 = load i16* %C2_out_V_addr_10, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1937 'load' 'C2_out_V_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_48 : Operation 1938 [2/2] (2.77ns)   --->   "%C2_out_V_load_10 = load i16* %C2_out_V_addr_11, align 4" [function.cpp:106->lenet.cpp:49]   --->   Operation 1938 'load' 'C2_out_V_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_48 : Operation 1939 [2/2] (2.77ns)   --->   "%C2_out_V_load_11 = load i16* %C2_out_V_addr_12, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1939 'load' 'C2_out_V_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 49 <SV = 14> <Delay = 2.77>
ST_49 : Operation 1940 [1/1] (0.00ns)   --->   "%or_ln1265_27 = or i12 %tmp_140, 12" [function.cpp:106->lenet.cpp:49]   --->   Operation 1940 'or' 'or_ln1265_27' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1941 [1/1] (0.00ns)   --->   "%zext_ln1265_46 = zext i12 %or_ln1265_27 to i64" [function.cpp:106->lenet.cpp:49]   --->   Operation 1941 'zext' 'zext_ln1265_46' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1942 [1/1] (0.00ns)   --->   "%C2_out_V_addr_29 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_46" [function.cpp:106->lenet.cpp:49]   --->   Operation 1942 'getelementptr' 'C2_out_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1943 [1/1] (0.00ns)   --->   "%or_ln1265_28 = or i12 %tmp_140, 13" [function.cpp:106->lenet.cpp:49]   --->   Operation 1943 'or' 'or_ln1265_28' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1944 [1/1] (0.00ns)   --->   "%zext_ln1265_47 = zext i12 %or_ln1265_28 to i64" [function.cpp:106->lenet.cpp:49]   --->   Operation 1944 'zext' 'zext_ln1265_47' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1945 [1/1] (0.00ns)   --->   "%C2_out_V_addr_30 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_47" [function.cpp:106->lenet.cpp:49]   --->   Operation 1945 'getelementptr' 'C2_out_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1946 [1/2] (2.77ns)   --->   "%C2_out_V_load_10 = load i16* %C2_out_V_addr_11, align 4" [function.cpp:106->lenet.cpp:49]   --->   Operation 1946 'load' 'C2_out_V_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_49 : Operation 1947 [1/2] (2.77ns)   --->   "%C2_out_V_load_11 = load i16* %C2_out_V_addr_12, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1947 'load' 'C2_out_V_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_49 : Operation 1948 [2/2] (2.77ns)   --->   "%C2_out_V_load_28 = load i16* %C2_out_V_addr_29, align 8" [function.cpp:106->lenet.cpp:49]   --->   Operation 1948 'load' 'C2_out_V_load_28' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_49 : Operation 1949 [2/2] (2.77ns)   --->   "%C2_out_V_load_29 = load i16* %C2_out_V_addr_30, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1949 'load' 'C2_out_V_load_29' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 50 <SV = 15> <Delay = 2.77>
ST_50 : Operation 1950 [1/1] (0.00ns)   --->   "%or_ln1265_29 = or i12 %tmp_140, 14" [function.cpp:106->lenet.cpp:49]   --->   Operation 1950 'or' 'or_ln1265_29' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1951 [1/1] (0.00ns)   --->   "%zext_ln1265_48 = zext i12 %or_ln1265_29 to i64" [function.cpp:106->lenet.cpp:49]   --->   Operation 1951 'zext' 'zext_ln1265_48' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1952 [1/1] (0.00ns)   --->   "%C2_out_V_addr_31 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_48" [function.cpp:106->lenet.cpp:49]   --->   Operation 1952 'getelementptr' 'C2_out_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1953 [1/1] (0.00ns)   --->   "%or_ln1265_30 = or i12 %tmp_140, 15" [function.cpp:106->lenet.cpp:49]   --->   Operation 1953 'or' 'or_ln1265_30' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1954 [1/1] (0.00ns)   --->   "%zext_ln1265_49 = zext i12 %or_ln1265_30 to i64" [function.cpp:106->lenet.cpp:49]   --->   Operation 1954 'zext' 'zext_ln1265_49' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1955 [1/1] (0.00ns)   --->   "%C2_out_V_addr_32 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_49" [function.cpp:106->lenet.cpp:49]   --->   Operation 1955 'getelementptr' 'C2_out_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1956 [1/2] (2.77ns)   --->   "%C2_out_V_load_28 = load i16* %C2_out_V_addr_29, align 8" [function.cpp:106->lenet.cpp:49]   --->   Operation 1956 'load' 'C2_out_V_load_28' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_50 : Operation 1957 [1/2] (2.77ns)   --->   "%C2_out_V_load_29 = load i16* %C2_out_V_addr_30, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1957 'load' 'C2_out_V_load_29' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_50 : Operation 1958 [2/2] (2.77ns)   --->   "%C2_out_V_load_30 = load i16* %C2_out_V_addr_31, align 4" [function.cpp:106->lenet.cpp:49]   --->   Operation 1958 'load' 'C2_out_V_load_30' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_50 : Operation 1959 [2/2] (2.77ns)   --->   "%C2_out_V_load_31 = load i16* %C2_out_V_addr_32, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1959 'load' 'C2_out_V_load_31' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 51 <SV = 16> <Delay = 2.77>
ST_51 : Operation 1960 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i15 %select_ln107 to i16" [function.cpp:107->lenet.cpp:49]   --->   Operation 1960 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1961 [1/1] (2.77ns)   --->   "store i16 %zext_ln107, i16* %C2_out_V_addr, align 16" [function.cpp:106->lenet.cpp:49]   --->   Operation 1961 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_51 : Operation 1962 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i15 %select_ln107_1 to i16" [function.cpp:107->lenet.cpp:49]   --->   Operation 1962 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1963 [1/1] (2.77ns)   --->   "store i16 %zext_ln107_1, i16* %C2_out_V_addr_1, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1963 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_51 : Operation 1964 [1/2] (2.77ns)   --->   "%C2_out_V_load_30 = load i16* %C2_out_V_addr_31, align 4" [function.cpp:106->lenet.cpp:49]   --->   Operation 1964 'load' 'C2_out_V_load_30' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_51 : Operation 1965 [1/2] (2.77ns)   --->   "%C2_out_V_load_31 = load i16* %C2_out_V_addr_32, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1965 'load' 'C2_out_V_load_31' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 52 <SV = 17> <Delay = 2.77>
ST_52 : Operation 1966 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i15 %select_ln107_2 to i16" [function.cpp:107->lenet.cpp:49]   --->   Operation 1966 'zext' 'zext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1967 [1/1] (2.77ns)   --->   "store i16 %zext_ln107_2, i16* %C2_out_V_addr_2, align 4" [function.cpp:106->lenet.cpp:49]   --->   Operation 1967 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_52 : Operation 1968 [1/1] (0.00ns)   --->   "%zext_ln107_3 = zext i15 %select_ln107_3 to i16" [function.cpp:107->lenet.cpp:49]   --->   Operation 1968 'zext' 'zext_ln107_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1969 [1/1] (2.77ns)   --->   "store i16 %zext_ln107_3, i16* %C2_out_V_addr_4, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1969 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 53 <SV = 18> <Delay = 2.77>
ST_53 : Operation 1970 [1/1] (0.00ns)   --->   "%zext_ln107_4 = zext i15 %select_ln107_4 to i16" [function.cpp:107->lenet.cpp:49]   --->   Operation 1970 'zext' 'zext_ln107_4' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1971 [1/1] (2.77ns)   --->   "store i16 %zext_ln107_4, i16* %C2_out_V_addr_5, align 8" [function.cpp:106->lenet.cpp:49]   --->   Operation 1971 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_53 : Operation 1972 [1/1] (0.00ns)   --->   "%zext_ln107_5 = zext i15 %select_ln107_5 to i16" [function.cpp:107->lenet.cpp:49]   --->   Operation 1972 'zext' 'zext_ln107_5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1973 [1/1] (2.77ns)   --->   "store i16 %zext_ln107_5, i16* %C2_out_V_addr_6, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1973 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 54 <SV = 19> <Delay = 2.77>
ST_54 : Operation 1974 [1/1] (0.00ns)   --->   "%zext_ln107_6 = zext i15 %select_ln107_6 to i16" [function.cpp:107->lenet.cpp:49]   --->   Operation 1974 'zext' 'zext_ln107_6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1975 [1/1] (2.77ns)   --->   "store i16 %zext_ln107_6, i16* %C2_out_V_addr_7, align 4" [function.cpp:106->lenet.cpp:49]   --->   Operation 1975 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_54 : Operation 1976 [1/1] (0.00ns)   --->   "%zext_ln107_7 = zext i15 %select_ln107_7 to i16" [function.cpp:107->lenet.cpp:49]   --->   Operation 1976 'zext' 'zext_ln107_7' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1977 [1/1] (2.77ns)   --->   "store i16 %zext_ln107_7, i16* %C2_out_V_addr_8, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1977 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 55 <SV = 20> <Delay = 4.31>
ST_55 : Operation 1978 [1/1] (1.54ns)   --->   "%add_ln703_9 = add i16 -29, %C2_out_V_load_8" [function.cpp:106->lenet.cpp:49]   --->   Operation 1978 'add' 'add_ln703_9' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1979 [1/1] (2.77ns)   --->   "store i16 %add_ln703_9, i16* %C2_out_V_addr_9, align 16" [function.cpp:106->lenet.cpp:49]   --->   Operation 1979 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_55 : Operation 1980 [1/1] (1.54ns)   --->   "%add_ln703_10 = add i16 -29, %C2_out_V_load_9" [function.cpp:106->lenet.cpp:49]   --->   Operation 1980 'add' 'add_ln703_10' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1981 [1/1] (2.77ns)   --->   "store i16 %add_ln703_10, i16* %C2_out_V_addr_10, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1981 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 56 <SV = 21> <Delay = 4.31>
ST_56 : Operation 1982 [1/1] (1.54ns)   --->   "%add_ln703_11 = add i16 85, %C2_out_V_load_10" [function.cpp:106->lenet.cpp:49]   --->   Operation 1982 'add' 'add_ln703_11' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1983 [1/1] (2.77ns)   --->   "store i16 %add_ln703_11, i16* %C2_out_V_addr_11, align 4" [function.cpp:106->lenet.cpp:49]   --->   Operation 1983 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_56 : Operation 1984 [1/1] (1.54ns)   --->   "%add_ln703_12 = add i16 12, %C2_out_V_load_11" [function.cpp:106->lenet.cpp:49]   --->   Operation 1984 'add' 'add_ln703_12' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1985 [1/1] (2.77ns)   --->   "store i16 %add_ln703_12, i16* %C2_out_V_addr_12, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1985 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 57 <SV = 22> <Delay = 4.31>
ST_57 : Operation 1986 [1/1] (1.54ns)   --->   "%add_ln703_14 = add i16 -25, %C2_out_V_load_28" [function.cpp:106->lenet.cpp:49]   --->   Operation 1986 'add' 'add_ln703_14' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1987 [1/1] (2.77ns)   --->   "store i16 %add_ln703_14, i16* %C2_out_V_addr_29, align 8" [function.cpp:106->lenet.cpp:49]   --->   Operation 1987 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_57 : Operation 1988 [1/1] (1.54ns)   --->   "%add_ln703_15 = add i16 23, %C2_out_V_load_29" [function.cpp:106->lenet.cpp:49]   --->   Operation 1988 'add' 'add_ln703_15' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1989 [1/1] (2.77ns)   --->   "store i16 %add_ln703_15, i16* %C2_out_V_addr_30, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1989 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 58 <SV = 23> <Delay = 4.31>
ST_58 : Operation 1990 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L_conv2_b_str)"   --->   Operation 1990 'specloopname' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1991 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 1991 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1992 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str11) nounwind" [function.cpp:101->lenet.cpp:49]   --->   Operation 1992 'specloopname' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1993 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str11) nounwind" [function.cpp:101->lenet.cpp:49]   --->   Operation 1993 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1994 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [function.cpp:102->lenet.cpp:49]   --->   Operation 1994 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1995 [1/1] (1.54ns)   --->   "%add_ln703_17 = add i16 49, %C2_out_V_load_30" [function.cpp:106->lenet.cpp:49]   --->   Operation 1995 'add' 'add_ln703_17' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1996 [1/1] (2.77ns)   --->   "store i16 %add_ln703_17, i16* %C2_out_V_addr_31, align 4" [function.cpp:106->lenet.cpp:49]   --->   Operation 1996 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_58 : Operation 1997 [1/1] (1.54ns)   --->   "%add_ln703_18 = add i16 107, %C2_out_V_load_31" [function.cpp:106->lenet.cpp:49]   --->   Operation 1997 'add' 'add_ln703_18' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1998 [1/1] (2.77ns)   --->   "store i16 %add_ln703_18, i16* %C2_out_V_addr_32, align 2" [function.cpp:106->lenet.cpp:49]   --->   Operation 1998 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_58 : Operation 1999 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str11, i32 %tmp_8) nounwind" [function.cpp:113->lenet.cpp:49]   --->   Operation 1999 'specregionend' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2000 [1/1] (0.99ns)   --->   "%j_4 = add i4 1, %select_ln106" [function.cpp:100->lenet.cpp:49]   --->   Operation 2000 'add' 'j_4' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2001 [1/1] (0.00ns)   --->   "br label %.preheader206.i" [function.cpp:100->lenet.cpp:49]   --->   Operation 2001 'br' <Predicate = true> <Delay = 0.00>

State 59 <SV = 9> <Delay = 0.46>
ST_59 : Operation 2002 [1/1] (0.46ns)   --->   "br label %conv2.exit" [function.cpp:119->lenet.cpp:50]   --->   Operation 2002 'br' <Predicate = true> <Delay = 0.46>

State 60 <SV = 10> <Delay = 1.02>
ST_60 : Operation 2003 [1/1] (0.00ns)   --->   "%i_0_i2617 = phi i3 [ %i_9, %conv2.exit.loopexit ], [ 0, %conv2.exit.preheader ]"   --->   Operation 2003 'phi' 'i_0_i2617' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2004 [1/1] (0.98ns)   --->   "%icmp_ln119 = icmp eq i3 %i_0_i2617, -3" [function.cpp:119->lenet.cpp:50]   --->   Operation 2004 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2005 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 2005 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2006 [1/1] (0.76ns)   --->   "%i_9 = add i3 %i_0_i2617, 1" [function.cpp:119->lenet.cpp:50]   --->   Operation 2006 'add' 'i_9' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2007 [1/1] (0.00ns)   --->   "br i1 %icmp_ln119, label %.preheader210.i2639.0.0.preheader.preheader, label %.preheader27.preheader.i" [function.cpp:119->lenet.cpp:50]   --->   Operation 2007 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2008 [1/1] (0.00ns)   --->   "%shl_ln3 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0_i2617, i1 false)" [function.cpp:130->lenet.cpp:50]   --->   Operation 2008 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_60 : Operation 2009 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i3 %i_0_i2617 to i6" [function.cpp:136->lenet.cpp:50]   --->   Operation 2009 'zext' 'zext_ln203_9' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_60 : Operation 2010 [1/1] (0.00ns)   --->   "%tmp_149 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0_i2617, i2 0)" [function.cpp:136->lenet.cpp:50]   --->   Operation 2010 'bitconcatenate' 'tmp_149' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_60 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i5 %tmp_149 to i6" [function.cpp:136->lenet.cpp:50]   --->   Operation 2011 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_60 : Operation 2012 [1/1] (1.02ns)   --->   "%add_ln203_3 = add i6 %zext_ln203_9, %zext_ln203_10" [function.cpp:136->lenet.cpp:50]   --->   Operation 2012 'add' 'add_ln203_3' <Predicate = (!icmp_ln119)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2013 [1/1] (0.46ns)   --->   "br label %.preheader27.i" [function.cpp:121->lenet.cpp:50]   --->   Operation 2013 'br' <Predicate = (!icmp_ln119)> <Delay = 0.46>
ST_60 : Operation 2014 [1/1] (0.46ns)   --->   "br label %.preheader210.i2639.0.0.preheader" [function.cpp:158->lenet.cpp:51]   --->   Operation 2014 'br' <Predicate = (icmp_ln119)> <Delay = 0.46>

State 61 <SV = 11> <Delay = 1.28>
ST_61 : Operation 2015 [1/1] (0.00ns)   --->   "%j_0_i2618 = phi i3 [ 0, %.preheader27.preheader.i ], [ %j_6, %.preheader27.i.loopexit ]"   --->   Operation 2015 'phi' 'j_0_i2618' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2016 [1/1] (0.98ns)   --->   "%icmp_ln121 = icmp eq i3 %j_0_i2618, -3" [function.cpp:121->lenet.cpp:50]   --->   Operation 2016 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2017 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 2017 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2018 [1/1] (0.76ns)   --->   "%j_6 = add i3 %j_0_i2618, 1" [function.cpp:121->lenet.cpp:50]   --->   Operation 2018 'add' 'j_6' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2019 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121, label %conv2.exit.loopexit, label %.preheader26.preheader.i2619" [function.cpp:121->lenet.cpp:50]   --->   Operation 2019 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2020 [1/1] (0.00ns)   --->   "%shl_ln130_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j_0_i2618, i1 false)" [function.cpp:130->lenet.cpp:50]   --->   Operation 2020 'bitconcatenate' 'shl_ln130_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_61 : Operation 2021 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i3 %j_0_i2618 to i6" [function.cpp:136->lenet.cpp:50]   --->   Operation 2021 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_61 : Operation 2022 [1/1] (1.28ns)   --->   "%add_ln203_4 = add i6 %zext_ln203_11, %add_ln203_3" [function.cpp:136->lenet.cpp:50]   --->   Operation 2022 'add' 'add_ln203_4' <Predicate = (!icmp_ln121)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2023 [1/1] (0.00ns)   --->   "%tmp_188_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln203_4, i4 0)" [function.cpp:123->lenet.cpp:50]   --->   Operation 2023 'bitconcatenate' 'tmp_188_cast' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_61 : Operation 2024 [1/1] (0.46ns)   --->   "br label %.preheader26.i2621" [function.cpp:123->lenet.cpp:50]   --->   Operation 2024 'br' <Predicate = (!icmp_ln121)> <Delay = 0.46>
ST_61 : Operation 2025 [1/1] (0.00ns)   --->   "br label %conv2.exit"   --->   Operation 2025 'br' <Predicate = (icmp_ln121)> <Delay = 0.00>

State 62 <SV = 12> <Delay = 1.41>
ST_62 : Operation 2026 [1/1] (0.00ns)   --->   "%k_0_i2620 = phi i5 [ %k_3, %pool2_1_end ], [ 0, %.preheader26.preheader.i2619 ]"   --->   Operation 2026 'phi' 'k_0_i2620' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2027 [1/1] (0.97ns)   --->   "%icmp_ln123 = icmp eq i5 %k_0_i2620, -16" [function.cpp:123->lenet.cpp:50]   --->   Operation 2027 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2028 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 2028 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2029 [1/1] (1.02ns)   --->   "%k_3 = add i5 %k_0_i2620, 1" [function.cpp:123->lenet.cpp:50]   --->   Operation 2029 'add' 'k_3' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2030 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %.preheader27.i.loopexit, label %pool2_1_begin" [function.cpp:123->lenet.cpp:50]   --->   Operation 2030 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2031 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str13) nounwind" [function.cpp:124->lenet.cpp:50]   --->   Operation 2031 'specloopname' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_62 : Operation 2032 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str13) nounwind" [function.cpp:124->lenet.cpp:50]   --->   Operation 2032 'specregionbegin' 'tmp_10' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_62 : Operation 2033 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i5 %k_0_i2620 to i12" [function.cpp:136->lenet.cpp:50]   --->   Operation 2033 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_62 : Operation 2034 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i5 %k_0_i2620 to i10" [function.cpp:136->lenet.cpp:50]   --->   Operation 2034 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_62 : Operation 2035 [1/1] (1.41ns)   --->   "%add_ln203_5 = add i10 %tmp_188_cast, %zext_ln203_13" [function.cpp:136->lenet.cpp:50]   --->   Operation 2035 'add' 'add_ln203_5' <Predicate = (!icmp_ln123)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2036 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i10 %add_ln203_5 to i64" [function.cpp:136->lenet.cpp:50]   --->   Operation 2036 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_62 : Operation 2037 [1/1] (0.00ns)   --->   "%P2_out_V_addr = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln203_14" [function.cpp:136->lenet.cpp:50]   --->   Operation 2037 'getelementptr' 'P2_out_V_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_62 : Operation 2038 [1/1] (0.46ns)   --->   "br label %.loopexit451" [function.cpp:126->lenet.cpp:50]   --->   Operation 2038 'br' <Predicate = (!icmp_ln123)> <Delay = 0.46>
ST_62 : Operation 2039 [1/1] (0.00ns)   --->   "br label %.preheader27.i"   --->   Operation 2039 'br' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 63 <SV = 13> <Delay = 2.77>
ST_63 : Operation 2040 [1/1] (0.00ns)   --->   "%p_07_1_i2624 = phi i16 [ 0, %pool2_1_begin ], [ %p_07_2_i2627, %.loopexit451.loopexit ]" [function.cpp:130->lenet.cpp:50]   --->   Operation 2040 'phi' 'p_07_1_i2624' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2041 [1/1] (0.00ns)   --->   "%x_0_i2625 = phi i2 [ 0, %pool2_1_begin ], [ %x_3, %.loopexit451.loopexit ]"   --->   Operation 2041 'phi' 'x_0_i2625' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2042 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i2 %x_0_i2625 to i4" [function.cpp:126->lenet.cpp:50]   --->   Operation 2042 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2043 [1/1] (0.50ns)   --->   "%icmp_ln126 = icmp eq i2 %x_0_i2625, -2" [function.cpp:126->lenet.cpp:50]   --->   Operation 2043 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2044 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2044 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2045 [1/1] (0.63ns)   --->   "%x_3 = add i2 %x_0_i2625, 1" [function.cpp:126->lenet.cpp:50]   --->   Operation 2045 'add' 'x_3' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2046 [1/1] (0.00ns)   --->   "br i1 %icmp_ln126, label %pool2_1_end, label %.preheader.preheader.i2626" [function.cpp:126->lenet.cpp:50]   --->   Operation 2046 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2047 [1/1] (0.99ns)   --->   "%add_ln130 = add i4 %zext_ln126, %shl_ln3" [function.cpp:130->lenet.cpp:50]   --->   Operation 2047 'add' 'add_ln130' <Predicate = (!icmp_ln126)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2048 [1/1] (0.00ns)   --->   "%tmp_176 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln130, i3 0)" [function.cpp:130->lenet.cpp:50]   --->   Operation 2048 'bitconcatenate' 'tmp_176' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_63 : Operation 2049 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i7 %tmp_176 to i8" [function.cpp:130->lenet.cpp:50]   --->   Operation 2049 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_63 : Operation 2050 [1/1] (0.00ns)   --->   "%tmp_177 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln130, i1 false)" [function.cpp:130->lenet.cpp:50]   --->   Operation 2050 'bitconcatenate' 'tmp_177' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_63 : Operation 2051 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i5 %tmp_177 to i8" [function.cpp:130->lenet.cpp:50]   --->   Operation 2051 'zext' 'zext_ln1494_5' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_63 : Operation 2052 [1/1] (1.31ns)   --->   "%add_ln1494_2 = add i8 %zext_ln1494_5, %zext_ln1494_4" [function.cpp:130->lenet.cpp:50]   --->   Operation 2052 'add' 'add_ln1494_2' <Predicate = (!icmp_ln126)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2053 [1/1] (0.46ns)   --->   "br label %.preheader.i2629" [function.cpp:128->lenet.cpp:50]   --->   Operation 2053 'br' <Predicate = (!icmp_ln126)> <Delay = 0.46>
ST_63 : Operation 2054 [1/1] (2.77ns)   --->   "store i16 %p_07_1_i2624, i16* %P2_out_V_addr, align 2" [function.cpp:136->lenet.cpp:50]   --->   Operation 2054 'store' <Predicate = (icmp_ln126)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_63 : Operation 2055 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str13, i32 %tmp_10) nounwind" [function.cpp:137->lenet.cpp:50]   --->   Operation 2055 'specregionend' 'empty_40' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_63 : Operation 2056 [1/1] (0.00ns)   --->   "br label %.preheader26.i2621" [function.cpp:123->lenet.cpp:50]   --->   Operation 2056 'br' <Predicate = (icmp_ln126)> <Delay = 0.00>

State 64 <SV = 14> <Delay = 6.62>
ST_64 : Operation 2057 [1/1] (0.00ns)   --->   "%p_07_2_i2627 = phi i16 [ %select_ln130, %._crit_edge.i2631 ], [ %p_07_1_i2624, %.preheader.preheader.i2626 ]" [function.cpp:130->lenet.cpp:50]   --->   Operation 2057 'phi' 'p_07_2_i2627' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2058 [1/1] (0.00ns)   --->   "%y_0_i2628 = phi i2 [ %y_2, %._crit_edge.i2631 ], [ 0, %.preheader.preheader.i2626 ]"   --->   Operation 2058 'phi' 'y_0_i2628' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2059 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i2 %y_0_i2628 to i4" [function.cpp:128->lenet.cpp:50]   --->   Operation 2059 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2060 [1/1] (0.50ns)   --->   "%icmp_ln128 = icmp eq i2 %y_0_i2628, -2" [function.cpp:128->lenet.cpp:50]   --->   Operation 2060 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2061 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2061 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2062 [1/1] (0.63ns)   --->   "%y_2 = add i2 %y_0_i2628, 1" [function.cpp:128->lenet.cpp:50]   --->   Operation 2062 'add' 'y_2' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2063 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %.loopexit451.loopexit, label %._crit_edge.i2631" [function.cpp:128->lenet.cpp:50]   --->   Operation 2063 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2064 [1/1] (0.99ns)   --->   "%add_ln130_1 = add i4 %shl_ln130_1, %zext_ln128" [function.cpp:130->lenet.cpp:50]   --->   Operation 2064 'add' 'add_ln130_1' <Predicate = (!icmp_ln128)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2065 [1/1] (0.00ns)   --->   "%zext_ln1494_6 = zext i4 %add_ln130_1 to i8" [function.cpp:130->lenet.cpp:50]   --->   Operation 2065 'zext' 'zext_ln1494_6' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_64 : Operation 2066 [1/1] (1.30ns)   --->   "%add_ln1494_3 = add i8 %zext_ln1494_6, %add_ln1494_2" [function.cpp:130->lenet.cpp:50]   --->   Operation 2066 'add' 'add_ln1494_3' <Predicate = (!icmp_ln128)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2067 [1/1] (0.00ns)   --->   "%tmp_196_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1494_3, i4 0)" [function.cpp:130->lenet.cpp:50]   --->   Operation 2067 'bitconcatenate' 'tmp_196_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_64 : Operation 2068 [1/1] (1.54ns)   --->   "%add_ln1494_4 = add i12 %zext_ln203_12, %tmp_196_cast" [function.cpp:130->lenet.cpp:50]   --->   Operation 2068 'add' 'add_ln1494_4' <Predicate = (!icmp_ln128)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2069 [1/1] (0.00ns)   --->   "%zext_ln1494_7 = zext i12 %add_ln1494_4 to i64" [function.cpp:130->lenet.cpp:50]   --->   Operation 2069 'zext' 'zext_ln1494_7' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_64 : Operation 2070 [1/1] (0.00ns)   --->   "%C2_out_V_addr_3 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1494_7" [function.cpp:130->lenet.cpp:50]   --->   Operation 2070 'getelementptr' 'C2_out_V_addr_3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_64 : Operation 2071 [2/2] (2.77ns)   --->   "%max_V_1 = load i16* %C2_out_V_addr_3, align 2" [function.cpp:130->lenet.cpp:50]   --->   Operation 2071 'load' 'max_V_1' <Predicate = (!icmp_ln128)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_64 : Operation 2072 [1/1] (0.00ns)   --->   "br label %.loopexit451"   --->   Operation 2072 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>

State 65 <SV = 15> <Delay = 5.53>
ST_65 : Operation 2073 [1/2] (2.77ns)   --->   "%max_V_1 = load i16* %C2_out_V_addr_3, align 2" [function.cpp:130->lenet.cpp:50]   --->   Operation 2073 'load' 'max_V_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_65 : Operation 2074 [1/1] (2.13ns)   --->   "%icmp_ln1494_1 = icmp sgt i16 %max_V_1, %p_07_2_i2627" [function.cpp:130->lenet.cpp:50]   --->   Operation 2074 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2075 [1/1] (0.62ns)   --->   "%select_ln130 = select i1 %icmp_ln1494_1, i16 %max_V_1, i16 %p_07_2_i2627" [function.cpp:130->lenet.cpp:50]   --->   Operation 2075 'select' 'select_ln130' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 2076 [1/1] (0.00ns)   --->   "br label %.preheader.i2629" [function.cpp:128->lenet.cpp:50]   --->   Operation 2076 'br' <Predicate = true> <Delay = 0.00>

State 66 <SV = 11> <Delay = 5.17>
ST_66 : Operation 2077 [1/1] (0.00ns)   --->   "%indvar_flatten303 = phi i12 [ %add_ln148_1, %conv3_w1 ], [ 0, %.preheader210.i2639.0.0.preheader.preheader ]" [function.cpp:148->lenet.cpp:51]   --->   Operation 2077 'phi' 'indvar_flatten303' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2078 [1/1] (0.00ns)   --->   "%x_0_i2638_0_0 = phi i3 [ %select_ln158_1, %conv3_w1 ], [ 0, %.preheader210.i2639.0.0.preheader.preheader ]" [function.cpp:158->lenet.cpp:51]   --->   Operation 2078 'phi' 'x_0_i2638_0_0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2079 [1/1] (0.00ns)   --->   "%indvar_flatten181 = phi i10 [ %select_ln150, %conv3_w1 ], [ 0, %.preheader210.i2639.0.0.preheader.preheader ]" [function.cpp:150->lenet.cpp:51]   --->   Operation 2079 'phi' 'indvar_flatten181' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2080 [1/1] (0.00ns)   --->   "%y_0_i2641_0_0 = phi i3 [ %select_ln158_4, %conv3_w1 ], [ 0, %.preheader210.i2639.0.0.preheader.preheader ]" [function.cpp:158->lenet.cpp:51]   --->   Operation 2080 'phi' 'y_0_i2641_0_0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2081 [1/1] (0.00ns)   --->   "%indvar_flatten149 = phi i8 [ %select_ln152_3, %conv3_w1 ], [ 0, %.preheader210.i2639.0.0.preheader.preheader ]" [function.cpp:152->lenet.cpp:51]   --->   Operation 2081 'phi' 'indvar_flatten149' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2082 [1/1] (0.00ns)   --->   "%set_0_i2644_0_0 = phi i4 [ %select_ln152_2, %conv3_w1 ], [ 0, %.preheader210.i2639.0.0.preheader.preheader ]" [function.cpp:152->lenet.cpp:51]   --->   Operation 2082 'phi' 'set_0_i2644_0_0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2083 [1/1] (0.00ns)   --->   "%k_0_i2647_0_0 = phi i4 [ %add_ln154, %conv3_w1 ], [ 0, %.preheader210.i2639.0.0.preheader.preheader ]" [function.cpp:154->lenet.cpp:51]   --->   Operation 2083 'phi' 'k_0_i2647_0_0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2084 [1/1] (0.00ns)   --->   "%zext_ln1116_8 = zext i3 %x_0_i2638_0_0 to i6" [function.cpp:158->lenet.cpp:51]   --->   Operation 2084 'zext' 'zext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2085 [1/1] (0.00ns)   --->   "%tmp_152 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %x_0_i2638_0_0, i2 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2085 'bitconcatenate' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2086 [1/1] (0.00ns)   --->   "%zext_ln1116_9 = zext i5 %tmp_152 to i6" [function.cpp:158->lenet.cpp:51]   --->   Operation 2086 'zext' 'zext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2087 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_5 = add i6 %zext_ln1116_8, %zext_ln1116_9" [function.cpp:158->lenet.cpp:51]   --->   Operation 2087 'add' 'add_ln1116_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2088 [1/1] (0.00ns)   --->   "%zext_ln1116_10 = zext i3 %y_0_i2641_0_0 to i6" [function.cpp:158->lenet.cpp:51]   --->   Operation 2088 'zext' 'zext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2089 [1/1] (2.84ns) (root node of TernaryAdder)   --->   "%add_ln1116_6 = add i6 %add_ln1116_5, %zext_ln1116_10" [function.cpp:158->lenet.cpp:51]   --->   Operation 2089 'add' 'add_ln1116_6' <Predicate = true> <Delay = 2.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2090 [1/1] (0.00ns)   --->   "%tmp_153 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln1116_6, i4 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2090 'bitconcatenate' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2091 [1/1] (1.82ns)   --->   "%icmp_ln148 = icmp eq i12 %indvar_flatten303, -1096" [function.cpp:148->lenet.cpp:51]   --->   Operation 2091 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2092 [1/1] (1.54ns)   --->   "%add_ln148_1 = add i12 %indvar_flatten303, 1" [function.cpp:148->lenet.cpp:51]   --->   Operation 2092 'add' 'add_ln148_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2093 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148, label %conv3_b_begin, label %conv3_w1" [function.cpp:148->lenet.cpp:51]   --->   Operation 2093 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2094 [1/1] (1.94ns)   --->   "%icmp_ln150 = icmp eq i10 %indvar_flatten181, -424" [function.cpp:150->lenet.cpp:51]   --->   Operation 2094 'icmp' 'icmp_ln150' <Predicate = (!icmp_ln148)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2095 [1/1] (0.79ns)   --->   "%select_ln158 = select i1 %icmp_ln150, i3 0, i3 %y_0_i2641_0_0" [function.cpp:158->lenet.cpp:51]   --->   Operation 2095 'select' 'select_ln158' <Predicate = (!icmp_ln148)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 2096 [1/1] (0.80ns)   --->   "%xor_ln158 = xor i1 %icmp_ln150, true" [function.cpp:158->lenet.cpp:51]   --->   Operation 2096 'xor' 'xor_ln158' <Predicate = (!icmp_ln148)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2097 [1/1] (0.96ns)   --->   "%icmp_ln154 = icmp eq i4 %k_0_i2647_0_0, -8" [function.cpp:154->lenet.cpp:51]   --->   Operation 2097 'icmp' 'icmp_ln154' <Predicate = (!icmp_ln148)> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node and_ln158_2)   --->   "%and_ln158 = and i1 %icmp_ln154, %xor_ln158" [function.cpp:158->lenet.cpp:51]   --->   Operation 2098 'and' 'and_ln158' <Predicate = (!icmp_ln148)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2099 [1/1] (1.31ns)   --->   "%icmp_ln152 = icmp eq i8 %indvar_flatten149, 120" [function.cpp:152->lenet.cpp:51]   --->   Operation 2099 'icmp' 'icmp_ln152' <Predicate = (!icmp_ln148)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2100 [1/1] (0.80ns)   --->   "%and_ln158_1 = and i1 %icmp_ln152, %xor_ln158" [function.cpp:158->lenet.cpp:51]   --->   Operation 2100 'and' 'and_ln158_1' <Predicate = (!icmp_ln148)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2101 [1/1] (0.80ns)   --->   "%or_ln158 = or i1 %and_ln158_1, %icmp_ln150" [function.cpp:158->lenet.cpp:51]   --->   Operation 2101 'or' 'or_ln158' <Predicate = (!icmp_ln148)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2102 [1/1] (0.83ns)   --->   "%select_ln158_3 = select i1 %or_ln158, i4 0, i4 %set_0_i2644_0_0" [function.cpp:158->lenet.cpp:51]   --->   Operation 2102 'select' 'select_ln158_3' <Predicate = (!icmp_ln148)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node and_ln158_2)   --->   "%xor_ln158_1 = xor i1 %icmp_ln152, true" [function.cpp:158->lenet.cpp:51]   --->   Operation 2103 'xor' 'xor_ln158_1' <Predicate = (!icmp_ln148)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node and_ln158_2)   --->   "%or_ln158_16 = or i1 %icmp_ln150, %xor_ln158_1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2104 'or' 'or_ln158_16' <Predicate = (!icmp_ln148)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2105 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln158_2 = and i1 %and_ln158, %or_ln158_16" [function.cpp:158->lenet.cpp:51]   --->   Operation 2105 'and' 'and_ln158_2' <Predicate = (!icmp_ln148)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node select_ln152)   --->   "%or_ln152 = or i1 %and_ln158_2, %and_ln158_1" [function.cpp:152->lenet.cpp:51]   --->   Operation 2106 'or' 'or_ln152' <Predicate = (!icmp_ln148)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node select_ln152)   --->   "%or_ln152_1 = or i1 %or_ln152, %icmp_ln150" [function.cpp:152->lenet.cpp:51]   --->   Operation 2107 'or' 'or_ln152_1' <Predicate = (!icmp_ln148)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2108 [1/1] (0.83ns) (out node of the LUT)   --->   "%select_ln152 = select i1 %or_ln152_1, i4 0, i4 %k_0_i2647_0_0" [function.cpp:152->lenet.cpp:51]   --->   Operation 2108 'select' 'select_ln152' <Predicate = (!icmp_ln148)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 2109 [1/1] (1.30ns)   --->   "%add_ln152_1 = add i8 1, %indvar_flatten149" [function.cpp:152->lenet.cpp:51]   --->   Operation 2109 'add' 'add_ln152_1' <Predicate = (!icmp_ln148)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2110 [1/1] (1.41ns)   --->   "%add_ln150_1 = add i10 1, %indvar_flatten181" [function.cpp:150->lenet.cpp:51]   --->   Operation 2110 'add' 'add_ln150_1' <Predicate = (!icmp_ln148)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 12> <Delay = 8.43>
ST_67 : Operation 2111 [1/1] (0.76ns)   --->   "%add_ln148 = add i3 1, %x_0_i2638_0_0" [function.cpp:148->lenet.cpp:51]   --->   Operation 2111 'add' 'add_ln148' <Predicate = (!icmp_ln148)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2112 [1/1] (0.79ns)   --->   "%select_ln158_1 = select i1 %icmp_ln150, i3 %add_ln148, i3 %x_0_i2638_0_0" [function.cpp:158->lenet.cpp:51]   --->   Operation 2112 'select' 'select_ln158_1' <Predicate = (!icmp_ln148)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2113 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i3 %select_ln158_1 to i10" [function.cpp:158->lenet.cpp:51]   --->   Operation 2113 'zext' 'zext_ln158' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_67 : Operation 2114 [1/1] (0.00ns)   --->   "%zext_ln158_1 = zext i3 %select_ln158_1 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2114 'zext' 'zext_ln158_1' <Predicate = (!icmp_ln148 & and_ln158_1)> <Delay = 0.00>
ST_67 : Operation 2115 [1/1] (0.00ns)   --->   "%tmp_154 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln158_1, i2 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2115 'bitconcatenate' 'tmp_154' <Predicate = (!icmp_ln148 & and_ln158_1)> <Delay = 0.00>
ST_67 : Operation 2116 [1/1] (0.00ns)   --->   "%zext_ln1116_11 = zext i5 %tmp_154 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2116 'zext' 'zext_ln1116_11' <Predicate = (!icmp_ln148 & and_ln158_1)> <Delay = 0.00>
ST_67 : Operation 2117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_7 = add i64 %zext_ln158_1, %zext_ln1116_11" [function.cpp:158->lenet.cpp:51]   --->   Operation 2117 'add' 'add_ln1116_7' <Predicate = (!icmp_ln148 & and_ln158_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2118 [1/1] (0.00ns)   --->   "%tmp_155 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %add_ln148, i6 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2118 'bitconcatenate' 'tmp_155' <Predicate = (!icmp_ln148 & icmp_ln150 & !and_ln158_1)> <Delay = 0.00>
ST_67 : Operation 2119 [1/1] (0.00ns)   --->   "%zext_ln1116_12 = zext i9 %tmp_155 to i10" [function.cpp:158->lenet.cpp:51]   --->   Operation 2119 'zext' 'zext_ln1116_12' <Predicate = (!icmp_ln148 & icmp_ln150 & !and_ln158_1)> <Delay = 0.00>
ST_67 : Operation 2120 [1/1] (0.00ns)   --->   "%tmp_156 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %add_ln148, i4 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2120 'bitconcatenate' 'tmp_156' <Predicate = (!icmp_ln148 & icmp_ln150 & !and_ln158_1)> <Delay = 0.00>
ST_67 : Operation 2121 [1/1] (0.00ns)   --->   "%zext_ln1116_13 = zext i7 %tmp_156 to i10" [function.cpp:158->lenet.cpp:51]   --->   Operation 2121 'zext' 'zext_ln1116_13' <Predicate = (!icmp_ln148 & icmp_ln150 & !and_ln158_1)> <Delay = 0.00>
ST_67 : Operation 2122 [1/1] (1.36ns)   --->   "%add_ln1116_8 = add i10 %zext_ln1116_13, %zext_ln1116_12" [function.cpp:158->lenet.cpp:51]   --->   Operation 2122 'add' 'add_ln1116_8' <Predicate = (!icmp_ln148 & icmp_ln150 & !and_ln158_1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node select_ln158_5)   --->   "%select_ln158_2 = select i1 %icmp_ln150, i10 %add_ln1116_8, i10 %tmp_153" [function.cpp:158->lenet.cpp:51]   --->   Operation 2123 'select' 'select_ln158_2' <Predicate = (!icmp_ln148 & !and_ln158_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node select_ln158_5)   --->   "%zext_ln158_3 = zext i10 %select_ln158_2 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2124 'zext' 'zext_ln158_3' <Predicate = (!icmp_ln148 & !and_ln158_1)> <Delay = 0.00>
ST_67 : Operation 2125 [1/1] (0.76ns)   --->   "%add_ln150 = add i3 1, %select_ln158" [function.cpp:150->lenet.cpp:51]   --->   Operation 2125 'add' 'add_ln150' <Predicate = (!icmp_ln148)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2126 [1/1] (0.00ns)   --->   "%zext_ln158_4 = zext i3 %add_ln150 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2126 'zext' 'zext_ln158_4' <Predicate = (!icmp_ln148 & and_ln158_1)> <Delay = 0.00>
ST_67 : Operation 2127 [1/1] (2.84ns) (root node of TernaryAdder)   --->   "%add_ln1116_9 = add i64 %add_ln1116_7, %zext_ln158_4" [function.cpp:158->lenet.cpp:51]   --->   Operation 2127 'add' 'add_ln1116_9' <Predicate = (!icmp_ln148 & and_ln158_1)> <Delay = 2.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node select_ln158_5)   --->   "%shl_ln1116 = shl i64 %add_ln1116_9, 4" [function.cpp:158->lenet.cpp:51]   --->   Operation 2128 'shl' 'shl_ln1116' <Predicate = (!icmp_ln148 & and_ln158_1)> <Delay = 0.00>
ST_67 : Operation 2129 [1/1] (0.79ns)   --->   "%select_ln158_4 = select i1 %and_ln158_1, i3 %add_ln150, i3 %select_ln158" [function.cpp:158->lenet.cpp:51]   --->   Operation 2129 'select' 'select_ln158_4' <Predicate = (!icmp_ln148)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2130 [1/1] (0.00ns)   --->   "%zext_ln158_5 = zext i3 %select_ln158_4 to i13" [function.cpp:158->lenet.cpp:51]   --->   Operation 2130 'zext' 'zext_ln158_5' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_67 : Operation 2131 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln158_5 = select i1 %and_ln158_1, i64 %shl_ln1116, i64 %zext_ln158_3" [function.cpp:158->lenet.cpp:51]   --->   Operation 2131 'select' 'select_ln158_5' <Predicate = (!icmp_ln148)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2132 [1/1] (0.00ns)   --->   "%trunc_ln1116_2 = trunc i64 %select_ln158_5 to i10" [function.cpp:158->lenet.cpp:51]   --->   Operation 2132 'trunc' 'trunc_ln1116_2' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_67 : Operation 2133 [1/1] (0.00ns)   --->   "%P2_out_V_addr_1 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %select_ln158_5" [function.cpp:158->lenet.cpp:51]   --->   Operation 2133 'getelementptr' 'P2_out_V_addr_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_67 : Operation 2134 [2/2] (2.77ns)   --->   "%P2_out_V_load = load i16* %P2_out_V_addr_1, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2134 'load' 'P2_out_V_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_67 : Operation 2135 [1/1] (0.00ns)   --->   "%or_ln158_1 = or i10 %trunc_ln1116_2, 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2135 'or' 'or_ln158_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_67 : Operation 2136 [1/1] (0.00ns)   --->   "%zext_ln158_6 = zext i10 %or_ln158_1 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2136 'zext' 'zext_ln158_6' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_67 : Operation 2137 [1/1] (0.00ns)   --->   "%P2_out_V_addr_2 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_6" [function.cpp:158->lenet.cpp:51]   --->   Operation 2137 'getelementptr' 'P2_out_V_addr_2' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_67 : Operation 2138 [2/2] (2.77ns)   --->   "%P2_out_V_load_1 = load i16* %P2_out_V_addr_2, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2138 'load' 'P2_out_V_load_1' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_67 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node add_ln158)   --->   "%shl_ln4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %set_0_i2644_0_0, i3 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2139 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln148 & !or_ln158 & !and_ln158_2)> <Delay = 0.00>
ST_67 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node add_ln158)   --->   "%select_ln158_6 = select i1 %or_ln158, i7 0, i7 %shl_ln4" [function.cpp:158->lenet.cpp:51]   --->   Operation 2140 'select' 'select_ln158_6' <Predicate = (!icmp_ln148 & !and_ln158_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2141 [1/1] (0.99ns)   --->   "%add_ln152 = add i4 1, %select_ln158_3" [function.cpp:152->lenet.cpp:51]   --->   Operation 2141 'add' 'add_ln152' <Predicate = (!icmp_ln148)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node add_ln158)   --->   "%shl_ln158_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln152, i3 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2142 'bitconcatenate' 'shl_ln158_mid1' <Predicate = (!icmp_ln148 & and_ln158_2)> <Delay = 0.00>
ST_67 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node add_ln158)   --->   "%select_ln152_1 = select i1 %and_ln158_2, i7 %shl_ln158_mid1, i7 %select_ln158_6" [function.cpp:152->lenet.cpp:51]   --->   Operation 2143 'select' 'select_ln152_1' <Predicate = (!icmp_ln148)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2144 [1/1] (0.83ns)   --->   "%select_ln152_2 = select i1 %and_ln158_2, i4 %add_ln152, i4 %select_ln158_3" [function.cpp:152->lenet.cpp:51]   --->   Operation 2144 'select' 'select_ln152_2' <Predicate = (!icmp_ln148)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node add_ln158)   --->   "%zext_ln154 = zext i4 %select_ln152 to i7" [function.cpp:154->lenet.cpp:51]   --->   Operation 2145 'zext' 'zext_ln154' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_67 : Operation 2146 [1/1] (1.31ns) (out node of the LUT)   --->   "%add_ln158 = add i7 %zext_ln154, %select_ln152_1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2146 'add' 'add_ln158' <Predicate = (!icmp_ln148)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2147 [1/1] (0.00ns)   --->   "%zext_ln158_2 = zext i7 %add_ln158 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2147 'zext' 'zext_ln158_2' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_67 : Operation 2148 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i7 %add_ln158 to i10" [function.cpp:158->lenet.cpp:51]   --->   Operation 2148 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_67 : Operation 2149 [1/1] (0.00ns)   --->   "%tmp_157 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln158, i2 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2149 'bitconcatenate' 'tmp_157' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_67 : Operation 2150 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i9 %tmp_157 to i10" [function.cpp:158->lenet.cpp:51]   --->   Operation 2150 'zext' 'zext_ln1117_4' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_67 : Operation 2151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_2 = add i10 %zext_ln1117_3, %zext_ln1117_4" [function.cpp:158->lenet.cpp:51]   --->   Operation 2151 'add' 'add_ln1117_2' <Predicate = (!icmp_ln148)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2152 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln1117_3 = add i10 %add_ln1117_2, %zext_ln158" [function.cpp:158->lenet.cpp:51]   --->   Operation 2152 'add' 'add_ln1117_3' <Predicate = (!icmp_ln148)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2153 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i10 %add_ln1117_3 to i13" [function.cpp:158->lenet.cpp:51]   --->   Operation 2153 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_67 : Operation 2154 [1/1] (0.00ns)   --->   "%tmp_158 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln1117_3, i2 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2154 'bitconcatenate' 'tmp_158' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_67 : Operation 2155 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i12 %tmp_158 to i13" [function.cpp:158->lenet.cpp:51]   --->   Operation 2155 'zext' 'zext_ln1117_6' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_67 : Operation 2156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_4 = add i13 %zext_ln1117_5, %zext_ln1117_6" [function.cpp:158->lenet.cpp:51]   --->   Operation 2156 'add' 'add_ln1117_4' <Predicate = (!icmp_ln148)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2157 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln1117_5 = add i13 %add_ln1117_4, %zext_ln158_5" [function.cpp:158->lenet.cpp:51]   --->   Operation 2157 'add' 'add_ln1117_5' <Predicate = (!icmp_ln148)> <Delay = 3.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2158 [1/1] (0.00ns)   --->   "%C3_out_V_0_0_addr_3 = getelementptr [120 x i16]* @C3_out_V_0_0, i64 0, i64 %zext_ln158_2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2158 'getelementptr' 'C3_out_V_0_0_addr_3' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_67 : Operation 2159 [2/2] (2.77ns)   --->   "%C3_out_V_0_0_load_3 = load i16* %C3_out_V_0_0_addr_3, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2159 'load' 'C3_out_V_0_0_load_3' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 68 <SV = 13> <Delay = 2.77>
ST_68 : Operation 2160 [1/2] (2.77ns)   --->   "%P2_out_V_load = load i16* %P2_out_V_addr_1, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2160 'load' 'P2_out_V_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_68 : Operation 2161 [1/2] (2.77ns)   --->   "%P2_out_V_load_1 = load i16* %P2_out_V_addr_2, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2161 'load' 'P2_out_V_load_1' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_68 : Operation 2162 [1/1] (0.00ns)   --->   "%or_ln158_2 = or i10 %trunc_ln1116_2, 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2162 'or' 'or_ln158_2' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2163 [1/1] (0.00ns)   --->   "%zext_ln158_7 = zext i10 %or_ln158_2 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2163 'zext' 'zext_ln158_7' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2164 [1/1] (0.00ns)   --->   "%P2_out_V_addr_3 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2164 'getelementptr' 'P2_out_V_addr_3' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2165 [2/2] (2.77ns)   --->   "%P2_out_V_load_2 = load i16* %P2_out_V_addr_3, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2165 'load' 'P2_out_V_load_2' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_68 : Operation 2166 [1/1] (0.00ns)   --->   "%or_ln158_3 = or i10 %trunc_ln1116_2, 3" [function.cpp:158->lenet.cpp:51]   --->   Operation 2166 'or' 'or_ln158_3' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2167 [1/1] (0.00ns)   --->   "%zext_ln158_8 = zext i10 %or_ln158_3 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2167 'zext' 'zext_ln158_8' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2168 [1/1] (0.00ns)   --->   "%P2_out_V_addr_4 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_8" [function.cpp:158->lenet.cpp:51]   --->   Operation 2168 'getelementptr' 'P2_out_V_addr_4' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2169 [2/2] (2.77ns)   --->   "%P2_out_V_load_3 = load i16* %P2_out_V_addr_4, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2169 'load' 'P2_out_V_load_3' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_68 : Operation 2170 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i13 %add_ln1117_5 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2170 'zext' 'zext_ln1117_7' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2171 [1/1] (0.00ns)   --->   "%K3_W_V_0_addr = getelementptr [3000 x i8]* @K3_W_V_0, i64 0, i64 %zext_ln1117_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2171 'getelementptr' 'K3_W_V_0_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2172 [1/1] (0.00ns)   --->   "%K3_W_V_1_addr = getelementptr [3000 x i8]* @K3_W_V_1, i64 0, i64 %zext_ln1117_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2172 'getelementptr' 'K3_W_V_1_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2173 [1/1] (0.00ns)   --->   "%K3_W_V_10_addr = getelementptr [3000 x i8]* @K3_W_V_10, i64 0, i64 %zext_ln1117_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2173 'getelementptr' 'K3_W_V_10_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2174 [1/1] (0.00ns)   --->   "%K3_W_V_11_addr = getelementptr [3000 x i8]* @K3_W_V_11, i64 0, i64 %zext_ln1117_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2174 'getelementptr' 'K3_W_V_11_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2175 [1/1] (0.00ns)   --->   "%K3_W_V_12_addr = getelementptr [3000 x i8]* @K3_W_V_12, i64 0, i64 %zext_ln1117_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2175 'getelementptr' 'K3_W_V_12_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2176 [1/1] (0.00ns)   --->   "%K3_W_V_13_addr = getelementptr [3000 x i8]* @K3_W_V_13, i64 0, i64 %zext_ln1117_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2176 'getelementptr' 'K3_W_V_13_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2177 [1/1] (0.00ns)   --->   "%K3_W_V_14_addr = getelementptr [3000 x i8]* @K3_W_V_14, i64 0, i64 %zext_ln1117_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2177 'getelementptr' 'K3_W_V_14_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2178 [1/1] (0.00ns)   --->   "%K3_W_V_15_addr = getelementptr [3000 x i8]* @K3_W_V_15, i64 0, i64 %zext_ln1117_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2178 'getelementptr' 'K3_W_V_15_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2179 [1/1] (0.00ns)   --->   "%K3_W_V_2_addr = getelementptr [3000 x i8]* @K3_W_V_2, i64 0, i64 %zext_ln1117_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2179 'getelementptr' 'K3_W_V_2_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2180 [1/1] (0.00ns)   --->   "%K3_W_V_3_addr = getelementptr [3000 x i8]* @K3_W_V_3, i64 0, i64 %zext_ln1117_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2180 'getelementptr' 'K3_W_V_3_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2181 [1/1] (0.00ns)   --->   "%K3_W_V_4_addr = getelementptr [3000 x i8]* @K3_W_V_4, i64 0, i64 %zext_ln1117_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2181 'getelementptr' 'K3_W_V_4_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2182 [1/1] (0.00ns)   --->   "%K3_W_V_5_addr = getelementptr [3000 x i8]* @K3_W_V_5, i64 0, i64 %zext_ln1117_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2182 'getelementptr' 'K3_W_V_5_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2183 [1/1] (0.00ns)   --->   "%K3_W_V_6_addr = getelementptr [3000 x i8]* @K3_W_V_6, i64 0, i64 %zext_ln1117_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2183 'getelementptr' 'K3_W_V_6_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2184 [1/1] (0.00ns)   --->   "%K3_W_V_7_addr = getelementptr [3000 x i8]* @K3_W_V_7, i64 0, i64 %zext_ln1117_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2184 'getelementptr' 'K3_W_V_7_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2185 [1/1] (0.00ns)   --->   "%K3_W_V_8_addr = getelementptr [3000 x i8]* @K3_W_V_8, i64 0, i64 %zext_ln1117_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2185 'getelementptr' 'K3_W_V_8_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2186 [1/1] (0.00ns)   --->   "%K3_W_V_9_addr = getelementptr [3000 x i8]* @K3_W_V_9, i64 0, i64 %zext_ln1117_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2186 'getelementptr' 'K3_W_V_9_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_68 : Operation 2187 [2/2] (2.77ns)   --->   "%K3_W_V_0_load = load i8* %K3_W_V_0_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2187 'load' 'K3_W_V_0_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_68 : Operation 2188 [1/2] (2.77ns)   --->   "%C3_out_V_0_0_load_3 = load i16* %C3_out_V_0_0_addr_3, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2188 'load' 'C3_out_V_0_0_load_3' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_68 : Operation 2189 [2/2] (2.77ns)   --->   "%K3_W_V_1_load = load i8* %K3_W_V_1_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2189 'load' 'K3_W_V_1_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_68 : Operation 2190 [2/2] (2.77ns)   --->   "%K3_W_V_2_load = load i8* %K3_W_V_2_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2190 'load' 'K3_W_V_2_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_68 : Operation 2191 [2/2] (2.77ns)   --->   "%K3_W_V_3_load = load i8* %K3_W_V_3_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2191 'load' 'K3_W_V_3_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_68 : Operation 2192 [2/2] (2.77ns)   --->   "%K3_W_V_4_load = load i8* %K3_W_V_4_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2192 'load' 'K3_W_V_4_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_68 : Operation 2193 [2/2] (2.77ns)   --->   "%K3_W_V_5_load = load i8* %K3_W_V_5_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2193 'load' 'K3_W_V_5_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_68 : Operation 2194 [2/2] (2.77ns)   --->   "%K3_W_V_6_load = load i8* %K3_W_V_6_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2194 'load' 'K3_W_V_6_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_68 : Operation 2195 [2/2] (2.77ns)   --->   "%K3_W_V_7_load = load i8* %K3_W_V_7_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2195 'load' 'K3_W_V_7_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_68 : Operation 2196 [2/2] (2.77ns)   --->   "%K3_W_V_8_load = load i8* %K3_W_V_8_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2196 'load' 'K3_W_V_8_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_68 : Operation 2197 [2/2] (2.77ns)   --->   "%K3_W_V_9_load = load i8* %K3_W_V_9_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2197 'load' 'K3_W_V_9_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_68 : Operation 2198 [2/2] (2.77ns)   --->   "%K3_W_V_10_load = load i8* %K3_W_V_10_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2198 'load' 'K3_W_V_10_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_68 : Operation 2199 [2/2] (2.77ns)   --->   "%K3_W_V_11_load = load i8* %K3_W_V_11_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2199 'load' 'K3_W_V_11_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_68 : Operation 2200 [2/2] (2.77ns)   --->   "%K3_W_V_12_load = load i8* %K3_W_V_12_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2200 'load' 'K3_W_V_12_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_68 : Operation 2201 [2/2] (2.77ns)   --->   "%K3_W_V_13_load = load i8* %K3_W_V_13_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2201 'load' 'K3_W_V_13_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_68 : Operation 2202 [2/2] (2.77ns)   --->   "%K3_W_V_14_load = load i8* %K3_W_V_14_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2202 'load' 'K3_W_V_14_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_68 : Operation 2203 [2/2] (2.77ns)   --->   "%K3_W_V_15_load = load i8* %K3_W_V_15_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2203 'load' 'K3_W_V_15_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 69 <SV = 14> <Delay = 7.41>
ST_69 : Operation 2204 [1/1] (0.00ns)   --->   "%sext_ln158 = sext i16 %P2_out_V_load to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2204 'sext' 'sext_ln158' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_69 : Operation 2205 [1/1] (0.00ns)   --->   "%sext_ln158_1 = sext i16 %P2_out_V_load_1 to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2205 'sext' 'sext_ln158_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_69 : Operation 2206 [1/2] (2.77ns)   --->   "%P2_out_V_load_2 = load i16* %P2_out_V_addr_3, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2206 'load' 'P2_out_V_load_2' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_69 : Operation 2207 [1/1] (0.00ns)   --->   "%sext_ln158_2 = sext i16 %P2_out_V_load_2 to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2207 'sext' 'sext_ln158_2' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_69 : Operation 2208 [1/2] (2.77ns)   --->   "%P2_out_V_load_3 = load i16* %P2_out_V_addr_4, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2208 'load' 'P2_out_V_load_3' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_69 : Operation 2209 [1/1] (0.00ns)   --->   "%sext_ln158_3 = sext i16 %P2_out_V_load_3 to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2209 'sext' 'sext_ln158_3' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_69 : Operation 2210 [1/1] (0.00ns)   --->   "%or_ln158_4 = or i10 %trunc_ln1116_2, 4" [function.cpp:158->lenet.cpp:51]   --->   Operation 2210 'or' 'or_ln158_4' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_69 : Operation 2211 [1/1] (0.00ns)   --->   "%zext_ln158_9 = zext i10 %or_ln158_4 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2211 'zext' 'zext_ln158_9' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_69 : Operation 2212 [1/1] (0.00ns)   --->   "%P2_out_V_addr_5 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_9" [function.cpp:158->lenet.cpp:51]   --->   Operation 2212 'getelementptr' 'P2_out_V_addr_5' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_69 : Operation 2213 [2/2] (2.77ns)   --->   "%P2_out_V_load_4 = load i16* %P2_out_V_addr_5, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2213 'load' 'P2_out_V_load_4' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_69 : Operation 2214 [1/1] (0.00ns)   --->   "%or_ln158_5 = or i10 %trunc_ln1116_2, 5" [function.cpp:158->lenet.cpp:51]   --->   Operation 2214 'or' 'or_ln158_5' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_69 : Operation 2215 [1/1] (0.00ns)   --->   "%zext_ln158_10 = zext i10 %or_ln158_5 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2215 'zext' 'zext_ln158_10' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_69 : Operation 2216 [1/1] (0.00ns)   --->   "%P2_out_V_addr_6 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_10" [function.cpp:158->lenet.cpp:51]   --->   Operation 2216 'getelementptr' 'P2_out_V_addr_6' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_69 : Operation 2217 [2/2] (2.77ns)   --->   "%P2_out_V_load_5 = load i16* %P2_out_V_addr_6, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2217 'load' 'P2_out_V_load_5' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_69 : Operation 2218 [1/2] (2.77ns)   --->   "%K3_W_V_0_load = load i8* %K3_W_V_0_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2218 'load' 'K3_W_V_0_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_69 : Operation 2219 [1/1] (0.00ns)   --->   "%sext_ln1192_108 = sext i8 %K3_W_V_0_load to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2219 'sext' 'sext_ln1192_108' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_69 : Operation 2220 [1/1] (4.64ns)   --->   "%mul_ln1192_110 = mul i25 %sext_ln1192_108, %sext_ln158" [function.cpp:158->lenet.cpp:51]   --->   Operation 2220 'mul' 'mul_ln1192_110' <Predicate = (!icmp_ln148)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2221 [1/2] (2.77ns)   --->   "%K3_W_V_1_load = load i8* %K3_W_V_1_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2221 'load' 'K3_W_V_1_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_69 : Operation 2222 [1/1] (0.00ns)   --->   "%sext_ln1192_110 = sext i8 %K3_W_V_1_load to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2222 'sext' 'sext_ln1192_110' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_69 : Operation 2223 [1/1] (4.64ns)   --->   "%mul_ln1192_111 = mul i25 %sext_ln1192_110, %sext_ln158_1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2223 'mul' 'mul_ln1192_111' <Predicate = (!icmp_ln148)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2224 [1/2] (2.77ns)   --->   "%K3_W_V_2_load = load i8* %K3_W_V_2_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2224 'load' 'K3_W_V_2_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_69 : Operation 2225 [1/1] (0.00ns)   --->   "%sext_ln1192_112 = sext i8 %K3_W_V_2_load to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2225 'sext' 'sext_ln1192_112' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_69 : Operation 2226 [1/1] (4.64ns)   --->   "%mul_ln1192_112 = mul i25 %sext_ln1192_112, %sext_ln158_2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2226 'mul' 'mul_ln1192_112' <Predicate = (!icmp_ln148)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2227 [1/2] (2.77ns)   --->   "%K3_W_V_3_load = load i8* %K3_W_V_3_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2227 'load' 'K3_W_V_3_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_69 : Operation 2228 [1/1] (0.00ns)   --->   "%sext_ln1192_114 = sext i8 %K3_W_V_3_load to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2228 'sext' 'sext_ln1192_114' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_69 : Operation 2229 [1/1] (4.64ns)   --->   "%mul_ln1192_113 = mul i25 %sext_ln1192_114, %sext_ln158_3" [function.cpp:158->lenet.cpp:51]   --->   Operation 2229 'mul' 'mul_ln1192_113' <Predicate = (!icmp_ln148)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2230 [1/2] (2.77ns)   --->   "%K3_W_V_4_load = load i8* %K3_W_V_4_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2230 'load' 'K3_W_V_4_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_69 : Operation 2231 [1/2] (2.77ns)   --->   "%K3_W_V_5_load = load i8* %K3_W_V_5_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2231 'load' 'K3_W_V_5_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_69 : Operation 2232 [1/2] (2.77ns)   --->   "%K3_W_V_6_load = load i8* %K3_W_V_6_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2232 'load' 'K3_W_V_6_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_69 : Operation 2233 [1/2] (2.77ns)   --->   "%K3_W_V_7_load = load i8* %K3_W_V_7_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2233 'load' 'K3_W_V_7_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_69 : Operation 2234 [1/2] (2.77ns)   --->   "%K3_W_V_8_load = load i8* %K3_W_V_8_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2234 'load' 'K3_W_V_8_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_69 : Operation 2235 [1/2] (2.77ns)   --->   "%K3_W_V_9_load = load i8* %K3_W_V_9_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2235 'load' 'K3_W_V_9_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_69 : Operation 2236 [1/2] (2.77ns)   --->   "%K3_W_V_10_load = load i8* %K3_W_V_10_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2236 'load' 'K3_W_V_10_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_69 : Operation 2237 [1/2] (2.77ns)   --->   "%K3_W_V_11_load = load i8* %K3_W_V_11_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2237 'load' 'K3_W_V_11_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_69 : Operation 2238 [1/2] (2.77ns)   --->   "%K3_W_V_12_load = load i8* %K3_W_V_12_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2238 'load' 'K3_W_V_12_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_69 : Operation 2239 [1/2] (2.77ns)   --->   "%K3_W_V_13_load = load i8* %K3_W_V_13_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2239 'load' 'K3_W_V_13_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_69 : Operation 2240 [1/2] (2.77ns)   --->   "%K3_W_V_14_load = load i8* %K3_W_V_14_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2240 'load' 'K3_W_V_14_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_69 : Operation 2241 [1/2] (2.77ns)   --->   "%K3_W_V_15_load = load i8* %K3_W_V_15_addr, align 1" [function.cpp:158->lenet.cpp:51]   --->   Operation 2241 'load' 'K3_W_V_15_load' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 70 <SV = 15> <Delay = 7.41>
ST_70 : Operation 2242 [1/2] (2.77ns)   --->   "%P2_out_V_load_4 = load i16* %P2_out_V_addr_5, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2242 'load' 'P2_out_V_load_4' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_70 : Operation 2243 [1/1] (0.00ns)   --->   "%sext_ln158_4 = sext i16 %P2_out_V_load_4 to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2243 'sext' 'sext_ln158_4' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2244 [1/2] (2.77ns)   --->   "%P2_out_V_load_5 = load i16* %P2_out_V_addr_6, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2244 'load' 'P2_out_V_load_5' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_70 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln158_5 = sext i16 %P2_out_V_load_5 to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2245 'sext' 'sext_ln158_5' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2246 [1/1] (0.00ns)   --->   "%or_ln158_6 = or i10 %trunc_ln1116_2, 6" [function.cpp:158->lenet.cpp:51]   --->   Operation 2246 'or' 'or_ln158_6' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2247 [1/1] (0.00ns)   --->   "%zext_ln158_11 = zext i10 %or_ln158_6 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2247 'zext' 'zext_ln158_11' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2248 [1/1] (0.00ns)   --->   "%P2_out_V_addr_7 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_11" [function.cpp:158->lenet.cpp:51]   --->   Operation 2248 'getelementptr' 'P2_out_V_addr_7' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2249 [2/2] (2.77ns)   --->   "%P2_out_V_load_6 = load i16* %P2_out_V_addr_7, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2249 'load' 'P2_out_V_load_6' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_70 : Operation 2250 [1/1] (0.00ns)   --->   "%or_ln158_7 = or i10 %trunc_ln1116_2, 7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2250 'or' 'or_ln158_7' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2251 [1/1] (0.00ns)   --->   "%zext_ln158_12 = zext i10 %or_ln158_7 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2251 'zext' 'zext_ln158_12' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2252 [1/1] (0.00ns)   --->   "%P2_out_V_addr_8 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_12" [function.cpp:158->lenet.cpp:51]   --->   Operation 2252 'getelementptr' 'P2_out_V_addr_8' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2253 [2/2] (2.77ns)   --->   "%P2_out_V_load_7 = load i16* %P2_out_V_addr_8, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2253 'load' 'P2_out_V_load_7' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_70 : Operation 2254 [1/1] (0.00ns)   --->   "%sext_ln1192_109 = sext i25 %mul_ln1192_110 to i26" [function.cpp:158->lenet.cpp:51]   --->   Operation 2254 'sext' 'sext_ln1192_109' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2255 [1/1] (0.00ns)   --->   "%shl_ln728_125 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C3_out_V_0_0_load_3, i10 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2255 'bitconcatenate' 'shl_ln728_125' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2256 [1/1] (1.74ns)   --->   "%add_ln1192_126 = add i26 %sext_ln1192_109, %shl_ln728_125" [function.cpp:158->lenet.cpp:51]   --->   Operation 2256 'add' 'add_ln1192_126' <Predicate = (!icmp_ln148)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln1192_111 = sext i25 %mul_ln1192_111 to i26" [function.cpp:158->lenet.cpp:51]   --->   Operation 2257 'sext' 'sext_ln1192_111' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2258 [1/1] (0.00ns)   --->   "%tmp_159 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_126, i32 10, i32 25)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2258 'partselect' 'tmp_159' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2259 [1/1] (0.00ns)   --->   "%shl_ln728_126 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_159, i10 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2259 'bitconcatenate' 'shl_ln728_126' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2260 [1/1] (1.74ns)   --->   "%add_ln1192_127 = add i26 %sext_ln1192_111, %shl_ln728_126" [function.cpp:158->lenet.cpp:51]   --->   Operation 2260 'add' 'add_ln1192_127' <Predicate = (!icmp_ln148)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2261 [1/1] (0.00ns)   --->   "%sext_ln1192_113 = sext i25 %mul_ln1192_112 to i26" [function.cpp:158->lenet.cpp:51]   --->   Operation 2261 'sext' 'sext_ln1192_113' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2262 [1/1] (0.00ns)   --->   "%tmp_160 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_127, i32 10, i32 25)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2262 'partselect' 'tmp_160' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2263 [1/1] (0.00ns)   --->   "%shl_ln728_127 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_160, i10 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2263 'bitconcatenate' 'shl_ln728_127' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2264 [1/1] (1.74ns)   --->   "%add_ln1192_128 = add i26 %sext_ln1192_113, %shl_ln728_127" [function.cpp:158->lenet.cpp:51]   --->   Operation 2264 'add' 'add_ln1192_128' <Predicate = (!icmp_ln148)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2265 [1/1] (0.00ns)   --->   "%sext_ln1192_115 = sext i25 %mul_ln1192_113 to i26" [function.cpp:158->lenet.cpp:51]   --->   Operation 2265 'sext' 'sext_ln1192_115' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2266 [1/1] (0.00ns)   --->   "%tmp_161 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_128, i32 10, i32 25)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2266 'partselect' 'tmp_161' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2267 [1/1] (0.00ns)   --->   "%shl_ln728_128 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_161, i10 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2267 'bitconcatenate' 'shl_ln728_128' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2268 [1/1] (1.74ns)   --->   "%add_ln1192_129 = add i26 %sext_ln1192_115, %shl_ln728_128" [function.cpp:158->lenet.cpp:51]   --->   Operation 2268 'add' 'add_ln1192_129' <Predicate = (!icmp_ln148)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln1192_116 = sext i8 %K3_W_V_4_load to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2269 'sext' 'sext_ln1192_116' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2270 [1/1] (4.64ns)   --->   "%mul_ln1192_114 = mul i25 %sext_ln1192_116, %sext_ln158_4" [function.cpp:158->lenet.cpp:51]   --->   Operation 2270 'mul' 'mul_ln1192_114' <Predicate = (!icmp_ln148)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2271 [1/1] (0.00ns)   --->   "%tmp_162 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_129, i32 10, i32 25)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2271 'partselect' 'tmp_162' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2272 [1/1] (0.00ns)   --->   "%sext_ln1192_118 = sext i8 %K3_W_V_5_load to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2272 'sext' 'sext_ln1192_118' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_70 : Operation 2273 [1/1] (4.64ns)   --->   "%mul_ln1192_115 = mul i25 %sext_ln1192_118, %sext_ln158_5" [function.cpp:158->lenet.cpp:51]   --->   Operation 2273 'mul' 'mul_ln1192_115' <Predicate = (!icmp_ln148)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 16> <Delay = 7.41>
ST_71 : Operation 2274 [1/2] (2.77ns)   --->   "%P2_out_V_load_6 = load i16* %P2_out_V_addr_7, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2274 'load' 'P2_out_V_load_6' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_71 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln158_6 = sext i16 %P2_out_V_load_6 to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2275 'sext' 'sext_ln158_6' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_71 : Operation 2276 [1/2] (2.77ns)   --->   "%P2_out_V_load_7 = load i16* %P2_out_V_addr_8, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2276 'load' 'P2_out_V_load_7' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_71 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln158_7 = sext i16 %P2_out_V_load_7 to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2277 'sext' 'sext_ln158_7' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_71 : Operation 2278 [1/1] (0.00ns)   --->   "%or_ln158_8 = or i10 %trunc_ln1116_2, 8" [function.cpp:158->lenet.cpp:51]   --->   Operation 2278 'or' 'or_ln158_8' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_71 : Operation 2279 [1/1] (0.00ns)   --->   "%zext_ln158_13 = zext i10 %or_ln158_8 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2279 'zext' 'zext_ln158_13' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_71 : Operation 2280 [1/1] (0.00ns)   --->   "%P2_out_V_addr_9 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_13" [function.cpp:158->lenet.cpp:51]   --->   Operation 2280 'getelementptr' 'P2_out_V_addr_9' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_71 : Operation 2281 [2/2] (2.77ns)   --->   "%P2_out_V_load_8 = load i16* %P2_out_V_addr_9, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2281 'load' 'P2_out_V_load_8' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_71 : Operation 2282 [1/1] (0.00ns)   --->   "%or_ln158_9 = or i10 %trunc_ln1116_2, 9" [function.cpp:158->lenet.cpp:51]   --->   Operation 2282 'or' 'or_ln158_9' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_71 : Operation 2283 [1/1] (0.00ns)   --->   "%zext_ln158_14 = zext i10 %or_ln158_9 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2283 'zext' 'zext_ln158_14' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_71 : Operation 2284 [1/1] (0.00ns)   --->   "%P2_out_V_addr_10 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_14" [function.cpp:158->lenet.cpp:51]   --->   Operation 2284 'getelementptr' 'P2_out_V_addr_10' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_71 : Operation 2285 [2/2] (2.77ns)   --->   "%P2_out_V_load_9 = load i16* %P2_out_V_addr_10, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2285 'load' 'P2_out_V_load_9' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_71 : Operation 2286 [1/1] (0.00ns)   --->   "%sext_ln1192_117 = sext i25 %mul_ln1192_114 to i26" [function.cpp:158->lenet.cpp:51]   --->   Operation 2286 'sext' 'sext_ln1192_117' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_71 : Operation 2287 [1/1] (0.00ns)   --->   "%shl_ln728_129 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_162, i10 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2287 'bitconcatenate' 'shl_ln728_129' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_71 : Operation 2288 [1/1] (1.74ns)   --->   "%add_ln1192_130 = add i26 %sext_ln1192_117, %shl_ln728_129" [function.cpp:158->lenet.cpp:51]   --->   Operation 2288 'add' 'add_ln1192_130' <Predicate = (!icmp_ln148)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2289 [1/1] (0.00ns)   --->   "%sext_ln1192_119 = sext i25 %mul_ln1192_115 to i26" [function.cpp:158->lenet.cpp:51]   --->   Operation 2289 'sext' 'sext_ln1192_119' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_71 : Operation 2290 [1/1] (0.00ns)   --->   "%tmp_163 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_130, i32 10, i32 25)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2290 'partselect' 'tmp_163' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_71 : Operation 2291 [1/1] (0.00ns)   --->   "%shl_ln728_130 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_163, i10 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2291 'bitconcatenate' 'shl_ln728_130' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_71 : Operation 2292 [1/1] (1.74ns)   --->   "%add_ln1192_131 = add i26 %sext_ln1192_119, %shl_ln728_130" [function.cpp:158->lenet.cpp:51]   --->   Operation 2292 'add' 'add_ln1192_131' <Predicate = (!icmp_ln148)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2293 [1/1] (0.00ns)   --->   "%sext_ln1192_120 = sext i8 %K3_W_V_6_load to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2293 'sext' 'sext_ln1192_120' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_71 : Operation 2294 [1/1] (4.64ns)   --->   "%mul_ln1192_116 = mul i25 %sext_ln1192_120, %sext_ln158_6" [function.cpp:158->lenet.cpp:51]   --->   Operation 2294 'mul' 'mul_ln1192_116' <Predicate = (!icmp_ln148)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2295 [1/1] (0.00ns)   --->   "%tmp_164 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_131, i32 10, i32 25)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2295 'partselect' 'tmp_164' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_71 : Operation 2296 [1/1] (0.00ns)   --->   "%sext_ln1192_122 = sext i8 %K3_W_V_7_load to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2296 'sext' 'sext_ln1192_122' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_71 : Operation 2297 [1/1] (4.64ns)   --->   "%mul_ln1192_117 = mul i25 %sext_ln1192_122, %sext_ln158_7" [function.cpp:158->lenet.cpp:51]   --->   Operation 2297 'mul' 'mul_ln1192_117' <Predicate = (!icmp_ln148)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 17> <Delay = 7.41>
ST_72 : Operation 2298 [1/2] (2.77ns)   --->   "%P2_out_V_load_8 = load i16* %P2_out_V_addr_9, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2298 'load' 'P2_out_V_load_8' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_72 : Operation 2299 [1/1] (0.00ns)   --->   "%sext_ln158_8 = sext i16 %P2_out_V_load_8 to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2299 'sext' 'sext_ln158_8' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_72 : Operation 2300 [1/2] (2.77ns)   --->   "%P2_out_V_load_9 = load i16* %P2_out_V_addr_10, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2300 'load' 'P2_out_V_load_9' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_72 : Operation 2301 [1/1] (0.00ns)   --->   "%sext_ln158_9 = sext i16 %P2_out_V_load_9 to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2301 'sext' 'sext_ln158_9' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_72 : Operation 2302 [1/1] (0.00ns)   --->   "%or_ln158_10 = or i10 %trunc_ln1116_2, 10" [function.cpp:158->lenet.cpp:51]   --->   Operation 2302 'or' 'or_ln158_10' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_72 : Operation 2303 [1/1] (0.00ns)   --->   "%zext_ln158_15 = zext i10 %or_ln158_10 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2303 'zext' 'zext_ln158_15' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_72 : Operation 2304 [1/1] (0.00ns)   --->   "%P2_out_V_addr_11 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_15" [function.cpp:158->lenet.cpp:51]   --->   Operation 2304 'getelementptr' 'P2_out_V_addr_11' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_72 : Operation 2305 [2/2] (2.77ns)   --->   "%P2_out_V_load_10 = load i16* %P2_out_V_addr_11, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2305 'load' 'P2_out_V_load_10' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_72 : Operation 2306 [1/1] (0.00ns)   --->   "%or_ln158_11 = or i10 %trunc_ln1116_2, 11" [function.cpp:158->lenet.cpp:51]   --->   Operation 2306 'or' 'or_ln158_11' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_72 : Operation 2307 [1/1] (0.00ns)   --->   "%zext_ln158_16 = zext i10 %or_ln158_11 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2307 'zext' 'zext_ln158_16' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_72 : Operation 2308 [1/1] (0.00ns)   --->   "%P2_out_V_addr_12 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_16" [function.cpp:158->lenet.cpp:51]   --->   Operation 2308 'getelementptr' 'P2_out_V_addr_12' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_72 : Operation 2309 [2/2] (2.77ns)   --->   "%P2_out_V_load_11 = load i16* %P2_out_V_addr_12, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2309 'load' 'P2_out_V_load_11' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_72 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln1192_121 = sext i25 %mul_ln1192_116 to i26" [function.cpp:158->lenet.cpp:51]   --->   Operation 2310 'sext' 'sext_ln1192_121' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_72 : Operation 2311 [1/1] (0.00ns)   --->   "%shl_ln728_131 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_164, i10 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2311 'bitconcatenate' 'shl_ln728_131' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_72 : Operation 2312 [1/1] (1.74ns)   --->   "%add_ln1192_132 = add i26 %sext_ln1192_121, %shl_ln728_131" [function.cpp:158->lenet.cpp:51]   --->   Operation 2312 'add' 'add_ln1192_132' <Predicate = (!icmp_ln148)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2313 [1/1] (0.00ns)   --->   "%sext_ln1192_123 = sext i25 %mul_ln1192_117 to i26" [function.cpp:158->lenet.cpp:51]   --->   Operation 2313 'sext' 'sext_ln1192_123' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_72 : Operation 2314 [1/1] (0.00ns)   --->   "%tmp_165 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_132, i32 10, i32 25)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2314 'partselect' 'tmp_165' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_72 : Operation 2315 [1/1] (0.00ns)   --->   "%shl_ln728_132 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_165, i10 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2315 'bitconcatenate' 'shl_ln728_132' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_72 : Operation 2316 [1/1] (1.74ns)   --->   "%add_ln1192_133 = add i26 %sext_ln1192_123, %shl_ln728_132" [function.cpp:158->lenet.cpp:51]   --->   Operation 2316 'add' 'add_ln1192_133' <Predicate = (!icmp_ln148)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2317 [1/1] (0.00ns)   --->   "%sext_ln1192_124 = sext i8 %K3_W_V_8_load to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2317 'sext' 'sext_ln1192_124' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_72 : Operation 2318 [1/1] (4.64ns)   --->   "%mul_ln1192_118 = mul i25 %sext_ln1192_124, %sext_ln158_8" [function.cpp:158->lenet.cpp:51]   --->   Operation 2318 'mul' 'mul_ln1192_118' <Predicate = (!icmp_ln148)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2319 [1/1] (0.00ns)   --->   "%tmp_166 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_133, i32 10, i32 25)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2319 'partselect' 'tmp_166' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_72 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln1192_126 = sext i8 %K3_W_V_9_load to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2320 'sext' 'sext_ln1192_126' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_72 : Operation 2321 [1/1] (4.64ns)   --->   "%mul_ln1192_119 = mul i25 %sext_ln1192_126, %sext_ln158_9" [function.cpp:158->lenet.cpp:51]   --->   Operation 2321 'mul' 'mul_ln1192_119' <Predicate = (!icmp_ln148)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 18> <Delay = 7.41>
ST_73 : Operation 2322 [1/2] (2.77ns)   --->   "%P2_out_V_load_10 = load i16* %P2_out_V_addr_11, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2322 'load' 'P2_out_V_load_10' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_73 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln158_10 = sext i16 %P2_out_V_load_10 to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2323 'sext' 'sext_ln158_10' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_73 : Operation 2324 [1/2] (2.77ns)   --->   "%P2_out_V_load_11 = load i16* %P2_out_V_addr_12, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2324 'load' 'P2_out_V_load_11' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_73 : Operation 2325 [1/1] (0.00ns)   --->   "%sext_ln158_11 = sext i16 %P2_out_V_load_11 to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2325 'sext' 'sext_ln158_11' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_73 : Operation 2326 [1/1] (0.00ns)   --->   "%or_ln158_12 = or i10 %trunc_ln1116_2, 12" [function.cpp:158->lenet.cpp:51]   --->   Operation 2326 'or' 'or_ln158_12' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_73 : Operation 2327 [1/1] (0.00ns)   --->   "%zext_ln158_17 = zext i10 %or_ln158_12 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2327 'zext' 'zext_ln158_17' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_73 : Operation 2328 [1/1] (0.00ns)   --->   "%P2_out_V_addr_13 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_17" [function.cpp:158->lenet.cpp:51]   --->   Operation 2328 'getelementptr' 'P2_out_V_addr_13' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_73 : Operation 2329 [2/2] (2.77ns)   --->   "%P2_out_V_load_12 = load i16* %P2_out_V_addr_13, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2329 'load' 'P2_out_V_load_12' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_73 : Operation 2330 [1/1] (0.00ns)   --->   "%or_ln158_13 = or i10 %trunc_ln1116_2, 13" [function.cpp:158->lenet.cpp:51]   --->   Operation 2330 'or' 'or_ln158_13' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_73 : Operation 2331 [1/1] (0.00ns)   --->   "%zext_ln158_18 = zext i10 %or_ln158_13 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2331 'zext' 'zext_ln158_18' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_73 : Operation 2332 [1/1] (0.00ns)   --->   "%P2_out_V_addr_14 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_18" [function.cpp:158->lenet.cpp:51]   --->   Operation 2332 'getelementptr' 'P2_out_V_addr_14' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_73 : Operation 2333 [2/2] (2.77ns)   --->   "%P2_out_V_load_13 = load i16* %P2_out_V_addr_14, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2333 'load' 'P2_out_V_load_13' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_73 : Operation 2334 [1/1] (0.00ns)   --->   "%sext_ln1192_125 = sext i25 %mul_ln1192_118 to i26" [function.cpp:158->lenet.cpp:51]   --->   Operation 2334 'sext' 'sext_ln1192_125' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_73 : Operation 2335 [1/1] (0.00ns)   --->   "%shl_ln728_133 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_166, i10 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2335 'bitconcatenate' 'shl_ln728_133' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_73 : Operation 2336 [1/1] (1.74ns)   --->   "%add_ln1192_134 = add i26 %sext_ln1192_125, %shl_ln728_133" [function.cpp:158->lenet.cpp:51]   --->   Operation 2336 'add' 'add_ln1192_134' <Predicate = (!icmp_ln148)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2337 [1/1] (0.00ns)   --->   "%sext_ln1192_127 = sext i25 %mul_ln1192_119 to i26" [function.cpp:158->lenet.cpp:51]   --->   Operation 2337 'sext' 'sext_ln1192_127' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_73 : Operation 2338 [1/1] (0.00ns)   --->   "%tmp_167 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_134, i32 10, i32 25)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2338 'partselect' 'tmp_167' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_73 : Operation 2339 [1/1] (0.00ns)   --->   "%shl_ln728_134 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_167, i10 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2339 'bitconcatenate' 'shl_ln728_134' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_73 : Operation 2340 [1/1] (1.74ns)   --->   "%add_ln1192_135 = add i26 %sext_ln1192_127, %shl_ln728_134" [function.cpp:158->lenet.cpp:51]   --->   Operation 2340 'add' 'add_ln1192_135' <Predicate = (!icmp_ln148)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2341 [1/1] (0.00ns)   --->   "%sext_ln1192_128 = sext i8 %K3_W_V_10_load to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2341 'sext' 'sext_ln1192_128' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_73 : Operation 2342 [1/1] (4.64ns)   --->   "%mul_ln1192_120 = mul i25 %sext_ln1192_128, %sext_ln158_10" [function.cpp:158->lenet.cpp:51]   --->   Operation 2342 'mul' 'mul_ln1192_120' <Predicate = (!icmp_ln148)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2343 [1/1] (0.00ns)   --->   "%tmp_168 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_135, i32 10, i32 25)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2343 'partselect' 'tmp_168' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_73 : Operation 2344 [1/1] (0.00ns)   --->   "%sext_ln1192_130 = sext i8 %K3_W_V_11_load to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2344 'sext' 'sext_ln1192_130' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_73 : Operation 2345 [1/1] (4.64ns)   --->   "%mul_ln1192_121 = mul i25 %sext_ln1192_130, %sext_ln158_11" [function.cpp:158->lenet.cpp:51]   --->   Operation 2345 'mul' 'mul_ln1192_121' <Predicate = (!icmp_ln148)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2346 [1/1] (0.99ns)   --->   "%add_ln154 = add i4 1, %select_ln152" [function.cpp:154->lenet.cpp:51]   --->   Operation 2346 'add' 'add_ln154' <Predicate = (!icmp_ln148)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2347 [1/1] (0.44ns)   --->   "%select_ln152_3 = select i1 %or_ln158, i8 1, i8 %add_ln152_1" [function.cpp:152->lenet.cpp:51]   --->   Operation 2347 'select' 'select_ln152_3' <Predicate = (!icmp_ln148)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 2348 [1/1] (0.99ns)   --->   "%select_ln150 = select i1 %icmp_ln150, i10 1, i10 %add_ln150_1" [function.cpp:150->lenet.cpp:51]   --->   Operation 2348 'select' 'select_ln150' <Predicate = (!icmp_ln148)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 74 <SV = 19> <Delay = 7.41>
ST_74 : Operation 2349 [1/2] (2.77ns)   --->   "%P2_out_V_load_12 = load i16* %P2_out_V_addr_13, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2349 'load' 'P2_out_V_load_12' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_74 : Operation 2350 [1/1] (0.00ns)   --->   "%sext_ln158_12 = sext i16 %P2_out_V_load_12 to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2350 'sext' 'sext_ln158_12' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_74 : Operation 2351 [1/2] (2.77ns)   --->   "%P2_out_V_load_13 = load i16* %P2_out_V_addr_14, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2351 'load' 'P2_out_V_load_13' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_74 : Operation 2352 [1/1] (0.00ns)   --->   "%sext_ln158_13 = sext i16 %P2_out_V_load_13 to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2352 'sext' 'sext_ln158_13' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_74 : Operation 2353 [1/1] (0.00ns)   --->   "%or_ln158_14 = or i10 %trunc_ln1116_2, 14" [function.cpp:158->lenet.cpp:51]   --->   Operation 2353 'or' 'or_ln158_14' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_74 : Operation 2354 [1/1] (0.00ns)   --->   "%zext_ln158_19 = zext i10 %or_ln158_14 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2354 'zext' 'zext_ln158_19' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_74 : Operation 2355 [1/1] (0.00ns)   --->   "%P2_out_V_addr_15 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_19" [function.cpp:158->lenet.cpp:51]   --->   Operation 2355 'getelementptr' 'P2_out_V_addr_15' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_74 : Operation 2356 [2/2] (2.77ns)   --->   "%P2_out_V_load_14 = load i16* %P2_out_V_addr_15, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2356 'load' 'P2_out_V_load_14' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_74 : Operation 2357 [1/1] (0.00ns)   --->   "%or_ln158_15 = or i10 %trunc_ln1116_2, 15" [function.cpp:158->lenet.cpp:51]   --->   Operation 2357 'or' 'or_ln158_15' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_74 : Operation 2358 [1/1] (0.00ns)   --->   "%zext_ln158_20 = zext i10 %or_ln158_15 to i64" [function.cpp:158->lenet.cpp:51]   --->   Operation 2358 'zext' 'zext_ln158_20' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_74 : Operation 2359 [1/1] (0.00ns)   --->   "%P2_out_V_addr_16 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_20" [function.cpp:158->lenet.cpp:51]   --->   Operation 2359 'getelementptr' 'P2_out_V_addr_16' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_74 : Operation 2360 [2/2] (2.77ns)   --->   "%P2_out_V_load_15 = load i16* %P2_out_V_addr_16, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2360 'load' 'P2_out_V_load_15' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_74 : Operation 2361 [1/1] (0.00ns)   --->   "%sext_ln1192_129 = sext i25 %mul_ln1192_120 to i26" [function.cpp:158->lenet.cpp:51]   --->   Operation 2361 'sext' 'sext_ln1192_129' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_74 : Operation 2362 [1/1] (0.00ns)   --->   "%shl_ln728_135 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_168, i10 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2362 'bitconcatenate' 'shl_ln728_135' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_74 : Operation 2363 [1/1] (1.74ns)   --->   "%add_ln1192_136 = add i26 %sext_ln1192_129, %shl_ln728_135" [function.cpp:158->lenet.cpp:51]   --->   Operation 2363 'add' 'add_ln1192_136' <Predicate = (!icmp_ln148)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2364 [1/1] (0.00ns)   --->   "%sext_ln1192_131 = sext i25 %mul_ln1192_121 to i26" [function.cpp:158->lenet.cpp:51]   --->   Operation 2364 'sext' 'sext_ln1192_131' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_74 : Operation 2365 [1/1] (0.00ns)   --->   "%tmp_169 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_136, i32 10, i32 25)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2365 'partselect' 'tmp_169' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_74 : Operation 2366 [1/1] (0.00ns)   --->   "%shl_ln728_136 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_169, i10 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2366 'bitconcatenate' 'shl_ln728_136' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_74 : Operation 2367 [1/1] (1.74ns)   --->   "%add_ln1192_137 = add i26 %sext_ln1192_131, %shl_ln728_136" [function.cpp:158->lenet.cpp:51]   --->   Operation 2367 'add' 'add_ln1192_137' <Predicate = (!icmp_ln148)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2368 [1/1] (0.00ns)   --->   "%sext_ln1192_132 = sext i8 %K3_W_V_12_load to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2368 'sext' 'sext_ln1192_132' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_74 : Operation 2369 [1/1] (4.64ns)   --->   "%mul_ln1192_122 = mul i25 %sext_ln1192_132, %sext_ln158_12" [function.cpp:158->lenet.cpp:51]   --->   Operation 2369 'mul' 'mul_ln1192_122' <Predicate = (!icmp_ln148)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2370 [1/1] (0.00ns)   --->   "%tmp_170 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_137, i32 10, i32 25)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2370 'partselect' 'tmp_170' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_74 : Operation 2371 [1/1] (0.00ns)   --->   "%sext_ln1192_134 = sext i8 %K3_W_V_13_load to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2371 'sext' 'sext_ln1192_134' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_74 : Operation 2372 [1/1] (4.64ns)   --->   "%mul_ln1192_123 = mul i25 %sext_ln1192_134, %sext_ln158_13" [function.cpp:158->lenet.cpp:51]   --->   Operation 2372 'mul' 'mul_ln1192_123' <Predicate = (!icmp_ln148)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 20> <Delay = 7.41>
ST_75 : Operation 2373 [1/2] (2.77ns)   --->   "%P2_out_V_load_14 = load i16* %P2_out_V_addr_15, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2373 'load' 'P2_out_V_load_14' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_75 : Operation 2374 [1/1] (0.00ns)   --->   "%sext_ln158_14 = sext i16 %P2_out_V_load_14 to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2374 'sext' 'sext_ln158_14' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_75 : Operation 2375 [1/2] (2.77ns)   --->   "%P2_out_V_load_15 = load i16* %P2_out_V_addr_16, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2375 'load' 'P2_out_V_load_15' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_75 : Operation 2376 [1/1] (0.00ns)   --->   "%sext_ln158_15 = sext i16 %P2_out_V_load_15 to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2376 'sext' 'sext_ln158_15' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_75 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln1192_133 = sext i25 %mul_ln1192_122 to i26" [function.cpp:158->lenet.cpp:51]   --->   Operation 2377 'sext' 'sext_ln1192_133' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_75 : Operation 2378 [1/1] (0.00ns)   --->   "%shl_ln728_137 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_170, i10 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2378 'bitconcatenate' 'shl_ln728_137' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_75 : Operation 2379 [1/1] (1.74ns)   --->   "%add_ln1192_138 = add i26 %sext_ln1192_133, %shl_ln728_137" [function.cpp:158->lenet.cpp:51]   --->   Operation 2379 'add' 'add_ln1192_138' <Predicate = (!icmp_ln148)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2380 [1/1] (0.00ns)   --->   "%sext_ln1192_135 = sext i25 %mul_ln1192_123 to i26" [function.cpp:158->lenet.cpp:51]   --->   Operation 2380 'sext' 'sext_ln1192_135' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_75 : Operation 2381 [1/1] (0.00ns)   --->   "%tmp_171 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_138, i32 10, i32 25)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2381 'partselect' 'tmp_171' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_75 : Operation 2382 [1/1] (0.00ns)   --->   "%shl_ln728_138 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_171, i10 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2382 'bitconcatenate' 'shl_ln728_138' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_75 : Operation 2383 [1/1] (1.74ns)   --->   "%add_ln1192_139 = add i26 %sext_ln1192_135, %shl_ln728_138" [function.cpp:158->lenet.cpp:51]   --->   Operation 2383 'add' 'add_ln1192_139' <Predicate = (!icmp_ln148)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2384 [1/1] (0.00ns)   --->   "%sext_ln1192_136 = sext i8 %K3_W_V_14_load to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2384 'sext' 'sext_ln1192_136' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_75 : Operation 2385 [1/1] (4.64ns)   --->   "%mul_ln1192_124 = mul i25 %sext_ln1192_136, %sext_ln158_14" [function.cpp:158->lenet.cpp:51]   --->   Operation 2385 'mul' 'mul_ln1192_124' <Predicate = (!icmp_ln148)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2386 [1/1] (0.00ns)   --->   "%tmp_172 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_139, i32 10, i32 25)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2386 'partselect' 'tmp_172' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_75 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln1192_138 = sext i8 %K3_W_V_15_load to i25" [function.cpp:158->lenet.cpp:51]   --->   Operation 2387 'sext' 'sext_ln1192_138' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_75 : Operation 2388 [1/1] (4.64ns)   --->   "%mul_ln1192_125 = mul i25 %sext_ln1192_138, %sext_ln158_15" [function.cpp:158->lenet.cpp:51]   --->   Operation 2388 'mul' 'mul_ln1192_125' <Predicate = (!icmp_ln148)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 21> <Delay = 6.25>
ST_76 : Operation 2389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_conv3_w_conv3_w1_s)"   --->   Operation 2389 'specloopname' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_76 : Operation 2390 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3000, i64 3000, i64 3000) nounwind"   --->   Operation 2390 'speclooptripcount' 'empty_41' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_76 : Operation 2391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_conv3_w_conv3_w1_s)"   --->   Operation 2391 'specloopname' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_76 : Operation 2392 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @conv3_w_conv3_w1_str)"   --->   Operation 2392 'specloopname' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_76 : Operation 2393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str15) nounwind" [function.cpp:155->lenet.cpp:51]   --->   Operation 2393 'specloopname' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_76 : Operation 2394 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str15) nounwind" [function.cpp:155->lenet.cpp:51]   --->   Operation 2394 'specregionbegin' 'tmp_12' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_76 : Operation 2395 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [function.cpp:156->lenet.cpp:51]   --->   Operation 2395 'specpipeline' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_76 : Operation 2396 [1/1] (0.00ns)   --->   "%sext_ln1192_137 = sext i25 %mul_ln1192_124 to i26" [function.cpp:158->lenet.cpp:51]   --->   Operation 2396 'sext' 'sext_ln1192_137' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_76 : Operation 2397 [1/1] (0.00ns)   --->   "%shl_ln728_139 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_172, i10 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2397 'bitconcatenate' 'shl_ln728_139' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_76 : Operation 2398 [1/1] (1.74ns)   --->   "%add_ln1192_140 = add i26 %sext_ln1192_137, %shl_ln728_139" [function.cpp:158->lenet.cpp:51]   --->   Operation 2398 'add' 'add_ln1192_140' <Predicate = (!icmp_ln148)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2399 [1/1] (0.00ns)   --->   "%sext_ln1192_139 = sext i25 %mul_ln1192_125 to i26" [function.cpp:158->lenet.cpp:51]   --->   Operation 2399 'sext' 'sext_ln1192_139' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_76 : Operation 2400 [1/1] (0.00ns)   --->   "%tmp_173 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_140, i32 10, i32 25)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2400 'partselect' 'tmp_173' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_76 : Operation 2401 [1/1] (0.00ns)   --->   "%shl_ln728_140 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_173, i10 0)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2401 'bitconcatenate' 'shl_ln728_140' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_76 : Operation 2402 [1/1] (1.74ns)   --->   "%add_ln1192_141 = add i26 %sext_ln1192_139, %shl_ln728_140" [function.cpp:158->lenet.cpp:51]   --->   Operation 2402 'add' 'add_ln1192_141' <Predicate = (!icmp_ln148)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2403 [1/1] (0.00ns)   --->   "%trunc_ln708_24 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_141, i32 10, i32 25)" [function.cpp:158->lenet.cpp:51]   --->   Operation 2403 'partselect' 'trunc_ln708_24' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_76 : Operation 2404 [1/1] (2.77ns)   --->   "store i16 %trunc_ln708_24, i16* %C3_out_V_0_0_addr_3, align 2" [function.cpp:158->lenet.cpp:51]   --->   Operation 2404 'store' <Predicate = (!icmp_ln148)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_76 : Operation 2405 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str15, i32 %tmp_12) nounwind" [function.cpp:160->lenet.cpp:51]   --->   Operation 2405 'specregionend' 'empty_42' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_76 : Operation 2406 [1/1] (0.00ns)   --->   "br label %.preheader210.i2639.0.0.preheader"   --->   Operation 2406 'br' <Predicate = (!icmp_ln148)> <Delay = 0.00>

State 77 <SV = 12> <Delay = 0.46>
ST_77 : Operation 2407 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str17) nounwind" [function.cpp:170->lenet.cpp:51]   --->   Operation 2407 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2408 [1/1] (0.46ns)   --->   "br label %.loopexit" [function.cpp:171->lenet.cpp:51]   --->   Operation 2408 'br' <Predicate = true> <Delay = 0.46>

State 78 <SV = 13> <Delay = 0.99>
ST_78 : Operation 2409 [1/1] (0.00ns)   --->   "%set3_0_i2664_0_0 = phi i4 [ 0, %conv3_b_begin ], [ %add_ln171, %.loopexit.loopexit ]" [function.cpp:171->lenet.cpp:51]   --->   Operation 2409 'phi' 'set3_0_i2664_0_0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2410 [1/1] (0.96ns)   --->   "%icmp_ln171 = icmp eq i4 %set3_0_i2664_0_0, -1" [function.cpp:171->lenet.cpp:51]   --->   Operation 2410 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2411 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15) nounwind"   --->   Operation 2411 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2412 [1/1] (0.99ns)   --->   "%add_ln171 = add i4 %set3_0_i2664_0_0, 1" [function.cpp:171->lenet.cpp:51]   --->   Operation 2412 'add' 'add_ln171' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2413 [1/1] (0.00ns)   --->   "br i1 %icmp_ln171, label %conv3_b_end, label %.preheader.preheader.i2665.0.0" [function.cpp:171->lenet.cpp:51]   --->   Operation 2413 'br' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2414 [1/1] (0.00ns)   --->   "%shl_ln5 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %set3_0_i2664_0_0, i3 0)" [function.cpp:175->lenet.cpp:51]   --->   Operation 2414 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_78 : Operation 2415 [1/1] (0.46ns)   --->   "br label %.preheader.i2667.0.0" [function.cpp:173->lenet.cpp:51]   --->   Operation 2415 'br' <Predicate = (!icmp_ln171)> <Delay = 0.46>
ST_78 : Operation 2416 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str17, i32 %tmp_7) nounwind" [function.cpp:182->lenet.cpp:51]   --->   Operation 2416 'specregionend' 'empty_43' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_78 : Operation 2417 [1/1] (0.46ns)   --->   "br label %conv3.exit" [function.cpp:189->lenet.cpp:52]   --->   Operation 2417 'br' <Predicate = (icmp_ln171)> <Delay = 0.46>

State 79 <SV = 14> <Delay = 4.08>
ST_79 : Operation 2418 [1/1] (0.00ns)   --->   "%k4_0_i2666_0_0 = phi i4 [ %add_ln173, %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge.i2672.0.0 ], [ 0, %.preheader.preheader.i2665.0.0 ]" [function.cpp:173->lenet.cpp:51]   --->   Operation 2418 'phi' 'k4_0_i2666_0_0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2419 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i4 %k4_0_i2666_0_0 to i7" [function.cpp:173->lenet.cpp:51]   --->   Operation 2419 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2420 [1/1] (0.96ns)   --->   "%icmp_ln173 = icmp eq i4 %k4_0_i2666_0_0, -8" [function.cpp:173->lenet.cpp:51]   --->   Operation 2420 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2421 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 2421 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2422 [1/1] (0.99ns)   --->   "%add_ln173 = add i4 %k4_0_i2666_0_0, 1" [function.cpp:173->lenet.cpp:51]   --->   Operation 2422 'add' 'add_ln173' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2423 [1/1] (0.00ns)   --->   "br i1 %icmp_ln173, label %.loopexit.loopexit, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0" [function.cpp:173->lenet.cpp:51]   --->   Operation 2423 'br' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2424 [1/1] (1.31ns)   --->   "%add_ln175 = add i7 %shl_ln5, %zext_ln173" [function.cpp:175->lenet.cpp:51]   --->   Operation 2424 'add' 'add_ln175' <Predicate = (!icmp_ln173)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2425 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i7 %add_ln175 to i64" [function.cpp:175->lenet.cpp:51]   --->   Operation 2425 'zext' 'zext_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_79 : Operation 2426 [1/1] (0.00ns)   --->   "%C3_out_V_0_0_addr_1 = getelementptr [120 x i16]* @C3_out_V_0_0, i64 0, i64 %zext_ln175" [function.cpp:175->lenet.cpp:51]   --->   Operation 2426 'getelementptr' 'C3_out_V_0_0_addr_1' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_79 : Operation 2427 [2/2] (2.77ns)   --->   "%C3_out_V_0_0_load_1 = load i16* %C3_out_V_0_0_addr_1, align 2" [function.cpp:175->lenet.cpp:51]   --->   Operation 2427 'load' 'C3_out_V_0_0_load_1' <Predicate = (!icmp_ln173)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_79 : Operation 2428 [1/1] (0.00ns)   --->   "%K3_B_V_addr = getelementptr [120 x i8]* @K3_B_V, i64 0, i64 %zext_ln175" [function.cpp:175->lenet.cpp:51]   --->   Operation 2428 'getelementptr' 'K3_B_V_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_79 : Operation 2429 [2/2] (2.77ns)   --->   "%K3_B_V_load = load i8* %K3_B_V_addr, align 1" [function.cpp:175->lenet.cpp:51]   --->   Operation 2429 'load' 'K3_B_V_load' <Predicate = (!icmp_ln173)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_79 : Operation 2430 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 2430 'br' <Predicate = (icmp_ln173)> <Delay = 0.00>

State 80 <SV = 15> <Delay = 7.08>
ST_80 : Operation 2431 [1/2] (2.77ns)   --->   "%C3_out_V_0_0_load_1 = load i16* %C3_out_V_0_0_addr_1, align 2" [function.cpp:175->lenet.cpp:51]   --->   Operation 2431 'load' 'C3_out_V_0_0_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_80 : Operation 2432 [1/2] (2.77ns)   --->   "%K3_B_V_load = load i8* %K3_B_V_addr, align 1" [function.cpp:175->lenet.cpp:51]   --->   Operation 2432 'load' 'K3_B_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_80 : Operation 2433 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %K3_B_V_load to i16" [function.cpp:175->lenet.cpp:51]   --->   Operation 2433 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2434 [1/1] (1.54ns)   --->   "%add_ln703_13 = add i16 %C3_out_V_0_0_load_1, %sext_ln1265" [function.cpp:175->lenet.cpp:51]   --->   Operation 2434 'add' 'add_ln703_13' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2435 [1/1] (2.77ns)   --->   "store i16 %add_ln703_13, i16* %C3_out_V_0_0_addr_1, align 2" [function.cpp:175->lenet.cpp:51]   --->   Operation 2435 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 81 <SV = 16> <Delay = 2.77>
ST_81 : Operation 2436 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i4 %k4_0_i2666_0_0 to i64" [function.cpp:176->lenet.cpp:51]   --->   Operation 2436 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2437 [1/1] (0.00ns)   --->   "%C3_out_V_0_0_addr_2 = getelementptr [120 x i16]* @C3_out_V_0_0, i64 0, i64 %zext_ln176" [function.cpp:176->lenet.cpp:51]   --->   Operation 2437 'getelementptr' 'C3_out_V_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2438 [2/2] (2.77ns)   --->   "%C3_out_V_0_0_load_2 = load i16* %C3_out_V_0_0_addr_2, align 2" [function.cpp:176->lenet.cpp:51]   --->   Operation 2438 'load' 'C3_out_V_0_0_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 82 <SV = 17> <Delay = 2.77>
ST_82 : Operation 2439 [1/2] (2.77ns)   --->   "%C3_out_V_0_0_load_2 = load i16* %C3_out_V_0_0_addr_2, align 2" [function.cpp:176->lenet.cpp:51]   --->   Operation 2439 'load' 'C3_out_V_0_0_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_82 : Operation 2440 [1/1] (0.00ns)   --->   "%tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %C3_out_V_0_0_load_2, i32 15)" [function.cpp:176->lenet.cpp:51]   --->   Operation 2440 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2441 [1/1] (0.00ns)   --->   "br i1 %tmp_175, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2671.0.0, label %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge.i2672.0.0" [function.cpp:176->lenet.cpp:51]   --->   Operation 2441 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2442 [1/1] (2.77ns)   --->   "store i16 0, i16* %C3_out_V_0_0_addr_2, align 2" [function.cpp:178->lenet.cpp:51]   --->   Operation 2442 'store' <Predicate = (tmp_175)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_82 : Operation 2443 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge.i2672.0.0" [function.cpp:179->lenet.cpp:51]   --->   Operation 2443 'br' <Predicate = (tmp_175)> <Delay = 0.00>
ST_82 : Operation 2444 [1/1] (0.00ns)   --->   "br label %.preheader.i2667.0.0" [function.cpp:173->lenet.cpp:51]   --->   Operation 2444 'br' <Predicate = true> <Delay = 0.00>

State 83 <SV = 14> <Delay = 2.77>
ST_83 : Operation 2445 [1/1] (0.00ns)   --->   "%m_0_i = phi i7 [ %m_6, %2 ], [ 0, %conv3_b_end ]"   --->   Operation 2445 'phi' 'm_0_i' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2446 [1/1] (1.06ns)   --->   "%icmp_ln189 = icmp eq i7 %m_0_i, -8" [function.cpp:189->lenet.cpp:52]   --->   Operation 2446 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2447 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 2447 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2448 [1/1] (1.31ns)   --->   "%m_6 = add i7 %m_0_i, 1" [function.cpp:192->lenet.cpp:52]   --->   Operation 2448 'add' 'm_6' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2449 [1/1] (0.00ns)   --->   "br i1 %icmp_ln189, label %reshape.exit.preheader, label %2" [function.cpp:189->lenet.cpp:52]   --->   Operation 2449 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2450 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i7 %m_0_i to i64" [function.cpp:191->lenet.cpp:52]   --->   Operation 2450 'zext' 'zext_ln191' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_83 : Operation 2451 [1/1] (0.00ns)   --->   "%C3_out_V_0_0_addr = getelementptr [120 x i16]* @C3_out_V_0_0, i64 0, i64 %zext_ln191" [function.cpp:191->lenet.cpp:52]   --->   Operation 2451 'getelementptr' 'C3_out_V_0_0_addr' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_83 : Operation 2452 [2/2] (2.77ns)   --->   "%C3_out_V_0_0_load = load i16* %C3_out_V_0_0_addr, align 2" [function.cpp:191->lenet.cpp:52]   --->   Operation 2452 'load' 'C3_out_V_0_0_load' <Predicate = (!icmp_ln189)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_83 : Operation 2453 [1/1] (0.46ns)   --->   "br label %reshape.exit" [function.cpp:198->lenet.cpp:53]   --->   Operation 2453 'br' <Predicate = (icmp_ln189)> <Delay = 0.46>

State 84 <SV = 15> <Delay = 5.54>
ST_84 : Operation 2454 [1/2] (2.77ns)   --->   "%C3_out_V_0_0_load = load i16* %C3_out_V_0_0_addr, align 2" [function.cpp:191->lenet.cpp:52]   --->   Operation 2454 'load' 'C3_out_V_0_0_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_84 : Operation 2455 [1/1] (0.00ns)   --->   "%Re_out_V_addr = getelementptr [120 x i16]* @Re_out_V, i64 0, i64 %zext_ln191" [function.cpp:191->lenet.cpp:52]   --->   Operation 2455 'getelementptr' 'Re_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2456 [1/1] (2.77ns)   --->   "store i16 %C3_out_V_0_0_load, i16* %Re_out_V_addr, align 2" [function.cpp:191->lenet.cpp:52]   --->   Operation 2456 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_84 : Operation 2457 [1/1] (0.00ns)   --->   "br label %conv3.exit" [function.cpp:189->lenet.cpp:52]   --->   Operation 2457 'br' <Predicate = true> <Delay = 0.00>

State 85 <SV = 15> <Delay = 1.52>
ST_85 : Operation 2458 [1/1] (0.00ns)   --->   "%i_0_i2674 = phi i7 [ %i_10, %reshape.exit.loopexit ], [ 0, %reshape.exit.preheader ]"   --->   Operation 2458 'phi' 'i_0_i2674' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2459 [1/1] (1.06ns)   --->   "%icmp_ln198 = icmp eq i7 %i_0_i2674, -44" [function.cpp:198->lenet.cpp:53]   --->   Operation 2459 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2460 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind"   --->   Operation 2460 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2461 [1/1] (1.31ns)   --->   "%i_10 = add i7 %i_0_i2674, 1" [function.cpp:198->lenet.cpp:53]   --->   Operation 2461 'add' 'i_10' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2462 [1/1] (0.00ns)   --->   "br i1 %icmp_ln198, label %.preheader.i2680.preheader, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2675" [function.cpp:198->lenet.cpp:53]   --->   Operation 2462 'br' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2463 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i7 %i_0_i2674 to i64" [function.cpp:200->lenet.cpp:53]   --->   Operation 2463 'zext' 'zext_ln200' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_85 : Operation 2464 [1/1] (0.00ns)   --->   "%tmp_178 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %i_0_i2674, i7 0)" [function.cpp:203->lenet.cpp:53]   --->   Operation 2464 'bitconcatenate' 'tmp_178' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_85 : Operation 2465 [1/1] (0.00ns)   --->   "%zext_ln1117_8 = zext i14 %tmp_178 to i15" [function.cpp:203->lenet.cpp:53]   --->   Operation 2465 'zext' 'zext_ln1117_8' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_85 : Operation 2466 [1/1] (0.00ns)   --->   "%tmp_179 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i_0_i2674, i3 0)" [function.cpp:203->lenet.cpp:53]   --->   Operation 2466 'bitconcatenate' 'tmp_179' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_85 : Operation 2467 [1/1] (0.00ns)   --->   "%zext_ln1117_9 = zext i10 %tmp_179 to i15" [function.cpp:203->lenet.cpp:53]   --->   Operation 2467 'zext' 'zext_ln1117_9' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_85 : Operation 2468 [1/1] (1.52ns)   --->   "%sub_ln1117 = sub i15 %zext_ln1117_8, %zext_ln1117_9" [function.cpp:203->lenet.cpp:53]   --->   Operation 2468 'sub' 'sub_ln1117' <Predicate = (!icmp_ln198)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2469 [1/1] (0.00ns)   --->   "%FC1_out_V_addr = getelementptr [84 x i16]* @FC1_out_V, i64 0, i64 %zext_ln200" [function.cpp:200->lenet.cpp:53]   --->   Operation 2469 'getelementptr' 'FC1_out_V_addr' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_85 : Operation 2470 [1/1] (0.46ns)   --->   "br label %3" [function.cpp:201->lenet.cpp:53]   --->   Operation 2470 'br' <Predicate = (!icmp_ln198)> <Delay = 0.46>
ST_85 : Operation 2471 [1/1] (0.46ns)   --->   "br label %.preheader.i2680" [function.cpp:207->lenet.cpp:53]   --->   Operation 2471 'br' <Predicate = (icmp_ln198)> <Delay = 0.46>

State 86 <SV = 16> <Delay = 4.30>
ST_86 : Operation 2472 [1/1] (0.00ns)   --->   "%p_Val2_5 = phi i16 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2675 ], [ %trunc_ln708_2, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677 ]" [function.cpp:203->lenet.cpp:53]   --->   Operation 2472 'phi' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2473 [1/1] (0.00ns)   --->   "%j_0_i2676 = phi i7 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2675 ], [ %j_7, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677 ]"   --->   Operation 2473 'phi' 'j_0_i2676' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2474 [1/1] (2.77ns)   --->   "store i16 %p_Val2_5, i16* %FC1_out_V_addr, align 2" [function.cpp:203->lenet.cpp:53]   --->   Operation 2474 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_86 : Operation 2475 [1/1] (1.06ns)   --->   "%icmp_ln201 = icmp eq i7 %j_0_i2676, -8" [function.cpp:201->lenet.cpp:53]   --->   Operation 2475 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2476 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 2476 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2477 [1/1] (1.31ns)   --->   "%j_7 = add i7 %j_0_i2676, 1" [function.cpp:201->lenet.cpp:53]   --->   Operation 2477 'add' 'j_7' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2478 [1/1] (0.00ns)   --->   "br i1 %icmp_ln201, label %reshape.exit.loopexit, label %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677" [function.cpp:201->lenet.cpp:53]   --->   Operation 2478 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2479 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %j_0_i2676 to i64" [function.cpp:203->lenet.cpp:53]   --->   Operation 2479 'zext' 'zext_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_86 : Operation 2480 [1/1] (0.00ns)   --->   "%zext_ln1117_10 = zext i7 %j_0_i2676 to i15" [function.cpp:203->lenet.cpp:53]   --->   Operation 2480 'zext' 'zext_ln1117_10' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_86 : Operation 2481 [1/1] (1.53ns)   --->   "%add_ln1117_6 = add i15 %zext_ln1117_10, %sub_ln1117" [function.cpp:203->lenet.cpp:53]   --->   Operation 2481 'add' 'add_ln1117_6' <Predicate = (!icmp_ln201)> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2482 [1/1] (0.00ns)   --->   "%sext_ln1117_11 = sext i15 %add_ln1117_6 to i64" [function.cpp:203->lenet.cpp:53]   --->   Operation 2482 'sext' 'sext_ln1117_11' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_86 : Operation 2483 [1/1] (0.00ns)   --->   "%FC1_W_V_addr = getelementptr [10080 x i9]* @FC1_W_V, i64 0, i64 %sext_ln1117_11" [function.cpp:203->lenet.cpp:53]   --->   Operation 2483 'getelementptr' 'FC1_W_V_addr' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_86 : Operation 2484 [1/1] (0.00ns)   --->   "%Re_out_V_addr_1 = getelementptr [120 x i16]* @Re_out_V, i64 0, i64 %zext_ln203" [function.cpp:203->lenet.cpp:53]   --->   Operation 2484 'getelementptr' 'Re_out_V_addr_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_86 : Operation 2485 [2/2] (2.77ns)   --->   "%Re_out_V_load = load i16* %Re_out_V_addr_1, align 2" [function.cpp:203->lenet.cpp:53]   --->   Operation 2485 'load' 'Re_out_V_load' <Predicate = (!icmp_ln201)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_86 : Operation 2486 [2/2] (2.77ns)   --->   "%FC1_W_V_load = load i9* %FC1_W_V_addr, align 2" [function.cpp:203->lenet.cpp:53]   --->   Operation 2486 'load' 'FC1_W_V_load' <Predicate = (!icmp_ln201)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_86 : Operation 2487 [1/1] (0.00ns)   --->   "br label %reshape.exit"   --->   Operation 2487 'br' <Predicate = (icmp_ln201)> <Delay = 0.00>

State 87 <SV = 17> <Delay = 2.77>
ST_87 : Operation 2488 [1/2] (2.77ns)   --->   "%Re_out_V_load = load i16* %Re_out_V_addr_1, align 2" [function.cpp:203->lenet.cpp:53]   --->   Operation 2488 'load' 'Re_out_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_87 : Operation 2489 [1/2] (2.77ns)   --->   "%FC1_W_V_load = load i9* %FC1_W_V_addr, align 2" [function.cpp:203->lenet.cpp:53]   --->   Operation 2489 'load' 'FC1_W_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 88 <SV = 18> <Delay = 6.38>
ST_88 : Operation 2490 [1/1] (0.00ns)   --->   "%sext_ln1117_12 = sext i16 %Re_out_V_load to i25" [function.cpp:203->lenet.cpp:53]   --->   Operation 2490 'sext' 'sext_ln1117_12' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2491 [1/1] (0.00ns)   --->   "%sext_ln1192_140 = sext i9 %FC1_W_V_load to i25" [function.cpp:203->lenet.cpp:53]   --->   Operation 2491 'sext' 'sext_ln1192_140' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2492 [1/1] (4.64ns)   --->   "%mul_ln1192_126 = mul i25 %sext_ln1117_12, %sext_ln1192_140" [function.cpp:203->lenet.cpp:53]   --->   Operation 2492 'mul' 'mul_ln1192_126' <Predicate = true> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2493 [1/1] (0.00ns)   --->   "%sext_ln1192_141 = sext i25 %mul_ln1192_126 to i26" [function.cpp:203->lenet.cpp:53]   --->   Operation 2493 'sext' 'sext_ln1192_141' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2494 [1/1] (0.00ns)   --->   "%lhs_V = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_5, i10 0)" [function.cpp:203->lenet.cpp:53]   --->   Operation 2494 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2495 [1/1] (1.74ns)   --->   "%ret_V = add i26 %lhs_V, %sext_ln1192_141" [function.cpp:203->lenet.cpp:53]   --->   Operation 2495 'add' 'ret_V' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2496 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V, i32 10, i32 25)" [function.cpp:203->lenet.cpp:53]   --->   Operation 2496 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2497 [1/1] (0.00ns)   --->   "br label %3" [function.cpp:201->lenet.cpp:53]   --->   Operation 2497 'br' <Predicate = true> <Delay = 0.00>

State 89 <SV = 16> <Delay = 2.77>
ST_89 : Operation 2498 [1/1] (0.00ns)   --->   "%i1_0_i2679 = phi i7 [ %i_11, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682 ], [ 0, %.preheader.i2680.preheader ]"   --->   Operation 2498 'phi' 'i1_0_i2679' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2499 [1/1] (1.06ns)   --->   "%icmp_ln207 = icmp eq i7 %i1_0_i2679, -44" [function.cpp:207->lenet.cpp:53]   --->   Operation 2499 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2500 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind"   --->   Operation 2500 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2501 [1/1] (1.31ns)   --->   "%i_11 = add i7 %i1_0_i2679, 1" [function.cpp:207->lenet.cpp:53]   --->   Operation 2501 'add' 'i_11' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2502 [1/1] (0.00ns)   --->   "br i1 %icmp_ln207, label %fc1.exit.preheader, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682" [function.cpp:207->lenet.cpp:53]   --->   Operation 2502 'br' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2503 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i7 %i1_0_i2679 to i64" [function.cpp:209->lenet.cpp:53]   --->   Operation 2503 'zext' 'zext_ln209' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_89 : Operation 2504 [1/1] (0.00ns)   --->   "%FC1_out_V_addr_1 = getelementptr [84 x i16]* @FC1_out_V, i64 0, i64 %zext_ln209" [function.cpp:209->lenet.cpp:53]   --->   Operation 2504 'getelementptr' 'FC1_out_V_addr_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_89 : Operation 2505 [2/2] (2.77ns)   --->   "%p_Val2_3 = load i16* %FC1_out_V_addr_1, align 2" [function.cpp:209->lenet.cpp:53]   --->   Operation 2505 'load' 'p_Val2_3' <Predicate = (!icmp_ln207)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_89 : Operation 2506 [1/1] (0.00ns)   --->   "%FC1_B_V_addr = getelementptr [120 x i8]* @FC1_B_V, i64 0, i64 %zext_ln209" [function.cpp:209->lenet.cpp:53]   --->   Operation 2506 'getelementptr' 'FC1_B_V_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_89 : Operation 2507 [2/2] (2.77ns)   --->   "%p_Val2_4 = load i8* %FC1_B_V_addr, align 1" [function.cpp:209->lenet.cpp:53]   --->   Operation 2507 'load' 'p_Val2_4' <Predicate = (!icmp_ln207)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_89 : Operation 2508 [1/1] (0.46ns)   --->   "br label %fc1.exit" [function.cpp:219->lenet.cpp:54]   --->   Operation 2508 'br' <Predicate = (icmp_ln207)> <Delay = 0.46>

State 90 <SV = 17> <Delay = 7.69>
ST_90 : Operation 2509 [1/2] (2.77ns)   --->   "%p_Val2_3 = load i16* %FC1_out_V_addr_1, align 2" [function.cpp:209->lenet.cpp:53]   --->   Operation 2509 'load' 'p_Val2_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_90 : Operation 2510 [1/2] (2.77ns)   --->   "%p_Val2_4 = load i8* %FC1_B_V_addr, align 1" [function.cpp:209->lenet.cpp:53]   --->   Operation 2510 'load' 'p_Val2_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_90 : Operation 2511 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i8 %p_Val2_4 to i16" [function.cpp:209->lenet.cpp:53]   --->   Operation 2511 'sext' 'sext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2512 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i8 %p_Val2_4 to i15" [function.cpp:209->lenet.cpp:53]   --->   Operation 2512 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2513 [1/1] (0.00ns)   --->   "%trunc_ln703_9 = trunc i16 %p_Val2_3 to i15" [function.cpp:209->lenet.cpp:53]   --->   Operation 2513 'trunc' 'trunc_ln703_9' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2514 [1/1] (1.54ns)   --->   "%add_ln703_16 = add i16 %sext_ln1265_1, %p_Val2_3" [function.cpp:209->lenet.cpp:53]   --->   Operation 2514 'add' 'add_ln703_16' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2515 [1/1] (1.53ns)   --->   "%add_ln1495_9 = add i15 %trunc_ln703_9, %sext_ln703" [function.cpp:210->lenet.cpp:53]   --->   Operation 2515 'add' 'add_ln1495_9' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2516 [1/1] (0.00ns)   --->   "%tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_16, i32 15)" [function.cpp:210->lenet.cpp:53]   --->   Operation 2516 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2517 [1/1] (0.60ns)   --->   "%select_ln210 = select i1 %tmp_180, i15 0, i15 %add_ln1495_9" [function.cpp:210->lenet.cpp:53]   --->   Operation 2517 'select' 'select_ln210' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 2518 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i15 %select_ln210 to i16" [function.cpp:210->lenet.cpp:53]   --->   Operation 2518 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2519 [1/1] (2.77ns)   --->   "store i16 %zext_ln210, i16* %FC1_out_V_addr_1, align 2" [function.cpp:209->lenet.cpp:53]   --->   Operation 2519 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_90 : Operation 2520 [1/1] (0.00ns)   --->   "br label %.preheader.i2680" [function.cpp:207->lenet.cpp:53]   --->   Operation 2520 'br' <Predicate = true> <Delay = 0.00>

State 91 <SV = 17> <Delay = 1.41>
ST_91 : Operation 2521 [1/1] (0.00ns)   --->   "%i_0_i2685 = phi i4 [ %i_12, %fc1.exit.loopexit ], [ 0, %fc1.exit.preheader ]"   --->   Operation 2521 'phi' 'i_0_i2685' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2522 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ %add_ln219, %fc1.exit.loopexit ], [ 0, %fc1.exit.preheader ]" [function.cpp:219->lenet.cpp:54]   --->   Operation 2522 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2523 [1/1] (1.41ns)   --->   "%add_ln219 = add i10 %phi_mul, 84" [function.cpp:219->lenet.cpp:54]   --->   Operation 2523 'add' 'add_ln219' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2524 [1/1] (0.96ns)   --->   "%icmp_ln219 = icmp eq i4 %i_0_i2685, -6" [function.cpp:219->lenet.cpp:54]   --->   Operation 2524 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2525 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 2525 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2526 [1/1] (0.99ns)   --->   "%i_12 = add i4 %i_0_i2685, 1" [function.cpp:219->lenet.cpp:54]   --->   Operation 2526 'add' 'i_12' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2527 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %.preheader.i2693.preheader, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2686" [function.cpp:219->lenet.cpp:54]   --->   Operation 2527 'br' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2528 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i4 %i_0_i2685 to i64" [function.cpp:221->lenet.cpp:54]   --->   Operation 2528 'zext' 'zext_ln221' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_91 : Operation 2529 [1/1] (0.00ns)   --->   "%FC2_out_V_addr = getelementptr [10 x i16]* @FC2_out_V, i64 0, i64 %zext_ln221" [function.cpp:221->lenet.cpp:54]   --->   Operation 2529 'getelementptr' 'FC2_out_V_addr' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_91 : Operation 2530 [1/1] (0.46ns)   --->   "br label %4" [function.cpp:222->lenet.cpp:54]   --->   Operation 2530 'br' <Predicate = (!icmp_ln219)> <Delay = 0.46>
ST_91 : Operation 2531 [1/1] (0.46ns)   --->   "br label %.preheader.i2693" [function.cpp:228->lenet.cpp:54]   --->   Operation 2531 'br' <Predicate = (icmp_ln219)> <Delay = 0.46>

State 92 <SV = 18> <Delay = 4.18>
ST_92 : Operation 2532 [1/1] (0.00ns)   --->   "%p_Val2_9 = phi i16 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2686 ], [ %trunc_ln708_3, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690 ]" [function.cpp:224->lenet.cpp:54]   --->   Operation 2532 'phi' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2533 [1/1] (0.00ns)   --->   "%j_0_i2687 = phi i7 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2686 ], [ %j_8, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690 ]"   --->   Operation 2533 'phi' 'j_0_i2687' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2534 [1/1] (1.75ns)   --->   "store i16 %p_Val2_9, i16* %FC2_out_V_addr, align 2" [function.cpp:224->lenet.cpp:54]   --->   Operation 2534 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_92 : Operation 2535 [1/1] (1.06ns)   --->   "%icmp_ln222 = icmp eq i7 %j_0_i2687, -44" [function.cpp:222->lenet.cpp:54]   --->   Operation 2535 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2536 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind"   --->   Operation 2536 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2537 [1/1] (1.31ns)   --->   "%j_8 = add i7 %j_0_i2687, 1" [function.cpp:222->lenet.cpp:54]   --->   Operation 2537 'add' 'j_8' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2538 [1/1] (0.00ns)   --->   "br i1 %icmp_ln222, label %fc1.exit.loopexit, label %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690" [function.cpp:222->lenet.cpp:54]   --->   Operation 2538 'br' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2539 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i7 %j_0_i2687 to i64" [function.cpp:224->lenet.cpp:54]   --->   Operation 2539 'zext' 'zext_ln224' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_92 : Operation 2540 [1/1] (0.00ns)   --->   "%zext_ln1117_11 = zext i7 %j_0_i2687 to i10" [function.cpp:224->lenet.cpp:54]   --->   Operation 2540 'zext' 'zext_ln1117_11' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_92 : Operation 2541 [1/1] (1.41ns)   --->   "%add_ln1117_7 = add i10 %zext_ln1117_11, %phi_mul" [function.cpp:224->lenet.cpp:54]   --->   Operation 2541 'add' 'add_ln1117_7' <Predicate = (!icmp_ln222)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2542 [1/1] (0.00ns)   --->   "%zext_ln1117_12 = zext i10 %add_ln1117_7 to i64" [function.cpp:224->lenet.cpp:54]   --->   Operation 2542 'zext' 'zext_ln1117_12' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_92 : Operation 2543 [1/1] (0.00ns)   --->   "%FC2_W_V_addr = getelementptr [840 x i10]* @FC2_W_V, i64 0, i64 %zext_ln1117_12" [function.cpp:224->lenet.cpp:54]   --->   Operation 2543 'getelementptr' 'FC2_W_V_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_92 : Operation 2544 [1/1] (0.00ns)   --->   "%FC1_out_V_addr_2 = getelementptr [84 x i16]* @FC1_out_V, i64 0, i64 %zext_ln224" [function.cpp:224->lenet.cpp:54]   --->   Operation 2544 'getelementptr' 'FC1_out_V_addr_2' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_92 : Operation 2545 [2/2] (2.77ns)   --->   "%FC1_out_V_load = load i16* %FC1_out_V_addr_2, align 2" [function.cpp:224->lenet.cpp:54]   --->   Operation 2545 'load' 'FC1_out_V_load' <Predicate = (!icmp_ln222)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_92 : Operation 2546 [2/2] (2.77ns)   --->   "%FC2_W_V_load = load i10* %FC2_W_V_addr, align 2" [function.cpp:224->lenet.cpp:54]   --->   Operation 2546 'load' 'FC2_W_V_load' <Predicate = (!icmp_ln222)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_92 : Operation 2547 [1/1] (0.00ns)   --->   "br label %fc1.exit"   --->   Operation 2547 'br' <Predicate = (icmp_ln222)> <Delay = 0.00>

State 93 <SV = 19> <Delay = 2.77>
ST_93 : Operation 2548 [1/2] (2.77ns)   --->   "%FC1_out_V_load = load i16* %FC1_out_V_addr_2, align 2" [function.cpp:224->lenet.cpp:54]   --->   Operation 2548 'load' 'FC1_out_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_93 : Operation 2549 [1/2] (2.77ns)   --->   "%FC2_W_V_load = load i10* %FC2_W_V_addr, align 2" [function.cpp:224->lenet.cpp:54]   --->   Operation 2549 'load' 'FC2_W_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 94 <SV = 20> <Delay = 6.38>
ST_94 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i16 %FC1_out_V_load to i26" [function.cpp:224->lenet.cpp:54]   --->   Operation 2550 'sext' 'sext_ln1192_28' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2551 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i10 %FC2_W_V_load to i26" [function.cpp:224->lenet.cpp:54]   --->   Operation 2551 'sext' 'sext_ln1192_29' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2552 [1/1] (4.64ns)   --->   "%mul_ln1192_127 = mul i26 %sext_ln1192_28, %sext_ln1192_29" [function.cpp:224->lenet.cpp:54]   --->   Operation 2552 'mul' 'mul_ln1192_127' <Predicate = true> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2553 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_9, i10 0)" [function.cpp:224->lenet.cpp:54]   --->   Operation 2553 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2554 [1/1] (1.74ns)   --->   "%ret_V_1 = add i26 %lhs_V_1, %mul_ln1192_127" [function.cpp:224->lenet.cpp:54]   --->   Operation 2554 'add' 'ret_V_1' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2555 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_1, i32 10, i32 25)" [function.cpp:224->lenet.cpp:54]   --->   Operation 2555 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2556 [1/1] (0.00ns)   --->   "br label %4" [function.cpp:222->lenet.cpp:54]   --->   Operation 2556 'br' <Predicate = true> <Delay = 0.00>

State 95 <SV = 18> <Delay = 2.77>
ST_95 : Operation 2557 [1/1] (0.00ns)   --->   "%i1_0_i2692 = phi i4 [ %i_13, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695 ], [ 0, %.preheader.i2693.preheader ]"   --->   Operation 2557 'phi' 'i1_0_i2692' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2558 [1/1] (0.96ns)   --->   "%icmp_ln228 = icmp eq i4 %i1_0_i2692, -6" [function.cpp:228->lenet.cpp:54]   --->   Operation 2558 'icmp' 'icmp_ln228' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2559 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 2559 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2560 [1/1] (0.99ns)   --->   "%i_13 = add i4 %i1_0_i2692, 1" [function.cpp:228->lenet.cpp:54]   --->   Operation 2560 'add' 'i_13' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2561 [1/1] (0.00ns)   --->   "br i1 %icmp_ln228, label %fc2.exit, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695" [function.cpp:228->lenet.cpp:54]   --->   Operation 2561 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2562 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i4 %i1_0_i2692 to i64" [function.cpp:230->lenet.cpp:54]   --->   Operation 2562 'zext' 'zext_ln230' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_95 : Operation 2563 [1/1] (0.00ns)   --->   "%FC2_out_V_addr_1 = getelementptr [10 x i16]* @FC2_out_V, i64 0, i64 %zext_ln230" [function.cpp:230->lenet.cpp:54]   --->   Operation 2563 'getelementptr' 'FC2_out_V_addr_1' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_95 : Operation 2564 [2/2] (1.75ns)   --->   "%p_Val2_7 = load i16* %FC2_out_V_addr_1, align 2" [function.cpp:230->lenet.cpp:54]   --->   Operation 2564 'load' 'p_Val2_7' <Predicate = (!icmp_ln228)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_95 : Operation 2565 [1/1] (0.00ns)   --->   "%FC2_B_V_addr = getelementptr [10 x i8]* @FC2_B_V, i64 0, i64 %zext_ln230" [function.cpp:230->lenet.cpp:54]   --->   Operation 2565 'getelementptr' 'FC2_B_V_addr' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_95 : Operation 2566 [2/2] (2.77ns)   --->   "%p_Val2_8 = load i8* %FC2_B_V_addr, align 1" [function.cpp:230->lenet.cpp:54]   --->   Operation 2566 'load' 'p_Val2_8' <Predicate = (!icmp_ln228)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_95 : Operation 2567 [2/2] (1.75ns)   --->   "%max_val_V = load i16* getelementptr inbounds ([10 x i16]* @FC2_out_V, i64 0, i64 0), align 16" [function.cpp:240->lenet.cpp:55]   --->   Operation 2567 'load' 'max_val_V' <Predicate = (icmp_ln228)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 96 <SV = 19> <Delay = 6.67>
ST_96 : Operation 2568 [1/2] (1.75ns)   --->   "%p_Val2_7 = load i16* %FC2_out_V_addr_1, align 2" [function.cpp:230->lenet.cpp:54]   --->   Operation 2568 'load' 'p_Val2_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_96 : Operation 2569 [1/2] (2.77ns)   --->   "%p_Val2_8 = load i8* %FC2_B_V_addr, align 1" [function.cpp:230->lenet.cpp:54]   --->   Operation 2569 'load' 'p_Val2_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_96 : Operation 2570 [1/1] (0.00ns)   --->   "%sext_ln1265_2 = sext i8 %p_Val2_8 to i16" [function.cpp:230->lenet.cpp:54]   --->   Operation 2570 'sext' 'sext_ln1265_2' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2571 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i8 %p_Val2_8 to i15" [function.cpp:230->lenet.cpp:54]   --->   Operation 2571 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2572 [1/1] (0.00ns)   --->   "%trunc_ln703_10 = trunc i16 %p_Val2_7 to i15" [function.cpp:230->lenet.cpp:54]   --->   Operation 2572 'trunc' 'trunc_ln703_10' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2573 [1/1] (1.54ns)   --->   "%add_ln703_19 = add i16 %sext_ln1265_2, %p_Val2_7" [function.cpp:230->lenet.cpp:54]   --->   Operation 2573 'add' 'add_ln703_19' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2574 [1/1] (1.53ns)   --->   "%add_ln1495_10 = add i15 %trunc_ln703_10, %sext_ln703_1" [function.cpp:231->lenet.cpp:54]   --->   Operation 2574 'add' 'add_ln1495_10' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2575 [1/1] (0.00ns)   --->   "%tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_19, i32 15)" [function.cpp:231->lenet.cpp:54]   --->   Operation 2575 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2576 [1/1] (0.60ns)   --->   "%select_ln231 = select i1 %tmp_181, i15 0, i15 %add_ln1495_10" [function.cpp:231->lenet.cpp:54]   --->   Operation 2576 'select' 'select_ln231' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 2577 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i15 %select_ln231 to i16" [function.cpp:231->lenet.cpp:54]   --->   Operation 2577 'zext' 'zext_ln231' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2578 [1/1] (1.75ns)   --->   "store i16 %zext_ln231, i16* %FC2_out_V_addr_1, align 2" [function.cpp:230->lenet.cpp:54]   --->   Operation 2578 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_96 : Operation 2579 [1/1] (0.00ns)   --->   "br label %.preheader.i2693" [function.cpp:228->lenet.cpp:54]   --->   Operation 2579 'br' <Predicate = true> <Delay = 0.00>

State 97 <SV = 19> <Delay = 1.75>
ST_97 : Operation 2580 [1/2] (1.75ns)   --->   "%max_val_V = load i16* getelementptr inbounds ([10 x i16]* @FC2_out_V, i64 0, i64 0), align 16" [function.cpp:240->lenet.cpp:55]   --->   Operation 2580 'load' 'max_val_V' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_97 : Operation 2581 [1/1] (0.46ns)   --->   "br label %5" [function.cpp:243->lenet.cpp:55]   --->   Operation 2581 'br' <Predicate = true> <Delay = 0.46>

State 98 <SV = 20> <Delay = 1.75>
ST_98 : Operation 2582 [1/1] (0.00ns)   --->   "%p_Val2_12 = phi i16 [ %max_val_V, %fc2.exit ], [ %select_ln245, %._crit_edge.i2700 ]"   --->   Operation 2582 'phi' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2583 [1/1] (0.00ns)   --->   "%i_0_i2699 = phi i4 [ 1, %fc2.exit ], [ %i_14, %._crit_edge.i2700 ]"   --->   Operation 2583 'phi' 'i_0_i2699' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2584 [1/1] (0.96ns)   --->   "%icmp_ln243 = icmp eq i4 %i_0_i2699, -6" [function.cpp:243->lenet.cpp:55]   --->   Operation 2584 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2585 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 2585 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2586 [1/1] (0.00ns)   --->   "br i1 %icmp_ln243, label %.preheader89.preheader.i, label %._crit_edge.i2700" [function.cpp:243->lenet.cpp:55]   --->   Operation 2586 'br' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2587 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i4 %i_0_i2699 to i64" [function.cpp:245->lenet.cpp:55]   --->   Operation 2587 'zext' 'zext_ln245' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_98 : Operation 2588 [1/1] (0.00ns)   --->   "%FC2_out_V_addr_2 = getelementptr [10 x i16]* @FC2_out_V, i64 0, i64 %zext_ln245" [function.cpp:245->lenet.cpp:55]   --->   Operation 2588 'getelementptr' 'FC2_out_V_addr_2' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_98 : Operation 2589 [2/2] (1.75ns)   --->   "%max_val_V_1 = load i16* %FC2_out_V_addr_2, align 2" [function.cpp:245->lenet.cpp:55]   --->   Operation 2589 'load' 'max_val_V_1' <Predicate = (!icmp_ln243)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_98 : Operation 2590 [1/1] (0.99ns)   --->   "%i_14 = add i4 %i_0_i2699, 1" [function.cpp:243->lenet.cpp:55]   --->   Operation 2590 'add' 'i_14' <Predicate = (!icmp_ln243)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2591 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %p_Val2_12 to i17" [function.cpp:251->lenet.cpp:55]   --->   Operation 2591 'sext' 'rhs_V' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_98 : Operation 2592 [1/1] (0.46ns)   --->   "br label %.preheader89.i" [function.cpp:249->lenet.cpp:55]   --->   Operation 2592 'br' <Predicate = (icmp_ln243)> <Delay = 0.46>

State 99 <SV = 21> <Delay = 4.52>
ST_99 : Operation 2593 [1/2] (1.75ns)   --->   "%max_val_V_1 = load i16* %FC2_out_V_addr_2, align 2" [function.cpp:245->lenet.cpp:55]   --->   Operation 2593 'load' 'max_val_V_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_99 : Operation 2594 [1/1] (2.13ns)   --->   "%icmp_ln1494_2 = icmp sgt i16 %max_val_V_1, %p_Val2_12" [function.cpp:245->lenet.cpp:55]   --->   Operation 2594 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2595 [1/1] (0.62ns)   --->   "%select_ln245 = select i1 %icmp_ln1494_2, i16 %max_val_V_1, i16 %p_Val2_12" [function.cpp:245->lenet.cpp:55]   --->   Operation 2595 'select' 'select_ln245' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 2596 [1/1] (0.00ns)   --->   "br label %5" [function.cpp:243->lenet.cpp:55]   --->   Operation 2596 'br' <Predicate = true> <Delay = 0.00>

State 100 <SV = 21> <Delay = 1.75>
ST_100 : Operation 2597 [1/1] (0.00ns)   --->   "%sum_0_i = phi float [ %sum, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv ], [ 0.000000e+00, %.preheader89.preheader.i ]"   --->   Operation 2597 'phi' 'sum_0_i' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2598 [1/1] (0.00ns)   --->   "%i1_0_i2701 = phi i4 [ %i_15, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv ], [ 1, %.preheader89.preheader.i ]"   --->   Operation 2598 'phi' 'i1_0_i2701' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2599 [1/1] (0.96ns)   --->   "%icmp_ln249 = icmp eq i4 %i1_0_i2701, -6" [function.cpp:249->lenet.cpp:55]   --->   Operation 2599 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2600 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 2600 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2601 [1/1] (0.00ns)   --->   "br i1 %icmp_ln249, label %.preheader.i2703.preheader, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv" [function.cpp:249->lenet.cpp:55]   --->   Operation 2601 'br' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2602 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i4 %i1_0_i2701 to i64" [function.cpp:251->lenet.cpp:55]   --->   Operation 2602 'zext' 'zext_ln251' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_100 : Operation 2603 [1/1] (0.00ns)   --->   "%FC2_out_V_addr_3 = getelementptr [10 x i16]* @FC2_out_V, i64 0, i64 %zext_ln251" [function.cpp:251->lenet.cpp:55]   --->   Operation 2603 'getelementptr' 'FC2_out_V_addr_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_100 : Operation 2604 [2/2] (1.75ns)   --->   "%p_Val2_11 = load i16* %FC2_out_V_addr_3, align 2" [function.cpp:251->lenet.cpp:55]   --->   Operation 2604 'load' 'p_Val2_11' <Predicate = (!icmp_ln249)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_100 : Operation 2605 [1/1] (0.99ns)   --->   "%i_15 = add i4 1, %i1_0_i2701" [function.cpp:249->lenet.cpp:55]   --->   Operation 2605 'add' 'i_15' <Predicate = (!icmp_ln249)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2606 [1/1] (0.46ns)   --->   "br label %.preheader.i2703" [function.cpp:255->lenet.cpp:55]   --->   Operation 2606 'br' <Predicate = (icmp_ln249)> <Delay = 0.46>

State 101 <SV = 22> <Delay = 8.27>
ST_101 : Operation 2607 [1/2] (1.75ns)   --->   "%p_Val2_11 = load i16* %FC2_out_V_addr_3, align 2" [function.cpp:251->lenet.cpp:55]   --->   Operation 2607 'load' 'p_Val2_11' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_101 : Operation 2608 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i16 %p_Val2_11 to i17" [function.cpp:251->lenet.cpp:55]   --->   Operation 2608 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2609 [1/1] (1.54ns)   --->   "%tmp_V_3 = sub i17 %lhs_V_2, %rhs_V" [function.cpp:251->lenet.cpp:55]   --->   Operation 2609 'sub' 'tmp_V_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2610 [1/1] (2.13ns)   --->   "%icmp_ln935 = icmp eq i16 %p_Val2_11, %p_Val2_12" [function.cpp:251->lenet.cpp:55]   --->   Operation 2610 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2611 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %tmp_V_3, i32 16)" [function.cpp:251->lenet.cpp:55]   --->   Operation 2611 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2612 [1/1] (1.55ns)   --->   "%tmp_V = sub i17 0, %tmp_V_3" [function.cpp:251->lenet.cpp:55]   --->   Operation 2612 'sub' 'tmp_V' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2613 [1/1] (0.62ns)   --->   "%tmp_V_4 = select i1 %p_Result_10, i17 %tmp_V, i17 %tmp_V_3" [function.cpp:251->lenet.cpp:55]   --->   Operation 2613 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 2614 [1/1] (0.00ns)   --->   "%p_Result_s = call i17 @llvm.part.select.i17(i17 %tmp_V_4, i32 16, i32 0) nounwind" [function.cpp:251->lenet.cpp:55]   --->   Operation 2614 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2615 [1/1] (0.00ns)   --->   "%p_Result_11 = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 -1, i17 %p_Result_s)" [function.cpp:251->lenet.cpp:55]   --->   Operation 2615 'bitconcatenate' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2616 [1/1] (2.79ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_11, i1 true) nounwind" [function.cpp:251->lenet.cpp:55]   --->   Operation 2616 'cttz' 'l' <Predicate = true> <Delay = 2.79> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2617 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [function.cpp:251->lenet.cpp:55]   --->   Operation 2617 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 102 <SV = 23> <Delay = 6.55>
ST_102 : Operation 2618 [1/1] (1.89ns)   --->   "%sub_ln944 = sub nsw i32 17, %l" [function.cpp:251->lenet.cpp:55]   --->   Operation 2618 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2619 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i17" [function.cpp:251->lenet.cpp:55]   --->   Operation 2619 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_102 : Operation 2620 [1/1] (1.89ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [function.cpp:251->lenet.cpp:55]   --->   Operation 2620 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2621 [1/1] (0.00ns)   --->   "%tmp_183 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [function.cpp:251->lenet.cpp:55]   --->   Operation 2621 'partselect' 'tmp_183' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_102 : Operation 2622 [1/1] (1.96ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_183, 0" [function.cpp:251->lenet.cpp:55]   --->   Operation 2622 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2623 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [function.cpp:251->lenet.cpp:55]   --->   Operation 2623 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_102 : Operation 2624 [1/1] (1.02ns)   --->   "%sub_ln947 = sub i5 10, %trunc_ln947" [function.cpp:251->lenet.cpp:55]   --->   Operation 2624 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i17" [function.cpp:251->lenet.cpp:55]   --->   Operation 2625 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_102 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i17 -1, %zext_ln947" [function.cpp:251->lenet.cpp:55]   --->   Operation 2626 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2627 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_6 = and i17 %tmp_V_4, %lshr_ln947" [function.cpp:251->lenet.cpp:55]   --->   Operation 2627 'and' 'p_Result_6' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2628 [1/1] (2.18ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i17 %p_Result_6, 0" [function.cpp:251->lenet.cpp:55]   --->   Operation 2628 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 2.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [function.cpp:251->lenet.cpp:55]   --->   Operation 2629 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [function.cpp:251->lenet.cpp:55]   --->   Operation 2630 'bitselect' 'tmp_184' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_102 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_184, true" [function.cpp:251->lenet.cpp:55]   --->   Operation 2631 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2632 [1/1] (1.55ns)   --->   "%add_ln949 = add i17 -24, %trunc_ln944" [function.cpp:251->lenet.cpp:55]   --->   Operation 2632 'add' 'add_ln949' <Predicate = (!icmp_ln935)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i17.i17(i17 %tmp_V_4, i17 %add_ln949) nounwind" [function.cpp:251->lenet.cpp:55]   --->   Operation 2633 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_102 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_5, %xor_ln949" [function.cpp:251->lenet.cpp:55]   --->   Operation 2634 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [function.cpp:251->lenet.cpp:55]   --->   Operation 2635 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2636 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [function.cpp:251->lenet.cpp:55]   --->   Operation 2636 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln935)> <Delay = 0.80>
ST_102 : Operation 2637 [1/1] (1.96ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [function.cpp:251->lenet.cpp:55]   --->   Operation 2637 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 24> <Delay = 8.24>
ST_103 : Operation 2638 [1/1] (0.00ns)   --->   "%m = zext i17 %tmp_V_4 to i32" [function.cpp:251->lenet.cpp:55]   --->   Operation 2638 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_103 : Operation 2639 [1/1] (1.89ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [function.cpp:251->lenet.cpp:55]   --->   Operation 2639 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [function.cpp:251->lenet.cpp:55]   --->   Operation 2640 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2641 [1/1] (1.89ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [function.cpp:251->lenet.cpp:55]   --->   Operation 2641 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [function.cpp:251->lenet.cpp:55]   --->   Operation 2642 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [function.cpp:251->lenet.cpp:55]   --->   Operation 2643 'select' 'm_2' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 2644 [1/1] (2.93ns) (out node of the LUT)   --->   "%m_3 = add i32 %m_2, %or_ln" [function.cpp:251->lenet.cpp:55]   --->   Operation 2644 'add' 'm_3' <Predicate = (!icmp_ln935)> <Delay = 2.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2645 [1/1] (0.00ns)   --->   "%m_7 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_3, i32 1, i32 31)" [function.cpp:251->lenet.cpp:55]   --->   Operation 2645 'partselect' 'm_7' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_103 : Operation 2646 [1/1] (0.00ns)   --->   "%m_8 = zext i31 %m_7 to i32" [function.cpp:251->lenet.cpp:55]   --->   Operation 2646 'zext' 'm_8' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_103 : Operation 2647 [1/1] (0.00ns)   --->   "%tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_3, i32 25)" [function.cpp:251->lenet.cpp:55]   --->   Operation 2647 'bitselect' 'tmp_185' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_103 : Operation 2648 [1/1] (0.44ns)   --->   "%select_ln964 = select i1 %tmp_185, i8 127, i8 126" [function.cpp:251->lenet.cpp:55]   --->   Operation 2648 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 2649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 7, %trunc_ln943" [function.cpp:251->lenet.cpp:55]   --->   Operation 2649 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 2650 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [function.cpp:251->lenet.cpp:55]   --->   Operation 2650 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 2651 [1/1] (0.00ns)   --->   "%tmp_13 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_10, i8 %add_ln964)" [function.cpp:251->lenet.cpp:55]   --->   Operation 2651 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_103 : Operation 2652 [1/1] (0.00ns)   --->   "%p_Result_12 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_8, i9 %tmp_13, i32 23, i32 31)" [function.cpp:251->lenet.cpp:55]   --->   Operation 2652 'partset' 'p_Result_12' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 104 <SV = 25> <Delay = 7.83>
ST_104 : Operation 2653 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_12 to float" [function.cpp:251->lenet.cpp:55]   --->   Operation 2653 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_104 : Operation 2654 [1/1] (0.70ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [function.cpp:251->lenet.cpp:55]   --->   Operation 2654 'select' 'select_ln935' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_104 : Operation 2655 [8/8] (7.12ns)   --->   "%tmp_1 = call float @llvm.exp.f32(float %select_ln935) nounwind" [function.cpp:251->lenet.cpp:55]   --->   Operation 2655 'fexp' 'tmp_1' <Predicate = true> <Delay = 7.12> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 26> <Delay = 7.12>
ST_105 : Operation 2656 [7/8] (7.12ns)   --->   "%tmp_1 = call float @llvm.exp.f32(float %select_ln935) nounwind" [function.cpp:251->lenet.cpp:55]   --->   Operation 2656 'fexp' 'tmp_1' <Predicate = true> <Delay = 7.12> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 27> <Delay = 7.12>
ST_106 : Operation 2657 [6/8] (7.12ns)   --->   "%tmp_1 = call float @llvm.exp.f32(float %select_ln935) nounwind" [function.cpp:251->lenet.cpp:55]   --->   Operation 2657 'fexp' 'tmp_1' <Predicate = true> <Delay = 7.12> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 28> <Delay = 7.12>
ST_107 : Operation 2658 [5/8] (7.12ns)   --->   "%tmp_1 = call float @llvm.exp.f32(float %select_ln935) nounwind" [function.cpp:251->lenet.cpp:55]   --->   Operation 2658 'fexp' 'tmp_1' <Predicate = true> <Delay = 7.12> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 29> <Delay = 7.12>
ST_108 : Operation 2659 [4/8] (7.12ns)   --->   "%tmp_1 = call float @llvm.exp.f32(float %select_ln935) nounwind" [function.cpp:251->lenet.cpp:55]   --->   Operation 2659 'fexp' 'tmp_1' <Predicate = true> <Delay = 7.12> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 30> <Delay = 7.12>
ST_109 : Operation 2660 [3/8] (7.12ns)   --->   "%tmp_1 = call float @llvm.exp.f32(float %select_ln935) nounwind" [function.cpp:251->lenet.cpp:55]   --->   Operation 2660 'fexp' 'tmp_1' <Predicate = true> <Delay = 7.12> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 31> <Delay = 7.12>
ST_110 : Operation 2661 [2/8] (7.12ns)   --->   "%tmp_1 = call float @llvm.exp.f32(float %select_ln935) nounwind" [function.cpp:251->lenet.cpp:55]   --->   Operation 2661 'fexp' 'tmp_1' <Predicate = true> <Delay = 7.12> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 32> <Delay = 7.12>
ST_111 : Operation 2662 [1/8] (7.12ns)   --->   "%tmp_1 = call float @llvm.exp.f32(float %select_ln935) nounwind" [function.cpp:251->lenet.cpp:55]   --->   Operation 2662 'fexp' 'tmp_1' <Predicate = true> <Delay = 7.12> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 33> <Delay = 8.58>
ST_112 : Operation 2663 [1/1] (0.00ns)   --->   "%Cout_addr_1 = getelementptr [10 x float]* %Cout, i64 0, i64 %zext_ln251" [function.cpp:251->lenet.cpp:55]   --->   Operation 2663 'getelementptr' 'Cout_addr_1' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2664 [1/1] (1.75ns)   --->   "store float %tmp_1, float* %Cout_addr_1, align 4" [function.cpp:251->lenet.cpp:55]   --->   Operation 2664 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_112 : Operation 2665 [4/4] (8.58ns)   --->   "%sum = fadd float %sum_0_i, %tmp_1" [function.cpp:252->lenet.cpp:55]   --->   Operation 2665 'fadd' 'sum' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 34> <Delay = 8.58>
ST_113 : Operation 2666 [3/4] (8.58ns)   --->   "%sum = fadd float %sum_0_i, %tmp_1" [function.cpp:252->lenet.cpp:55]   --->   Operation 2666 'fadd' 'sum' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 35> <Delay = 8.58>
ST_114 : Operation 2667 [2/4] (8.58ns)   --->   "%sum = fadd float %sum_0_i, %tmp_1" [function.cpp:252->lenet.cpp:55]   --->   Operation 2667 'fadd' 'sum' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 36> <Delay = 8.58>
ST_115 : Operation 2668 [1/4] (8.58ns)   --->   "%sum = fadd float %sum_0_i, %tmp_1" [function.cpp:252->lenet.cpp:55]   --->   Operation 2668 'fadd' 'sum' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2669 [1/1] (0.00ns)   --->   "br label %.preheader89.i" [function.cpp:249->lenet.cpp:55]   --->   Operation 2669 'br' <Predicate = true> <Delay = 0.00>

State 116 <SV = 22> <Delay = 1.75>
ST_116 : Operation 2670 [1/1] (0.00ns)   --->   "%i2_0_i = phi i4 [ %i_16, %6 ], [ 1, %.preheader.i2703.preheader ]"   --->   Operation 2670 'phi' 'i2_0_i' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2671 [1/1] (0.96ns)   --->   "%icmp_ln255 = icmp eq i4 %i2_0_i, -6" [function.cpp:255->lenet.cpp:55]   --->   Operation 2671 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2672 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 2672 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2673 [1/1] (0.00ns)   --->   "br i1 %icmp_ln255, label %softmax.exit, label %6" [function.cpp:255->lenet.cpp:55]   --->   Operation 2673 'br' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2674 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i4 %i2_0_i to i64" [function.cpp:257->lenet.cpp:55]   --->   Operation 2674 'zext' 'zext_ln257' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_116 : Operation 2675 [1/1] (0.00ns)   --->   "%Cout_addr = getelementptr [10 x float]* %Cout, i64 0, i64 %zext_ln257" [function.cpp:257->lenet.cpp:55]   --->   Operation 2675 'getelementptr' 'Cout_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_116 : Operation 2676 [2/2] (1.75ns)   --->   "%Cout_load = load float* %Cout_addr, align 4" [function.cpp:257->lenet.cpp:55]   --->   Operation 2676 'load' 'Cout_load' <Predicate = (!icmp_ln255)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_116 : Operation 2677 [1/1] (0.99ns)   --->   "%i_16 = add i4 %i2_0_i, 1" [function.cpp:255->lenet.cpp:55]   --->   Operation 2677 'add' 'i_16' <Predicate = (!icmp_ln255)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2678 [1/1] (0.00ns)   --->   "ret void" [lenet.cpp:56]   --->   Operation 2678 'ret' <Predicate = (icmp_ln255)> <Delay = 0.00>

State 117 <SV = 23> <Delay = 1.75>
ST_117 : Operation 2679 [1/2] (1.75ns)   --->   "%Cout_load = load float* %Cout_addr, align 4" [function.cpp:257->lenet.cpp:55]   --->   Operation 2679 'load' 'Cout_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 118 <SV = 24> <Delay = 7.19>
ST_118 : Operation 2680 [12/12] (7.19ns)   --->   "%tmp = fdiv float %Cout_load, %sum_0_i" [function.cpp:257->lenet.cpp:55]   --->   Operation 2680 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 25> <Delay = 7.19>
ST_119 : Operation 2681 [11/12] (7.19ns)   --->   "%tmp = fdiv float %Cout_load, %sum_0_i" [function.cpp:257->lenet.cpp:55]   --->   Operation 2681 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 26> <Delay = 7.19>
ST_120 : Operation 2682 [10/12] (7.19ns)   --->   "%tmp = fdiv float %Cout_load, %sum_0_i" [function.cpp:257->lenet.cpp:55]   --->   Operation 2682 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 27> <Delay = 7.19>
ST_121 : Operation 2683 [9/12] (7.19ns)   --->   "%tmp = fdiv float %Cout_load, %sum_0_i" [function.cpp:257->lenet.cpp:55]   --->   Operation 2683 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 28> <Delay = 7.19>
ST_122 : Operation 2684 [8/12] (7.19ns)   --->   "%tmp = fdiv float %Cout_load, %sum_0_i" [function.cpp:257->lenet.cpp:55]   --->   Operation 2684 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 29> <Delay = 7.19>
ST_123 : Operation 2685 [7/12] (7.19ns)   --->   "%tmp = fdiv float %Cout_load, %sum_0_i" [function.cpp:257->lenet.cpp:55]   --->   Operation 2685 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 30> <Delay = 7.19>
ST_124 : Operation 2686 [6/12] (7.19ns)   --->   "%tmp = fdiv float %Cout_load, %sum_0_i" [function.cpp:257->lenet.cpp:55]   --->   Operation 2686 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 31> <Delay = 7.19>
ST_125 : Operation 2687 [5/12] (7.19ns)   --->   "%tmp = fdiv float %Cout_load, %sum_0_i" [function.cpp:257->lenet.cpp:55]   --->   Operation 2687 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 32> <Delay = 7.19>
ST_126 : Operation 2688 [4/12] (7.19ns)   --->   "%tmp = fdiv float %Cout_load, %sum_0_i" [function.cpp:257->lenet.cpp:55]   --->   Operation 2688 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 33> <Delay = 7.19>
ST_127 : Operation 2689 [3/12] (7.19ns)   --->   "%tmp = fdiv float %Cout_load, %sum_0_i" [function.cpp:257->lenet.cpp:55]   --->   Operation 2689 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 34> <Delay = 7.19>
ST_128 : Operation 2690 [2/12] (7.19ns)   --->   "%tmp = fdiv float %Cout_load, %sum_0_i" [function.cpp:257->lenet.cpp:55]   --->   Operation 2690 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 35> <Delay = 7.19>
ST_129 : Operation 2691 [1/12] (7.19ns)   --->   "%tmp = fdiv float %Cout_load, %sum_0_i" [function.cpp:257->lenet.cpp:55]   --->   Operation 2691 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 36> <Delay = 1.75>
ST_130 : Operation 2692 [1/1] (1.75ns)   --->   "store float %tmp, float* %Cout_addr, align 4" [function.cpp:257->lenet.cpp:55]   --->   Operation 2692 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_130 : Operation 2693 [1/1] (0.00ns)   --->   "br label %.preheader.i2703" [function.cpp:255->lenet.cpp:55]   --->   Operation 2693 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', function.cpp:7->lenet.cpp:47) [169]  (0.466 ns)

 <State 2>: 1.28ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', function.cpp:7->lenet.cpp:47) [169]  (0 ns)
	'add' operation ('i', function.cpp:7->lenet.cpp:47) [172]  (1.28 ns)

 <State 3>: 4.19ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', function.cpp:9->lenet.cpp:47) [181]  (0 ns)
	'add' operation ('add_ln11', function.cpp:11->lenet.cpp:47) [192]  (1.42 ns)
	'getelementptr' operation ('input_addr', function.cpp:11->lenet.cpp:47) [194]  (0 ns)
	'load' operation ('v', function.cpp:11->lenet.cpp:47) on array 'input_r' [195]  (2.77 ns)

 <State 4>: 5.93ns
The critical path consists of the following:
	'load' operation ('v', function.cpp:11->lenet.cpp:47) on array 'input_r' [195]  (2.77 ns)
	'fpext' operation ('d', function.cpp:11->lenet.cpp:47) [196]  (3.16 ns)

 <State 5>: 8.43ns
The critical path consists of the following:
	'fpext' operation ('d', function.cpp:11->lenet.cpp:47) [196]  (3.16 ns)
	'sub' operation ('F2', function.cpp:11->lenet.cpp:47) [208]  (1.55 ns)
	'icmp' operation ('icmp_ln581', function.cpp:11->lenet.cpp:47) [209]  (1.82 ns)
	'select' operation ('sh_amt', function.cpp:11->lenet.cpp:47) [212]  (0.59 ns)
	'icmp' operation ('icmp_ln603', function.cpp:11->lenet.cpp:47) [218]  (1.31 ns)

 <State 6>: 8.56ns
The critical path consists of the following:
	'or' operation ('or_ln582', function.cpp:11->lenet.cpp:47) [229]  (0.8 ns)
	'or' operation ('or_ln581', function.cpp:11->lenet.cpp:47) [235]  (0 ns)
	'xor' operation ('xor_ln581', function.cpp:11->lenet.cpp:47) [236]  (0 ns)
	'and' operation ('and_ln603', function.cpp:11->lenet.cpp:47) [237]  (0.8 ns)
	'select' operation ('select_ln603', function.cpp:11->lenet.cpp:47) [238]  (3.57 ns)
	'select' operation ('select_ln603_2', function.cpp:11->lenet.cpp:47) [242]  (0 ns)
	'select' operation ('select_ln603_3', function.cpp:11->lenet.cpp:47) [244]  (0.627 ns)
	'store' operation ('store_ln11', function.cpp:11->lenet.cpp:47) of variable 'select_ln603_3', function.cpp:11->lenet.cpp:47 on array 'in.V', function.cpp:5->lenet.cpp:47 [245]  (2.77 ns)

 <State 7>: 7.06ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', function.cpp:17->lenet.cpp:47) with incoming values : ('select_ln17', function.cpp:17->lenet.cpp:47) [254]  (0 ns)
	'icmp' operation ('icmp_ln17', function.cpp:17->lenet.cpp:47) [268]  (1.31 ns)
	'select' operation ('select_ln25', function.cpp:25->lenet.cpp:47) [269]  (0.976 ns)
	'add' operation ('add_ln25_5', function.cpp:25->lenet.cpp:47) [280]  (1.02 ns)
	'select' operation ('select_ln25_3', function.cpp:25->lenet.cpp:47) [284]  (0.976 ns)
	'getelementptr' operation ('in_V_addr_1', function.cpp:25->lenet.cpp:47) [319]  (0 ns)
	'load' operation ('in_V_load', function.cpp:25->lenet.cpp:47) on array 'in.V', function.cpp:5->lenet.cpp:47 [337]  (2.77 ns)

 <State 8>: 7.41ns
The critical path consists of the following:
	'load' operation ('in_V_load', function.cpp:25->lenet.cpp:47) on array 'in.V', function.cpp:5->lenet.cpp:47 [337]  (2.77 ns)
	'mul' operation ('mul_ln1192', function.cpp:25->lenet.cpp:47) [346]  (4.64 ns)

 <State 9>: 7.41ns
The critical path consists of the following:
	'load' operation ('in_V_load_2', function.cpp:25->lenet.cpp:47) on array 'in.V', function.cpp:5->lenet.cpp:47 [434]  (2.77 ns)
	'mul' operation ('mul_ln1118_7', function.cpp:25->lenet.cpp:47) [440]  (4.64 ns)

 <State 10>: 8ns
The critical path consists of the following:
	'load' operation ('C1_out_V_load_2', function.cpp:25->lenet.cpp:47) on array 'C1_out_V' [358]  (2.77 ns)
	'add' operation ('add_ln1192_2', function.cpp:25->lenet.cpp:47) [361]  (1.74 ns)
	'add' operation ('add_ln1192_8', function.cpp:25->lenet.cpp:47) [410]  (1.74 ns)
	'add' operation ('add_ln1192_14', function.cpp:25->lenet.cpp:47) [458]  (1.74 ns)

 <State 11>: 8ns
The critical path consists of the following:
	'load' operation ('C1_out_V_load_4', function.cpp:25->lenet.cpp:47) on array 'C1_out_V' [374]  (2.77 ns)
	'add' operation ('add_ln1192_4', function.cpp:25->lenet.cpp:47) [377]  (1.74 ns)
	'add' operation ('add_ln1192_10', function.cpp:25->lenet.cpp:47) [426]  (1.74 ns)
	'add' operation ('add_ln1192_16', function.cpp:25->lenet.cpp:47) [474]  (1.74 ns)

 <State 12>: 3.49ns
The critical path consists of the following:
	'add' operation ('add_ln1192_22', function.cpp:25->lenet.cpp:47) [524]  (1.74 ns)
	'add' operation ('add_ln1192_28', function.cpp:25->lenet.cpp:47) [579]  (1.74 ns)

 <State 13>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln25', function.cpp:25->lenet.cpp:47) of variable 'trunc_ln708_6', function.cpp:25->lenet.cpp:47 on array 'C1_out_V' [581]  (2.77 ns)

 <State 14>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', function.cpp:32->lenet.cpp:47) [599]  (0.466 ns)

 <State 15>: 1.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', function.cpp:32->lenet.cpp:47) [599]  (0 ns)
	'sub' operation ('sub_ln1265_2', function.cpp:38->lenet.cpp:47) [609]  (1.42 ns)

 <State 16>: 3.01ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', function.cpp:34->lenet.cpp:47) [613]  (0 ns)
	'add' operation ('add_ln1265_5', function.cpp:38->lenet.cpp:47) [622]  (1.48 ns)
	'sub' operation ('sub_ln1265_3', function.cpp:38->lenet.cpp:47) [627]  (1.53 ns)

 <State 17>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', function.cpp:36->lenet.cpp:47) [630]  (0 ns)
	'add' operation ('add_ln1265_8', function.cpp:38->lenet.cpp:47) [639]  (1.53 ns)
	'getelementptr' operation ('C1_out_V_addr', function.cpp:38->lenet.cpp:47) [641]  (0 ns)
	'load' operation ('__Val2__', function.cpp:38->lenet.cpp:47) on array 'C1_out_V' [642]  (2.77 ns)

 <State 18>: 7.69ns
The critical path consists of the following:
	'load' operation ('__Val2__', function.cpp:38->lenet.cpp:47) on array 'C1_out_V' [642]  (2.77 ns)
	'add' operation ('add_ln703', function.cpp:38->lenet.cpp:47) [648]  (1.54 ns)
	'select' operation ('select_ln39', function.cpp:39->lenet.cpp:47) [651]  (0.607 ns)
	'store' operation ('store_ln38', function.cpp:38->lenet.cpp:47) of variable 'zext_ln39', function.cpp:39->lenet.cpp:47 on array 'C1_out_V' [653]  (2.77 ns)

 <State 19>: 1.31ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', function.cpp:50->lenet.cpp:48) [663]  (0 ns)
	'sub' operation ('sub_ln203', function.cpp:67->lenet.cpp:48) [673]  (1.31 ns)

 <State 20>: 2.91ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', function.cpp:52->lenet.cpp:48) [677]  (0 ns)
	'add' operation ('add_ln203_1', function.cpp:67->lenet.cpp:48) [687]  (1.36 ns)
	'sub' operation ('sub_ln203_1', function.cpp:67->lenet.cpp:48) [692]  (1.55 ns)

 <State 21>: 1.55ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', function.cpp:54->lenet.cpp:48) [695]  (0 ns)
	'add' operation ('add_ln203_2', function.cpp:67->lenet.cpp:48) [705]  (1.55 ns)

 <State 22>: 2.77ns
The critical path consists of the following:
	'phi' operation ('p_07_1_i', function.cpp:61->lenet.cpp:48) with incoming values : ('select_ln61', function.cpp:61->lenet.cpp:48) [710]  (0 ns)
	'store' operation ('store_ln67', function.cpp:67->lenet.cpp:48) of variable 'p_07_1_i', function.cpp:61->lenet.cpp:48 on array 'P1_out_V' [753]  (2.77 ns)

 <State 23>: 8.41ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', function.cpp:59->lenet.cpp:48) [728]  (0 ns)
	'add' operation ('add_ln61_1', function.cpp:61->lenet.cpp:48) [735]  (1.02 ns)
	'add' operation ('add_ln1494', function.cpp:61->lenet.cpp:48) [737]  (1.48 ns)
	'sub' operation ('sub_ln1494_1', function.cpp:61->lenet.cpp:48) [742]  (0 ns)
	'add' operation ('add_ln1494_1', function.cpp:61->lenet.cpp:48) [743]  (3.13 ns)
	'getelementptr' operation ('C1_out_V_addr_2', function.cpp:61->lenet.cpp:48) [745]  (0 ns)
	'load' operation ('max.V', function.cpp:61->lenet.cpp:48) on array 'C1_out_V' [746]  (2.77 ns)

 <State 24>: 5.54ns
The critical path consists of the following:
	'load' operation ('max.V', function.cpp:61->lenet.cpp:48) on array 'C1_out_V' [746]  (2.77 ns)
	'icmp' operation ('icmp_ln1494', function.cpp:61->lenet.cpp:48) [747]  (2.14 ns)
	'select' operation ('select_ln61', function.cpp:61->lenet.cpp:48) [748]  (0.627 ns)

 <State 25>: 7.42ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten100', function.cpp:77->lenet.cpp:49) with incoming values : ('select_ln77', function.cpp:77->lenet.cpp:49) [766]  (0 ns)
	'icmp' operation ('icmp_ln77', function.cpp:77->lenet.cpp:49) [780]  (1.63 ns)
	'xor' operation ('xor_ln89', function.cpp:89->lenet.cpp:49) [789]  (0.8 ns)
	'and' operation ('and_ln89_1', function.cpp:89->lenet.cpp:49) [793]  (0.8 ns)
	'or' operation ('or_ln89', function.cpp:89->lenet.cpp:49) [796]  (0.8 ns)
	'select' operation ('select_ln89_3', function.cpp:89->lenet.cpp:49) [797]  (0.795 ns)
	'add' operation ('x_4', function.cpp:79->lenet.cpp:49) [854]  (0.768 ns)
	'add' operation ('add_ln89_2', function.cpp:89->lenet.cpp:49) [860]  (0.997 ns)
	'select' operation ('select_ln79_1', function.cpp:79->lenet.cpp:49) [861]  (0.836 ns)

 <State 26>: 8.31ns
The critical path consists of the following:
	'add' operation ('add_ln89_1', function.cpp:89->lenet.cpp:49) [876]  (0.997 ns)
	'add' operation ('add_ln1116', function.cpp:89->lenet.cpp:49) [878]  (2.99 ns)
	'sub' operation ('sub_ln1116_1', function.cpp:89->lenet.cpp:49) [883]  (1.55 ns)
	'getelementptr' operation ('P1_out_V_addr_1', function.cpp:89->lenet.cpp:49) [885]  (0 ns)
	'load' operation ('P1_out_V_load', function.cpp:89->lenet.cpp:49) on array 'P1_out_V' [1000]  (2.77 ns)

 <State 27>: 7.41ns
The critical path consists of the following:
	'load' operation ('P1_out_V_load', function.cpp:89->lenet.cpp:49) on array 'P1_out_V' [1000]  (2.77 ns)
	'mul' operation ('mul_ln1192_14', function.cpp:89->lenet.cpp:49) [1006]  (4.64 ns)

 <State 28>: 7.41ns
The critical path consists of the following:
	'load' operation ('P1_out_V_load_2', function.cpp:89->lenet.cpp:49) on array 'P1_out_V' [1018]  (2.77 ns)
	'mul' operation ('mul_ln1192_16', function.cpp:89->lenet.cpp:49) [1024]  (4.64 ns)

 <State 29>: 8ns
The critical path consists of the following:
	'load' operation ('C2_out_V_load_16', function.cpp:89->lenet.cpp:49) on array 'C2_out_V' [1190]  (2.77 ns)
	'add' operation ('add_ln1192_54', function.cpp:89->lenet.cpp:49) [1194]  (1.74 ns)
	'add' operation ('add_ln1192_55', function.cpp:89->lenet.cpp:49) [1201]  (1.74 ns)
	'add' operation ('add_ln1192_56', function.cpp:89->lenet.cpp:49) [1208]  (1.74 ns)

 <State 30>: 8ns
The critical path consists of the following:
	'load' operation ('C2_out_V_load_18', function.cpp:89->lenet.cpp:49) on array 'C2_out_V' [1278]  (2.77 ns)
	'add' operation ('add_ln1192_66', function.cpp:89->lenet.cpp:49) [1282]  (1.74 ns)
	'add' operation ('add_ln1192_67', function.cpp:89->lenet.cpp:49) [1289]  (1.74 ns)
	'add' operation ('add_ln1192_68', function.cpp:89->lenet.cpp:49) [1296]  (1.74 ns)

 <State 31>: 8ns
The critical path consists of the following:
	'load' operation ('C2_out_V_load_20', function.cpp:89->lenet.cpp:49) on array 'C2_out_V' [1366]  (2.77 ns)
	'add' operation ('add_ln1192_78', function.cpp:89->lenet.cpp:49) [1370]  (1.74 ns)
	'add' operation ('add_ln1192_79', function.cpp:89->lenet.cpp:49) [1377]  (1.74 ns)
	'add' operation ('add_ln1192_80', function.cpp:89->lenet.cpp:49) [1384]  (1.74 ns)

 <State 32>: 8ns
The critical path consists of the following:
	'load' operation ('C2_out_V_load_22', function.cpp:89->lenet.cpp:49) on array 'C2_out_V' [1454]  (2.77 ns)
	'add' operation ('add_ln1192_90', function.cpp:89->lenet.cpp:49) [1458]  (1.74 ns)
	'add' operation ('add_ln1192_91', function.cpp:89->lenet.cpp:49) [1465]  (1.74 ns)
	'add' operation ('add_ln1192_92', function.cpp:89->lenet.cpp:49) [1472]  (1.74 ns)

 <State 33>: 8ns
The critical path consists of the following:
	'load' operation ('C2_out_V_load_24', function.cpp:89->lenet.cpp:49) on array 'C2_out_V' [1542]  (2.77 ns)
	'add' operation ('add_ln1192_102', function.cpp:89->lenet.cpp:49) [1546]  (1.74 ns)
	'add' operation ('add_ln1192_103', function.cpp:89->lenet.cpp:49) [1553]  (1.74 ns)
	'add' operation ('add_ln1192_104', function.cpp:89->lenet.cpp:49) [1560]  (1.74 ns)

 <State 34>: 8ns
The critical path consists of the following:
	'load' operation ('C2_out_V_load_26', function.cpp:89->lenet.cpp:49) on array 'C2_out_V' [1630]  (2.77 ns)
	'add' operation ('add_ln1192_114', function.cpp:89->lenet.cpp:49) [1634]  (1.74 ns)
	'add' operation ('add_ln1192_115', function.cpp:89->lenet.cpp:49) [1641]  (1.74 ns)
	'add' operation ('add_ln1192_116', function.cpp:89->lenet.cpp:49) [1648]  (1.74 ns)

 <State 35>: 5.23ns
The critical path consists of the following:
	'add' operation ('add_ln1192_117', function.cpp:89->lenet.cpp:49) [1655]  (1.74 ns)
	'add' operation ('add_ln1192_118', function.cpp:89->lenet.cpp:49) [1662]  (1.74 ns)
	'add' operation ('add_ln1192_119', function.cpp:89->lenet.cpp:49) [1669]  (1.74 ns)

 <State 36>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln89', function.cpp:89->lenet.cpp:49) of variable 'trunc_ln708_12', function.cpp:89->lenet.cpp:49 on array 'C2_out_V' [1231]  (2.77 ns)

 <State 37>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln89', function.cpp:89->lenet.cpp:49) of variable 'trunc_ln708_14', function.cpp:89->lenet.cpp:49 on array 'C2_out_V' [1319]  (2.77 ns)

 <State 38>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln89', function.cpp:89->lenet.cpp:49) of variable 'trunc_ln708_16', function.cpp:89->lenet.cpp:49 on array 'C2_out_V' [1407]  (2.77 ns)

 <State 39>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln89', function.cpp:89->lenet.cpp:49) of variable 'trunc_ln708_18', function.cpp:89->lenet.cpp:49 on array 'C2_out_V' [1495]  (2.77 ns)

 <State 40>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln89', function.cpp:89->lenet.cpp:49) of variable 'trunc_ln708_20', function.cpp:89->lenet.cpp:49 on array 'C2_out_V' [1583]  (2.77 ns)

 <State 41>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln89', function.cpp:89->lenet.cpp:49) of variable 'trunc_ln708_22', function.cpp:89->lenet.cpp:49 on array 'C2_out_V' [1671]  (2.77 ns)

 <State 42>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten137', function.cpp:98->lenet.cpp:49) with incoming values : ('add_ln98', function.cpp:98->lenet.cpp:49) [1726]  (0.466 ns)

 <State 43>: 7.57ns
The critical path consists of the following:
	'phi' operation ('i1_0_i', function.cpp:106->lenet.cpp:49) with incoming values : ('select_ln106_1', function.cpp:106->lenet.cpp:49) [1727]  (0 ns)
	'add' operation ('i', function.cpp:98->lenet.cpp:49) [1733]  (0.997 ns)
	'select' operation ('select_ln106_1', function.cpp:106->lenet.cpp:49) [1738]  (0.836 ns)
	'add' operation ('add_ln1265_9', function.cpp:106->lenet.cpp:49) [1743]  (0 ns)
	'add' operation ('add_ln1265_10', function.cpp:106->lenet.cpp:49) [1748]  (2.97 ns)
	'getelementptr' operation ('C2_out_V_addr', function.cpp:106->lenet.cpp:49) [1751]  (0 ns)
	'load' operation ('C2_out_V_load', function.cpp:106->lenet.cpp:49) on array 'C2_out_V' [1797]  (2.77 ns)

 <State 44>: 4.92ns
The critical path consists of the following:
	'load' operation ('C2_out_V_load', function.cpp:106->lenet.cpp:49) on array 'C2_out_V' [1797]  (2.77 ns)
	'add' operation ('add_ln703_1', function.cpp:106->lenet.cpp:49) [1799]  (1.54 ns)
	'select' operation ('select_ln107', function.cpp:107->lenet.cpp:49) [1802]  (0.607 ns)

 <State 45>: 4.92ns
The critical path consists of the following:
	'load' operation ('C2_out_V_load_2', function.cpp:106->lenet.cpp:49) on array 'C2_out_V' [1813]  (2.77 ns)
	'add' operation ('add_ln703_3', function.cpp:106->lenet.cpp:49) [1815]  (1.54 ns)
	'select' operation ('select_ln107_2', function.cpp:107->lenet.cpp:49) [1818]  (0.607 ns)

 <State 46>: 4.92ns
The critical path consists of the following:
	'load' operation ('C2_out_V_load_4', function.cpp:106->lenet.cpp:49) on array 'C2_out_V' [1829]  (2.77 ns)
	'add' operation ('add_ln703_5', function.cpp:106->lenet.cpp:49) [1831]  (1.54 ns)
	'select' operation ('select_ln107_4', function.cpp:107->lenet.cpp:49) [1834]  (0.607 ns)

 <State 47>: 4.92ns
The critical path consists of the following:
	'load' operation ('C2_out_V_load_6', function.cpp:106->lenet.cpp:49) on array 'C2_out_V' [1845]  (2.77 ns)
	'add' operation ('add_ln703_7', function.cpp:106->lenet.cpp:49) [1847]  (1.54 ns)
	'select' operation ('select_ln107_6', function.cpp:107->lenet.cpp:49) [1850]  (0.607 ns)

 <State 48>: 2.77ns
The critical path consists of the following:
	'or' operation ('or_ln1265_25', function.cpp:106->lenet.cpp:49) [1779]  (0 ns)
	'getelementptr' operation ('C2_out_V_addr_11', function.cpp:106->lenet.cpp:49) [1781]  (0 ns)
	'load' operation ('C2_out_V_load_10', function.cpp:106->lenet.cpp:49) on array 'C2_out_V' [1867]  (2.77 ns)

 <State 49>: 2.77ns
The critical path consists of the following:
	'or' operation ('or_ln1265_27', function.cpp:106->lenet.cpp:49) [1785]  (0 ns)
	'getelementptr' operation ('C2_out_V_addr_29', function.cpp:106->lenet.cpp:49) [1787]  (0 ns)
	'load' operation ('C2_out_V_load_28', function.cpp:106->lenet.cpp:49) on array 'C2_out_V' [1873]  (2.77 ns)

 <State 50>: 2.77ns
The critical path consists of the following:
	'or' operation ('or_ln1265_29', function.cpp:106->lenet.cpp:49) [1791]  (0 ns)
	'getelementptr' operation ('C2_out_V_addr_31', function.cpp:106->lenet.cpp:49) [1793]  (0 ns)
	'load' operation ('C2_out_V_load_30', function.cpp:106->lenet.cpp:49) on array 'C2_out_V' [1879]  (2.77 ns)

 <State 51>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln106', function.cpp:106->lenet.cpp:49) of variable 'zext_ln107', function.cpp:107->lenet.cpp:49 on array 'C2_out_V' [1804]  (2.77 ns)

 <State 52>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln106', function.cpp:106->lenet.cpp:49) of variable 'zext_ln107_2', function.cpp:107->lenet.cpp:49 on array 'C2_out_V' [1820]  (2.77 ns)

 <State 53>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln106', function.cpp:106->lenet.cpp:49) of variable 'zext_ln107_4', function.cpp:107->lenet.cpp:49 on array 'C2_out_V' [1836]  (2.77 ns)

 <State 54>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln106', function.cpp:106->lenet.cpp:49) of variable 'zext_ln107_6', function.cpp:107->lenet.cpp:49 on array 'C2_out_V' [1852]  (2.77 ns)

 <State 55>: 4.32ns
The critical path consists of the following:
	'add' operation ('add_ln703_9', function.cpp:106->lenet.cpp:49) [1862]  (1.54 ns)
	'store' operation ('store_ln106', function.cpp:106->lenet.cpp:49) of variable 'add_ln703_9', function.cpp:106->lenet.cpp:49 on array 'C2_out_V' [1863]  (2.77 ns)

 <State 56>: 4.32ns
The critical path consists of the following:
	'add' operation ('add_ln703_11', function.cpp:106->lenet.cpp:49) [1868]  (1.54 ns)
	'store' operation ('store_ln106', function.cpp:106->lenet.cpp:49) of variable 'add_ln703_11', function.cpp:106->lenet.cpp:49 on array 'C2_out_V' [1869]  (2.77 ns)

 <State 57>: 4.32ns
The critical path consists of the following:
	'add' operation ('add_ln703_14', function.cpp:106->lenet.cpp:49) [1874]  (1.54 ns)
	'store' operation ('store_ln106', function.cpp:106->lenet.cpp:49) of variable 'add_ln703_14', function.cpp:106->lenet.cpp:49 on array 'C2_out_V' [1875]  (2.77 ns)

 <State 58>: 4.32ns
The critical path consists of the following:
	'add' operation ('add_ln703_17', function.cpp:106->lenet.cpp:49) [1880]  (1.54 ns)
	'store' operation ('store_ln106', function.cpp:106->lenet.cpp:49) of variable 'add_ln703_17', function.cpp:106->lenet.cpp:49 on array 'C2_out_V' [1881]  (2.77 ns)

 <State 59>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', function.cpp:119->lenet.cpp:50) [1891]  (0.466 ns)

 <State 60>: 1.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', function.cpp:119->lenet.cpp:50) [1891]  (0 ns)
	'add' operation ('add_ln203_3', function.cpp:136->lenet.cpp:50) [1901]  (1.02 ns)

 <State 61>: 1.28ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', function.cpp:121->lenet.cpp:50) [1904]  (0 ns)
	'add' operation ('add_ln203_4', function.cpp:136->lenet.cpp:50) [1912]  (1.28 ns)

 <State 62>: 1.42ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', function.cpp:123->lenet.cpp:50) [1916]  (0 ns)
	'add' operation ('add_ln203_5', function.cpp:136->lenet.cpp:50) [1926]  (1.42 ns)

 <State 63>: 2.77ns
The critical path consists of the following:
	'phi' operation ('p_07_1_i2624', function.cpp:130->lenet.cpp:50) with incoming values : ('select_ln130', function.cpp:130->lenet.cpp:50) [1931]  (0 ns)
	'store' operation ('store_ln136', function.cpp:136->lenet.cpp:50) of variable 'p_07_1_i2624', function.cpp:130->lenet.cpp:50 on array 'P2_out_V' [1969]  (2.77 ns)

 <State 64>: 6.62ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', function.cpp:128->lenet.cpp:50) [1948]  (0 ns)
	'add' operation ('add_ln130_1', function.cpp:130->lenet.cpp:50) [1955]  (0.997 ns)
	'add' operation ('add_ln1494_3', function.cpp:130->lenet.cpp:50) [1957]  (1.31 ns)
	'add' operation ('add_ln1494_4', function.cpp:130->lenet.cpp:50) [1959]  (1.55 ns)
	'getelementptr' operation ('C2_out_V_addr_3', function.cpp:130->lenet.cpp:50) [1961]  (0 ns)
	'load' operation ('max.V', function.cpp:130->lenet.cpp:50) on array 'C2_out_V' [1962]  (2.77 ns)

 <State 65>: 5.54ns
The critical path consists of the following:
	'load' operation ('max.V', function.cpp:130->lenet.cpp:50) on array 'C2_out_V' [1962]  (2.77 ns)
	'icmp' operation ('icmp_ln1494_1', function.cpp:130->lenet.cpp:50) [1963]  (2.14 ns)
	'select' operation ('select_ln130', function.cpp:130->lenet.cpp:50) [1964]  (0.627 ns)

 <State 66>: 5.18ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten181', function.cpp:150->lenet.cpp:51) with incoming values : ('select_ln150', function.cpp:150->lenet.cpp:51) [1981]  (0 ns)
	'icmp' operation ('icmp_ln150', function.cpp:150->lenet.cpp:51) [2000]  (1.94 ns)
	'xor' operation ('xor_ln158', function.cpp:158->lenet.cpp:51) [2015]  (0.8 ns)
	'and' operation ('and_ln158_1', function.cpp:158->lenet.cpp:51) [2019]  (0.8 ns)
	'or' operation ('or_ln158', function.cpp:158->lenet.cpp:51) [2022]  (0.8 ns)
	'select' operation ('select_ln158_3', function.cpp:158->lenet.cpp:51) [2023]  (0.836 ns)

 <State 67>: 8.44ns
The critical path consists of the following:
	'add' operation ('add_ln152', function.cpp:152->lenet.cpp:51) [2114]  (0.997 ns)
	'select' operation ('select_ln152_1', function.cpp:152->lenet.cpp:51) [2120]  (0 ns)
	'add' operation ('add_ln158', function.cpp:158->lenet.cpp:51) [2126]  (1.32 ns)
	'add' operation ('add_ln1117_2', function.cpp:158->lenet.cpp:51) [2131]  (0 ns)
	'add' operation ('add_ln1117_3', function.cpp:158->lenet.cpp:51) [2132]  (3.02 ns)
	'add' operation ('add_ln1117_4', function.cpp:158->lenet.cpp:51) [2136]  (0 ns)
	'add' operation ('add_ln1117_5', function.cpp:158->lenet.cpp:51) [2137]  (3.1 ns)

 <State 68>: 2.77ns
The critical path consists of the following:
	'load' operation ('P2_out_V_load', function.cpp:158->lenet.cpp:51) on array 'P2_out_V' [2032]  (2.77 ns)

 <State 69>: 7.41ns
The critical path consists of the following:
	'load' operation ('P2_out_V_load_2', function.cpp:158->lenet.cpp:51) on array 'P2_out_V' [2042]  (2.77 ns)
	'mul' operation ('mul_ln1192_112', function.cpp:158->lenet.cpp:51) [2172]  (4.64 ns)

 <State 70>: 7.41ns
The critical path consists of the following:
	'load' operation ('P2_out_V_load_4', function.cpp:158->lenet.cpp:51) on array 'P2_out_V' [2052]  (2.77 ns)
	'mul' operation ('mul_ln1192_114', function.cpp:158->lenet.cpp:51) [2186]  (4.64 ns)

 <State 71>: 7.41ns
The critical path consists of the following:
	'load' operation ('P2_out_V_load_6', function.cpp:158->lenet.cpp:51) on array 'P2_out_V' [2062]  (2.77 ns)
	'mul' operation ('mul_ln1192_116', function.cpp:158->lenet.cpp:51) [2200]  (4.64 ns)

 <State 72>: 7.41ns
The critical path consists of the following:
	'load' operation ('P2_out_V_load_8', function.cpp:158->lenet.cpp:51) on array 'P2_out_V' [2072]  (2.77 ns)
	'mul' operation ('mul_ln1192_118', function.cpp:158->lenet.cpp:51) [2214]  (4.64 ns)

 <State 73>: 7.41ns
The critical path consists of the following:
	'load' operation ('P2_out_V_load_10', function.cpp:158->lenet.cpp:51) on array 'P2_out_V' [2082]  (2.77 ns)
	'mul' operation ('mul_ln1192_120', function.cpp:158->lenet.cpp:51) [2228]  (4.64 ns)

 <State 74>: 7.41ns
The critical path consists of the following:
	'load' operation ('P2_out_V_load_12', function.cpp:158->lenet.cpp:51) on array 'P2_out_V' [2092]  (2.77 ns)
	'mul' operation ('mul_ln1192_122', function.cpp:158->lenet.cpp:51) [2242]  (4.64 ns)

 <State 75>: 7.41ns
The critical path consists of the following:
	'load' operation ('P2_out_V_load_14', function.cpp:158->lenet.cpp:51) on array 'P2_out_V' [2102]  (2.77 ns)
	'mul' operation ('mul_ln1192_124', function.cpp:158->lenet.cpp:51) [2256]  (4.64 ns)

 <State 76>: 6.26ns
The critical path consists of the following:
	'add' operation ('add_ln1192_140', function.cpp:158->lenet.cpp:51) [2260]  (1.74 ns)
	'add' operation ('add_ln1192_141', function.cpp:158->lenet.cpp:51) [2267]  (1.74 ns)
	'store' operation ('store_ln158', function.cpp:158->lenet.cpp:51) of variable 'trunc_ln708_24', function.cpp:158->lenet.cpp:51 on array 'C3_out_V_0_0' [2269]  (2.77 ns)

 <State 77>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('set3_0_i2664_0_0', function.cpp:171->lenet.cpp:51) with incoming values : ('add_ln171', function.cpp:171->lenet.cpp:51) [2281]  (0.466 ns)

 <State 78>: 0.997ns
The critical path consists of the following:
	'phi' operation ('set3_0_i2664_0_0', function.cpp:171->lenet.cpp:51) with incoming values : ('add_ln171', function.cpp:171->lenet.cpp:51) [2281]  (0 ns)
	'add' operation ('add_ln171', function.cpp:171->lenet.cpp:51) [2284]  (0.997 ns)

 <State 79>: 4.09ns
The critical path consists of the following:
	'phi' operation ('k4_0_i2666_0_0', function.cpp:173->lenet.cpp:51) with incoming values : ('add_ln173', function.cpp:173->lenet.cpp:51) [2290]  (0 ns)
	'add' operation ('add_ln175', function.cpp:175->lenet.cpp:51) [2297]  (1.32 ns)
	'getelementptr' operation ('C3_out_V_0_0_addr_1', function.cpp:175->lenet.cpp:51) [2299]  (0 ns)
	'load' operation ('C3_out_V_0_0_load_1', function.cpp:175->lenet.cpp:51) on array 'C3_out_V_0_0' [2300]  (2.77 ns)

 <State 80>: 7.09ns
The critical path consists of the following:
	'load' operation ('C3_out_V_0_0_load_1', function.cpp:175->lenet.cpp:51) on array 'C3_out_V_0_0' [2300]  (2.77 ns)
	'add' operation ('add_ln703_13', function.cpp:175->lenet.cpp:51) [2304]  (1.54 ns)
	'store' operation ('store_ln175', function.cpp:175->lenet.cpp:51) of variable 'add_ln703_13', function.cpp:175->lenet.cpp:51 on array 'C3_out_V_0_0' [2305]  (2.77 ns)

 <State 81>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('C3_out_V_0_0_addr_2', function.cpp:176->lenet.cpp:51) [2307]  (0 ns)
	'load' operation ('C3_out_V_0_0_load_2', function.cpp:176->lenet.cpp:51) on array 'C3_out_V_0_0' [2308]  (2.77 ns)

 <State 82>: 2.77ns
The critical path consists of the following:
	'load' operation ('C3_out_V_0_0_load_2', function.cpp:176->lenet.cpp:51) on array 'C3_out_V_0_0' [2308]  (2.77 ns)

 <State 83>: 2.77ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', function.cpp:192->lenet.cpp:52) [2322]  (0 ns)
	'getelementptr' operation ('C3_out_V_0_0_addr', function.cpp:191->lenet.cpp:52) [2329]  (0 ns)
	'load' operation ('C3_out_V_0_0_load', function.cpp:191->lenet.cpp:52) on array 'C3_out_V_0_0' [2330]  (2.77 ns)

 <State 84>: 5.54ns
The critical path consists of the following:
	'load' operation ('C3_out_V_0_0_load', function.cpp:191->lenet.cpp:52) on array 'C3_out_V_0_0' [2330]  (2.77 ns)
	'store' operation ('store_ln191', function.cpp:191->lenet.cpp:52) of variable 'C3_out_V_0_0_load', function.cpp:191->lenet.cpp:52 on array 'Re_out_V' [2332]  (2.77 ns)

 <State 85>: 1.53ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', function.cpp:198->lenet.cpp:53) [2337]  (0 ns)
	'sub' operation ('sub_ln1117', function.cpp:203->lenet.cpp:53) [2348]  (1.53 ns)

 <State 86>: 4.31ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', function.cpp:201->lenet.cpp:53) [2353]  (0 ns)
	'add' operation ('add_ln1117_6', function.cpp:203->lenet.cpp:53) [2362]  (1.54 ns)
	'getelementptr' operation ('FC1_W_V_addr', function.cpp:203->lenet.cpp:53) [2364]  (0 ns)
	'load' operation ('FC1_W_V_load', function.cpp:203->lenet.cpp:53) on array 'FC1_W_V' [2368]  (2.77 ns)

 <State 87>: 2.77ns
The critical path consists of the following:
	'load' operation ('Re_out_V_load', function.cpp:203->lenet.cpp:53) on array 'Re_out_V' [2366]  (2.77 ns)

 <State 88>: 6.38ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_126', function.cpp:203->lenet.cpp:53) [2370]  (4.64 ns)
	'add' operation ('ret.V', function.cpp:203->lenet.cpp:53) [2373]  (1.74 ns)

 <State 89>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', function.cpp:207->lenet.cpp:53) [2381]  (0 ns)
	'getelementptr' operation ('FC1_out_V_addr_1', function.cpp:209->lenet.cpp:53) [2388]  (0 ns)
	'load' operation ('__Val2__', function.cpp:209->lenet.cpp:53) on array 'FC1_out_V' [2389]  (2.77 ns)

 <State 90>: 7.69ns
The critical path consists of the following:
	'load' operation ('__Val2__', function.cpp:209->lenet.cpp:53) on array 'FC1_out_V' [2389]  (2.77 ns)
	'add' operation ('add_ln703_16', function.cpp:209->lenet.cpp:53) [2395]  (1.54 ns)
	'select' operation ('select_ln210', function.cpp:210->lenet.cpp:53) [2398]  (0.607 ns)
	'store' operation ('store_ln209', function.cpp:209->lenet.cpp:53) of variable 'zext_ln210', function.cpp:210->lenet.cpp:53 on array 'FC1_out_V' [2400]  (2.77 ns)

 <State 91>: 1.42ns
The critical path consists of the following:
	'phi' operation ('phi_mul', function.cpp:219->lenet.cpp:54) with incoming values : ('add_ln219', function.cpp:219->lenet.cpp:54) [2406]  (0 ns)
	'add' operation ('add_ln219', function.cpp:219->lenet.cpp:54) [2407]  (1.42 ns)

 <State 92>: 4.19ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', function.cpp:222->lenet.cpp:54) [2418]  (0 ns)
	'add' operation ('add_ln1117_7', function.cpp:224->lenet.cpp:54) [2427]  (1.42 ns)
	'getelementptr' operation ('FC2_W_V_addr', function.cpp:224->lenet.cpp:54) [2429]  (0 ns)
	'load' operation ('FC2_W_V_load', function.cpp:224->lenet.cpp:54) on array 'FC2_W_V' [2433]  (2.77 ns)

 <State 93>: 2.77ns
The critical path consists of the following:
	'load' operation ('FC1_out_V_load', function.cpp:224->lenet.cpp:54) on array 'FC1_out_V' [2431]  (2.77 ns)

 <State 94>: 6.38ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_127', function.cpp:224->lenet.cpp:54) [2435]  (4.64 ns)
	'add' operation ('ret.V', function.cpp:224->lenet.cpp:54) [2437]  (1.74 ns)

 <State 95>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', function.cpp:228->lenet.cpp:54) [2445]  (0 ns)
	'getelementptr' operation ('FC2_B_V_addr', function.cpp:230->lenet.cpp:54) [2454]  (0 ns)
	'load' operation ('__Val2__', function.cpp:230->lenet.cpp:54) on array 'FC2_B_V' [2455]  (2.77 ns)

 <State 96>: 6.68ns
The critical path consists of the following:
	'load' operation ('__Val2__', function.cpp:230->lenet.cpp:54) on array 'FC2_B_V' [2455]  (2.77 ns)
	'add' operation ('add_ln703_19', function.cpp:230->lenet.cpp:54) [2459]  (1.54 ns)
	'select' operation ('select_ln231', function.cpp:231->lenet.cpp:54) [2462]  (0.607 ns)
	'store' operation ('store_ln230', function.cpp:230->lenet.cpp:54) of variable 'zext_ln231', function.cpp:231->lenet.cpp:54 on array 'FC2_out_V' [2464]  (1.75 ns)

 <State 97>: 1.75ns
The critical path consists of the following:
	'load' operation ('max_val.V', function.cpp:240->lenet.cpp:55) on array 'FC2_out_V' [2467]  (1.75 ns)

 <State 98>: 1.75ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', function.cpp:243->lenet.cpp:55) [2471]  (0 ns)
	'getelementptr' operation ('FC2_out_V_addr_2', function.cpp:245->lenet.cpp:55) [2477]  (0 ns)
	'load' operation ('max_val.V', function.cpp:245->lenet.cpp:55) on array 'FC2_out_V' [2478]  (1.75 ns)

 <State 99>: 4.52ns
The critical path consists of the following:
	'load' operation ('max_val.V', function.cpp:245->lenet.cpp:55) on array 'FC2_out_V' [2478]  (1.75 ns)
	'icmp' operation ('icmp_ln1494_2', function.cpp:245->lenet.cpp:55) [2479]  (2.14 ns)
	'select' operation ('select_ln245', function.cpp:245->lenet.cpp:55) [2480]  (0.627 ns)

 <State 100>: 1.75ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', function.cpp:249->lenet.cpp:55) [2488]  (0 ns)
	'getelementptr' operation ('FC2_out_V_addr_3', function.cpp:251->lenet.cpp:55) [2494]  (0 ns)
	'load' operation ('__Val2__', function.cpp:251->lenet.cpp:55) on array 'FC2_out_V' [2495]  (1.75 ns)

 <State 101>: 8.28ns
The critical path consists of the following:
	'load' operation ('__Val2__', function.cpp:251->lenet.cpp:55) on array 'FC2_out_V' [2495]  (1.75 ns)
	'sub' operation ('tmp.V', function.cpp:251->lenet.cpp:55) [2497]  (1.54 ns)
	'sub' operation ('tmp.V', function.cpp:251->lenet.cpp:55) [2500]  (1.55 ns)
	'select' operation ('tmp.V', function.cpp:251->lenet.cpp:55) [2501]  (0.622 ns)
	'cttz' operation ('l', function.cpp:251->lenet.cpp:55) [2504]  (2.8 ns)

 <State 102>: 6.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln944', function.cpp:251->lenet.cpp:55) [2505]  (1.9 ns)
	'add' operation ('lsb_index', function.cpp:251->lenet.cpp:55) [2507]  (1.9 ns)
	'icmp' operation ('icmp_ln947', function.cpp:251->lenet.cpp:55) [2509]  (1.96 ns)
	'and' operation ('a', function.cpp:251->lenet.cpp:55) [2516]  (0 ns)
	'or' operation ('or_ln949', function.cpp:251->lenet.cpp:55) [2522]  (0 ns)
	blocking operation 0.8 ns on control path)

 <State 103>: 8.25ns
The critical path consists of the following:
	'add' operation ('add_ln958', function.cpp:251->lenet.cpp:55) [2526]  (1.9 ns)
	'lshr' operation ('lshr_ln958', function.cpp:251->lenet.cpp:55) [2527]  (0 ns)
	'select' operation ('m', function.cpp:251->lenet.cpp:55) [2530]  (0 ns)
	'add' operation ('m', function.cpp:251->lenet.cpp:55) [2531]  (2.94 ns)
	'select' operation ('select_ln964', function.cpp:251->lenet.cpp:55) [2535]  (0.448 ns)
	'add' operation ('add_ln964', function.cpp:251->lenet.cpp:55) [2538]  (2.97 ns)

 <State 104>: 7.83ns
The critical path consists of the following:
	'select' operation ('select_ln935', function.cpp:251->lenet.cpp:55) [2542]  (0.705 ns)
	'fexp' operation ('tmp_1', function.cpp:251->lenet.cpp:55) [2543]  (7.13 ns)

 <State 105>: 7.13ns
The critical path consists of the following:
	'fexp' operation ('tmp_1', function.cpp:251->lenet.cpp:55) [2543]  (7.13 ns)

 <State 106>: 7.13ns
The critical path consists of the following:
	'fexp' operation ('tmp_1', function.cpp:251->lenet.cpp:55) [2543]  (7.13 ns)

 <State 107>: 7.13ns
The critical path consists of the following:
	'fexp' operation ('tmp_1', function.cpp:251->lenet.cpp:55) [2543]  (7.13 ns)

 <State 108>: 7.13ns
The critical path consists of the following:
	'fexp' operation ('tmp_1', function.cpp:251->lenet.cpp:55) [2543]  (7.13 ns)

 <State 109>: 7.13ns
The critical path consists of the following:
	'fexp' operation ('tmp_1', function.cpp:251->lenet.cpp:55) [2543]  (7.13 ns)

 <State 110>: 7.13ns
The critical path consists of the following:
	'fexp' operation ('tmp_1', function.cpp:251->lenet.cpp:55) [2543]  (7.13 ns)

 <State 111>: 7.13ns
The critical path consists of the following:
	'fexp' operation ('tmp_1', function.cpp:251->lenet.cpp:55) [2543]  (7.13 ns)

 <State 112>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('sum', function.cpp:252->lenet.cpp:55) [2546]  (8.59 ns)

 <State 113>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('sum', function.cpp:252->lenet.cpp:55) [2546]  (8.59 ns)

 <State 114>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('sum', function.cpp:252->lenet.cpp:55) [2546]  (8.59 ns)

 <State 115>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('sum', function.cpp:252->lenet.cpp:55) [2546]  (8.59 ns)

 <State 116>: 1.75ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', function.cpp:255->lenet.cpp:55) [2552]  (0 ns)
	'getelementptr' operation ('Cout_addr', function.cpp:257->lenet.cpp:55) [2558]  (0 ns)
	'load' operation ('Cout_load', function.cpp:257->lenet.cpp:55) on array 'Cout' [2559]  (1.75 ns)

 <State 117>: 1.75ns
The critical path consists of the following:
	'load' operation ('Cout_load', function.cpp:257->lenet.cpp:55) on array 'Cout' [2559]  (1.75 ns)

 <State 118>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp', function.cpp:257->lenet.cpp:55) [2560]  (7.2 ns)

 <State 119>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp', function.cpp:257->lenet.cpp:55) [2560]  (7.2 ns)

 <State 120>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp', function.cpp:257->lenet.cpp:55) [2560]  (7.2 ns)

 <State 121>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp', function.cpp:257->lenet.cpp:55) [2560]  (7.2 ns)

 <State 122>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp', function.cpp:257->lenet.cpp:55) [2560]  (7.2 ns)

 <State 123>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp', function.cpp:257->lenet.cpp:55) [2560]  (7.2 ns)

 <State 124>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp', function.cpp:257->lenet.cpp:55) [2560]  (7.2 ns)

 <State 125>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp', function.cpp:257->lenet.cpp:55) [2560]  (7.2 ns)

 <State 126>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp', function.cpp:257->lenet.cpp:55) [2560]  (7.2 ns)

 <State 127>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp', function.cpp:257->lenet.cpp:55) [2560]  (7.2 ns)

 <State 128>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp', function.cpp:257->lenet.cpp:55) [2560]  (7.2 ns)

 <State 129>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp', function.cpp:257->lenet.cpp:55) [2560]  (7.2 ns)

 <State 130>: 1.75ns
The critical path consists of the following:
	'store' operation ('store_ln257', function.cpp:257->lenet.cpp:55) of variable 'tmp', function.cpp:257->lenet.cpp:55 on array 'Cout' [2561]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
