INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:12:07 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.635ns period=5.270ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.635ns period=5.270ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.270ns  (clk rise@5.270ns - clk rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.749ns (34.131%)  route 3.375ns (65.869%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.753 - 5.270 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1718, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X13Y188        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y188        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/Q
                         net (fo=26, routed)          0.529     1.253    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]
    SLICE_X12Y190        LUT4 (Prop_lut4_I1_O)        0.043     1.296 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_6/O
                         net (fo=1, routed)           0.000     1.296    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_6_n_0
    SLICE_X12Y190        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     1.473 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.473    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X12Y191        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.620 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[3]
                         net (fo=5, routed)           0.320     1.939    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_4
    SLICE_X13Y191        LUT3 (Prop_lut3_I0_O)        0.120     2.059 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9/O
                         net (fo=33, routed)          0.483     2.542    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9_n_0
    SLICE_X14Y188        LUT6 (Prop_lut6_I2_O)        0.043     2.585 f  lsq1/handshake_lsq_lsq1_core/dataReg[0]_i_3/O
                         net (fo=2, routed)           0.330     2.915    lsq1/handshake_lsq_lsq1_core/dataReg[0]_i_3_n_0
    SLICE_X15Y188        LUT5 (Prop_lut5_I2_O)        0.043     2.958 f  lsq1/handshake_lsq_lsq1_core/newY_c1[0]_i_2/O
                         net (fo=6, routed)           0.500     3.458    lsq1/handshake_lsq_lsq1_core/dataReg_reg[0]
    SLICE_X15Y191        LUT6 (Prop_lut6_I3_O)        0.043     3.501 r  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_9/O
                         net (fo=1, routed)           0.412     3.913    lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_9_n_0
    SLICE_X13Y193        LUT6 (Prop_lut6_I2_O)        0.043     3.956 r  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, routed)           0.242     4.198    mem_controller2/read_arbiter/data/infinity__0
    SLICE_X11Y193        LUT6 (Prop_lut6_I4_O)        0.043     4.241 r  mem_controller2/read_arbiter/data/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.097     4.338    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X10Y193        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     4.525 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.525    addf0/operator/ltOp_carry__2_n_0
    SLICE_X10Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.647 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.365     5.012    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X8Y192         LUT6 (Prop_lut6_I5_O)        0.127     5.139 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_3/O
                         net (fo=1, routed)           0.098     5.237    addf0/operator/expDiff_c1_reg[3]_0[1]
    SLICE_X9Y192         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     5.479 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.479    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.632 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     5.632    addf0/operator/expDiff_c0[5]
    SLICE_X9Y193         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.270     5.270 r  
                                                      0.000     5.270 r  clk (IN)
                         net (fo=1718, unset)         0.483     5.753    addf0/operator/clk
    SLICE_X9Y193         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     5.753    
                         clock uncertainty           -0.035     5.717    
    SLICE_X9Y193         FDRE (Setup_fdre_C_D)        0.048     5.765    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.765    
                         arrival time                          -5.632    
  -------------------------------------------------------------------
                         slack                                  0.133    




