-----label-----
0
-----code-----
static irqreturn_t iomd_dma_handle(int irq, void *dev_id)
{
	struct iomd_dma *idma = dev_id;
	unsigned long base = idma->base;

	do {
		unsigned int status;

		status = iomd_readb(base + ST);
		if (!(status & DMA_ST_INT))
			return IRQ_HANDLED;

		if ((idma->state ^ status) & DMA_ST_AB)
			iomd_get_next_sg(&idma->cur_sg, idma);

		switch (status & (DMA_ST_OFL | DMA_ST_AB)) {
		case DMA_ST_OFL:			/* OIA */
		case DMA_ST_AB:				/* .IB */
			iomd_writel(idma->cur_sg.dma_address, base + CURA);
			iomd_writel(idma->cur_sg.length, base + ENDA);
			idma->state = DMA_ST_AB;
			break;

		case DMA_ST_OFL | DMA_ST_AB:		/* OIB */
		case 0:					/* .IA */
			iomd_writel(idma->cur_sg.dma_address, base + CURB);
			iomd_writel(idma->cur_sg.length, base + ENDB);
			idma->state = 0;
			break;
		}

		if (status & DMA_ST_OFL &&
		    idma->cur_sg.length == (DMA_END_S|DMA_END_L))
			break;
	} while (1);

	idma->state = ~DMA_ST_AB;
	disable_irq(irq);

	return IRQ_HANDLED;
}
-----children-----
1,2
1,3
1,4
2,3
4,5
4,6
4,7
6,7
6,8
8,9
10,11
10,12
12,13
12,14
15,16
15,17
15,18
15,19
15,20
15,21
16,17
17,18
17,19
18,19
20,21
20,22
20,23
23,24
24,25
26,27
27,28
27,29
29,30
29,31
31,32
32,33
32,34
33,34
36,37
36,38
37,38
37,39
37,40
37,41
37,42
37,43
38,39
39,40
39,41
41,42
43,44
44,45
44,46
45,46
47,48
47,49
48,49
50,51
50,52
51,52
53,54
55,56
55,57
56,57
57,58
58,59
58,60
59,60
61,62
63,64
64,65
66,67
66,68
67,68
67,69
68,69
69,70
69,71
70,71
70,72
71,72
74,75
76,77
78,79
79,80
79,81
79,82
80,81
82,83
83,84
83,85
84,85
87,88
89,90
89,91
90,91
90,92
91,92
93,94
94,95
94,96
95,96
97,98
99,100
99,101
99,102
99,103
99,104
99,105
99,106
99,107
99,108
99,109
99,110
99,111
100,101
101,102
103,104
104,105
106,107
107,108
107,109
107,110
108,109
110,111
110,112
111,112
111,113
112,113
116,117
116,118
117,118
119,120
121,122
122,123
122,124
122,125
123,124
125,126
125,127
126,127
126,128
127,128
131,132
131,133
132,133
134,135
136,137
137,138
137,139
138,139
138,140
139,140
142,143
145,146
146,147
146,148
147,148
149,150
151,152
153,154
154,155
154,156
154,157
155,156
157,158
157,159
158,159
158,160
159,160
163,164
163,165
164,165
166,167
168,169
169,170
169,171
169,172
170,171
172,173
172,174
173,174
173,175
174,175
178,179
178,180
179,180
181,182
183,184
184,185
184,186
185,186
185,187
186,187
191,192
191,193
192,193
192,194
193,194
193,195
194,195
196,197
198,199
198,200
199,200
199,201
200,201
200,202
201,202
205,206
206,207
206,208
207,208
209,210
213,214
214,215
214,216
215,216
215,217
216,217
219,220
220,221
222,223
223,224
223,225
224,225
226,227
228,229
229,230
-----nextToken-----
3,5,7,9,11,13,14,19,21,22,25,28,30,34,35,40,42,46,49,52,54,60,62,65,72,73,75,77,81,85,86,88,92,96,98,102,105,109,113,114,115,118,120,124,128,129,130,133,135,140,141,143,144,148,150,152,156,160,161,162,165,167,171,175,176,177,180,182,187,188,189,190,195,197,202,203,204,208,210,211,212,217,218,221,225,227,230
-----computeFrom-----
44,45
44,46
50,51
50,52
58,59
58,60
67,68
67,69
69,70
69,71
90,91
90,92
94,95
94,96
116,117
116,118
131,132
131,133
137,138
137,139
146,147
146,148
163,164
163,165
178,179
178,180
184,185
184,186
192,193
192,194
193,194
193,195
198,199
198,200
206,207
206,208
214,215
214,216
-----guardedBy-----
72,88
-----guardedByNegation-----
-----lastLexicalUse-----
-----jump-----
-----attribute-----
FunctionDefinition;NamedTypeSpecifier;Name;FunctionDeclarator;Name;ParameterDeclaration;SimpleDeclSpecifier;Declarator;Name;ParameterDeclaration;SimpleDeclSpecifier;Declarator;Pointer;Name;CompoundStatement;DeclarationStatement;SimpleDeclaration;ElaboratedTypeSpecifier;Name;Declarator;Pointer;Name;EqualsInitializer;IdExpression;Name;DeclarationStatement;SimpleDeclaration;SimpleDeclSpecifier;Declarator;Name;EqualsInitializer;FieldReference;IdExpression;Name;Name;DoStatement;CompoundStatement;DeclarationStatement;SimpleDeclaration;SimpleDeclSpecifier;Declarator;Name;ExpressionStatement;BinaryExpression;IdExpression;Name;FunctionCallExpression;IdExpression;Name;BinaryExpression;IdExpression;Name;IdExpression;Name;IfStatement;UnaryExpression;UnaryExpression;BinaryExpression;IdExpression;Name;IdExpression;Name;ReturnStatement;IdExpression;Name;IfStatement;BinaryExpression;UnaryExpression;BinaryExpression;FieldReference;IdExpression;Name;Name;IdExpression;Name;IdExpression;Name;ExpressionStatement;FunctionCallExpression;IdExpression;Name;UnaryExpression;FieldReference;IdExpression;Name;Name;IdExpression;Name;SwitchStatement;BinaryExpression;IdExpression;Name;UnaryExpression;BinaryExpression;IdExpression;Name;IdExpression;Name;CompoundStatement;CaseStatement;IdExpression;Name;CaseStatement;IdExpression;Name;ExpressionStatement;FunctionCallExpression;IdExpression;Name;FieldReference;FieldReference;IdExpression;Name;Name;Name;BinaryExpression;IdExpression;Name;IdExpression;Name;ExpressionStatement;FunctionCallExpression;IdExpression;Name;FieldReference;FieldReference;IdExpression;Name;Name;Name;BinaryExpression;IdExpression;Name;IdExpression;Name;ExpressionStatement;BinaryExpression;FieldReference;IdExpression;Name;Name;IdExpression;Name;BreakStatement;CaseStatement;BinaryExpression;IdExpression;Name;IdExpression;Name;CaseStatement;LiteralExpression;ExpressionStatement;FunctionCallExpression;IdExpression;Name;FieldReference;FieldReference;IdExpression;Name;Name;Name;BinaryExpression;IdExpression;Name;IdExpression;Name;ExpressionStatement;FunctionCallExpression;IdExpression;Name;FieldReference;FieldReference;IdExpression;Name;Name;Name;BinaryExpression;IdExpression;Name;IdExpression;Name;ExpressionStatement;BinaryExpression;FieldReference;IdExpression;Name;Name;LiteralExpression;BreakStatement;IfStatement;BinaryExpression;BinaryExpression;IdExpression;Name;IdExpression;Name;BinaryExpression;FieldReference;FieldReference;IdExpression;Name;Name;Name;UnaryExpression;BinaryExpression;IdExpression;Name;IdExpression;Name;BreakStatement;LiteralExpression;ExpressionStatement;BinaryExpression;FieldReference;IdExpression;Name;Name;UnaryExpression;IdExpression;Name;ExpressionStatement;FunctionCallExpression;IdExpression;Name;IdExpression;Name;ReturnStatement;IdExpression;Name;
-----ast_node-----
static irqreturn_t iomd_dma_handle(int irq, void *dev_id){	struct iomd_dma *idma = dev_id;	unsigned long base = idma->base;	do {		unsigned int status;		status = iomd_readb(base + ST);		if (!(status & DMA_ST_INT))			return IRQ_HANDLED;		if ((idma->state ^ status) & DMA_ST_AB)			iomd_get_next_sg(&idma->cur_sg, idma);		switch (status & (DMA_ST_OFL | DMA_ST_AB)) {		case DMA_ST_OFL:			/* OIA */		case DMA_ST_AB:				/* .IB */			iomd_writel(idma->cur_sg.dma_address, base + CURA);			iomd_writel(idma->cur_sg.length, base + ENDA);			idma->state = DMA_ST_AB;			break;		case DMA_ST_OFL | DMA_ST_AB:		/* OIB */		case 0:					/* .IA */			iomd_writel(idma->cur_sg.dma_address, base + CURB);			iomd_writel(idma->cur_sg.length, base + ENDB);			idma->state = 0;			break;		}		if (status & DMA_ST_OFL &&		    idma->cur_sg.length == (DMA_END_S|DMA_END_L))			break;	} while (1);	idma->state = ~DMA_ST_AB;	disable_irq(irq);	return IRQ_HANDLED;}
static irqreturn_t
irqreturn_t
iomd_dma_handle(int irq, void *dev_id)
iomd_dma_handle
int irq
int
irq
irq
void *dev_id
void
*dev_id
*
dev_id
{	struct iomd_dma *idma = dev_id;	unsigned long base = idma->base;	do {		unsigned int status;		status = iomd_readb(base + ST);		if (!(status & DMA_ST_INT))			return IRQ_HANDLED;		if ((idma->state ^ status) & DMA_ST_AB)			iomd_get_next_sg(&idma->cur_sg, idma);		switch (status & (DMA_ST_OFL | DMA_ST_AB)) {		case DMA_ST_OFL:			/* OIA */		case DMA_ST_AB:				/* .IB */			iomd_writel(idma->cur_sg.dma_address, base + CURA);			iomd_writel(idma->cur_sg.length, base + ENDA);			idma->state = DMA_ST_AB;			break;		case DMA_ST_OFL | DMA_ST_AB:		/* OIB */		case 0:					/* .IA */			iomd_writel(idma->cur_sg.dma_address, base + CURB);			iomd_writel(idma->cur_sg.length, base + ENDB);			idma->state = 0;			break;		}		if (status & DMA_ST_OFL &&		    idma->cur_sg.length == (DMA_END_S|DMA_END_L))			break;	} while (1);	idma->state = ~DMA_ST_AB;	disable_irq(irq);	return IRQ_HANDLED;}
struct iomd_dma *idma = dev_id;
struct iomd_dma *idma = dev_id;
struct iomd_dma
iomd_dma
*idma = dev_id
*
idma
= dev_id
dev_id
dev_id
unsigned long base = idma->base;
unsigned long base = idma->base;
unsigned long
base = idma->base
base
= idma->base
idma->base
idma
idma
base
do {		unsigned int status;		status = iomd_readb(base + ST);		if (!(status & DMA_ST_INT))			return IRQ_HANDLED;		if ((idma->state ^ status) & DMA_ST_AB)			iomd_get_next_sg(&idma->cur_sg, idma);		switch (status & (DMA_ST_OFL | DMA_ST_AB)) {		case DMA_ST_OFL:			/* OIA */		case DMA_ST_AB:				/* .IB */			iomd_writel(idma->cur_sg.dma_address, base + CURA);			iomd_writel(idma->cur_sg.length, base + ENDA);			idma->state = DMA_ST_AB;			break;		case DMA_ST_OFL | DMA_ST_AB:		/* OIB */		case 0:					/* .IA */			iomd_writel(idma->cur_sg.dma_address, base + CURB);			iomd_writel(idma->cur_sg.length, base + ENDB);			idma->state = 0;			break;		}		if (status & DMA_ST_OFL &&		    idma->cur_sg.length == (DMA_END_S|DMA_END_L))			break;	} while (1);
{		unsigned int status;		status = iomd_readb(base + ST);		if (!(status & DMA_ST_INT))			return IRQ_HANDLED;		if ((idma->state ^ status) & DMA_ST_AB)			iomd_get_next_sg(&idma->cur_sg, idma);		switch (status & (DMA_ST_OFL | DMA_ST_AB)) {		case DMA_ST_OFL:			/* OIA */		case DMA_ST_AB:				/* .IB */			iomd_writel(idma->cur_sg.dma_address, base + CURA);			iomd_writel(idma->cur_sg.length, base + ENDA);			idma->state = DMA_ST_AB;			break;		case DMA_ST_OFL | DMA_ST_AB:		/* OIB */		case 0:					/* .IA */			iomd_writel(idma->cur_sg.dma_address, base + CURB);			iomd_writel(idma->cur_sg.length, base + ENDB);			idma->state = 0;			break;		}		if (status & DMA_ST_OFL &&		    idma->cur_sg.length == (DMA_END_S|DMA_END_L))			break;	}
unsigned int status;
unsigned int status;
unsigned int
status
status
status = iomd_readb(base + ST);
status = iomd_readb(base + ST)
status
status
iomd_readb(base + ST)
iomd_readb
iomd_readb
base + ST
base
base
ST
ST
if (!(status & DMA_ST_INT))			return IRQ_HANDLED;
!(status & DMA_ST_INT)
(status & DMA_ST_INT)
status & DMA_ST_INT
status
status
DMA_ST_INT
DMA_ST_INT
return IRQ_HANDLED;
IRQ_HANDLED
IRQ_HANDLED
if ((idma->state ^ status) & DMA_ST_AB)			iomd_get_next_sg(&idma->cur_sg, idma);
(idma->state ^ status) & DMA_ST_AB
(idma->state ^ status)
idma->state ^ status
idma->state
idma
idma
state
status
status
DMA_ST_AB
DMA_ST_AB
iomd_get_next_sg(&idma->cur_sg, idma);
iomd_get_next_sg(&idma->cur_sg, idma)
iomd_get_next_sg
iomd_get_next_sg
&idma->cur_sg
idma->cur_sg
idma
idma
cur_sg
idma
idma
switch (status & (DMA_ST_OFL | DMA_ST_AB)) {		case DMA_ST_OFL:			/* OIA */		case DMA_ST_AB:				/* .IB */			iomd_writel(idma->cur_sg.dma_address, base + CURA);			iomd_writel(idma->cur_sg.length, base + ENDA);			idma->state = DMA_ST_AB;			break;		case DMA_ST_OFL | DMA_ST_AB:		/* OIB */		case 0:					/* .IA */			iomd_writel(idma->cur_sg.dma_address, base + CURB);			iomd_writel(idma->cur_sg.length, base + ENDB);			idma->state = 0;			break;		}
status & (DMA_ST_OFL | DMA_ST_AB)
status
status
(DMA_ST_OFL | DMA_ST_AB)
DMA_ST_OFL | DMA_ST_AB
DMA_ST_OFL
DMA_ST_OFL
DMA_ST_AB
DMA_ST_AB
{		case DMA_ST_OFL:			/* OIA */		case DMA_ST_AB:				/* .IB */			iomd_writel(idma->cur_sg.dma_address, base + CURA);			iomd_writel(idma->cur_sg.length, base + ENDA);			idma->state = DMA_ST_AB;			break;		case DMA_ST_OFL | DMA_ST_AB:		/* OIB */		case 0:					/* .IA */			iomd_writel(idma->cur_sg.dma_address, base + CURB);			iomd_writel(idma->cur_sg.length, base + ENDB);			idma->state = 0;			break;		}
case DMA_ST_OFL:
DMA_ST_OFL
DMA_ST_OFL
case DMA_ST_AB:
DMA_ST_AB
DMA_ST_AB
iomd_writel(idma->cur_sg.dma_address, base + CURA);
iomd_writel(idma->cur_sg.dma_address, base + CURA)
iomd_writel
iomd_writel
idma->cur_sg.dma_address
idma->cur_sg
idma
idma
cur_sg
dma_address
base + CURA
base
base
CURA
CURA
iomd_writel(idma->cur_sg.length, base + ENDA);
iomd_writel(idma->cur_sg.length, base + ENDA)
iomd_writel
iomd_writel
idma->cur_sg.length
idma->cur_sg
idma
idma
cur_sg
length
base + ENDA
base
base
ENDA
ENDA
idma->state = DMA_ST_AB;
idma->state = DMA_ST_AB
idma->state
idma
idma
state
DMA_ST_AB
DMA_ST_AB
break;
case DMA_ST_OFL | DMA_ST_AB:
DMA_ST_OFL | DMA_ST_AB
DMA_ST_OFL
DMA_ST_OFL
DMA_ST_AB
DMA_ST_AB
case 0:
0
iomd_writel(idma->cur_sg.dma_address, base + CURB);
iomd_writel(idma->cur_sg.dma_address, base + CURB)
iomd_writel
iomd_writel
idma->cur_sg.dma_address
idma->cur_sg
idma
idma
cur_sg
dma_address
base + CURB
base
base
CURB
CURB
iomd_writel(idma->cur_sg.length, base + ENDB);
iomd_writel(idma->cur_sg.length, base + ENDB)
iomd_writel
iomd_writel
idma->cur_sg.length
idma->cur_sg
idma
idma
cur_sg
length
base + ENDB
base
base
ENDB
ENDB
idma->state = 0;
idma->state = 0
idma->state
idma
idma
state
0
break;
if (status & DMA_ST_OFL &&		    idma->cur_sg.length == (DMA_END_S|DMA_END_L))			break;
status & DMA_ST_OFL &&		    idma->cur_sg.length == (DMA_END_S|DMA_END_L)
status & DMA_ST_OFL
status
status
DMA_ST_OFL
DMA_ST_OFL
idma->cur_sg.length == (DMA_END_S|DMA_END_L)
idma->cur_sg.length
idma->cur_sg
idma
idma
cur_sg
length
(DMA_END_S|DMA_END_L)
DMA_END_S|DMA_END_L
DMA_END_S
DMA_END_S
DMA_END_L
DMA_END_L
break;
1
idma->state = ~DMA_ST_AB;
idma->state = ~DMA_ST_AB
idma->state
idma
idma
state
~DMA_ST_AB
DMA_ST_AB
DMA_ST_AB
disable_irq(irq);
disable_irq(irq)
disable_irq
disable_irq
irq
irq
return IRQ_HANDLED;
IRQ_HANDLED
IRQ_HANDLED
-----joern-----
(61,13,0)
(56,123,0)
(25,98,0)
(63,67,0)
(118,11,0)
(18,56,0)
(8,60,0)
(12,61,0)
(74,9,0)
(31,113,0)
(1,21,0)
(89,34,0)
(125,28,0)
(34,110,0)
(37,59,0)
(34,97,0)
(119,46,0)
(120,66,0)
(36,106,0)
(46,79,0)
(111,68,0)
(103,16,0)
(46,41,0)
(20,97,0)
(0,37,0)
(56,127,0)
(44,97,0)
(32,79,0)
(113,14,0)
(62,123,0)
(123,9,0)
(24,41,0)
(103,67,0)
(106,123,0)
(7,56,0)
(116,34,0)
(80,98,0)
(64,37,0)
(110,98,0)
(113,60,0)
(20,83,0)
(97,19,0)
(68,34,0)
(35,123,0)
(25,106,0)
(21,97,0)
(14,97,0)
(83,20,0)
(42,98,0)
(121,11,0)
(107,16,0)
(67,63,0)
(15,20,0)
(50,9,0)
(124,49,0)
(79,32,0)
(113,9,0)
(127,13,0)
(95,11,0)
(90,93,0)
(111,113,0)
(87,20,0)
(41,98,0)
(121,44,0)
(59,37,0)
(114,33,0)
(53,105,0)
(108,95,0)
(49,123,0)
(60,41,0)
(52,57,0)
(28,97,0)
(38,3,0)
(14,50,0)
(52,97,0)
(57,52,0)
(28,57,0)
(79,67,0)
(57,28,0)
(46,110,0)
(112,66,0)
(126,101,0)
(44,121,0)
(61,97,0)
(13,127,0)
(63,93,0)
(105,97,0)
(10,79,0)
(76,97,0)
(118,66,0)
(69,97,0)
(115,59,0)
(94,3,0)
(40,60,0)
(88,114,0)
(93,63,0)
(91,104,0)
(92,67,0)
(39,49,0)
(102,83,0)
(25,83,0)
(16,103,0)
(104,65,0)
(67,101,0)
(22,50,0)
(51,14,0)
(48,101,0)
(115,98,0)
(4,21,0)
(109,106,0)
(105,123,0)
(96,52,0)
(114,9,0)
(93,123,0)
(47,101,0)
(123,105,0)
(5,46,0)
(3,67,0)
(55,98,0)
(127,98,0)
(68,60,0)
(11,121,0)
(17,101,0)
(11,118,0)
(23,98,0)
(84,98,0)
(45,9,0)
(82,35,0)
(122,95,0)
(85,13,0)
(65,104,0)
(83,25,0)
(78,103,0)
(37,97,0)
(81,16,0)
(6,44,0)
(35,115,0)
(66,67,0)
(30,68,0)
(73,9,0)
(58,93,0)
(65,49,0)
(79,46,0)
(11,95,0)
(43,14,0)
(127,56,0)
(70,59,0)
(26,105,0)
(2,98,0)
(54,121,0)
(77,35,0)
(3,94,0)
(71,110,0)
(72,52,0)
(29,61,0)
(99,101,0)
(49,65,0)
(117,44,0)
(104,21,0)
(46,97,0)
(27,3,0)
(60,97,0)
(75,32,0)
(97,9,0)
(113,34,0)
(65,98,0)
(59,115,0)
(13,61,0)
(106,25,0)
(21,104,0)
(66,118,0)
(115,35,0)
(14,97,1)
(59,70,1)
(125,57,1)
(31,114,1)
(28,57,1)
(52,97,1)
(121,44,1)
(16,107,1)
(4,1,1)
(3,67,1)
(114,33,1)
(29,103,1)
(102,20,1)
(20,97,1)
(79,46,1)
(51,100,1)
(114,88,1)
(12,29,1)
(93,123,1)
(53,62,1)
(105,26,1)
(41,24,1)
(109,83,1)
(70,37,1)
(56,7,1)
(89,115,1)
(113,60,1)
(28,125,1)
(92,123,1)
(32,79,1)
(60,40,1)
(25,106,1)
(121,54,1)
(36,109,1)
(37,97,1)
(104,91,1)
(79,67,1)
(107,81,1)
(22,14,1)
(6,117,1)
(65,49,1)
(13,85,1)
(67,63,1)
(110,71,1)
(18,13,1)
(50,22,1)
(68,34,1)
(113,34,1)
(105,97,1)
(23,41,1)
(97,19,1)
(46,5,1)
(118,11,1)
(104,21,1)
(69,76,1)
(34,97,1)
(24,60,1)
(115,35,1)
(64,0,1)
(10,46,1)
(113,31,1)
(7,18,1)
(77,82,1)
(20,87,1)
(39,104,1)
(44,97,1)
(106,123,1)
(111,68,1)
(81,78,1)
(117,66,1)
(61,12,1)
(97,69,1)
(111,113,1)
(46,41,1)
(1,25,1)
(21,4,1)
(28,97,1)
(13,61,1)
(83,20,1)
(93,90,1)
(83,102,1)
(62,97,1)
(32,75,1)
(51,86,1)
(66,120,1)
(127,56,1)
(119,94,1)
(40,8,1)
(92,100,1)
(21,97,1)
(15,103,1)
(61,97,1)
(108,122,1)
(127,13,1)
(122,121,1)
(56,123,1)
(106,36,1)
(57,52,1)
(103,67,1)
(91,21,1)
(58,92,1)
(82,59,1)
(49,123,1)
(27,67,1)
(113,14,1)
(124,39,1)
(78,28,1)
(75,79,1)
(94,3,1)
(95,108,1)
(25,83,1)
(68,30,1)
(68,60,1)
(79,10,1)
(71,34,1)
(35,123,1)
(8,65,1)
(0,127,1)
(120,112,1)
(55,110,1)
(43,51,1)
(115,59,1)
(44,6,1)
(123,105,1)
(118,66,1)
(52,96,1)
(60,97,1)
(78,32,1)
(59,37,1)
(11,95,1)
(112,103,1)
(85,61,1)
(46,97,1)
(3,38,1)
(116,89,1)
(54,44,1)
(112,23,1)
(46,110,1)
(96,72,1)
(65,104,1)
(66,67,1)
(30,94,1)
(35,77,1)
(100,118,1)
(87,15,1)
(11,121,1)
(63,93,1)
(86,118,1)
(103,16,1)
(14,43,1)
(38,27,1)
(72,32,1)
(26,53,1)
(49,124,1)
(112,55,1)
(90,58,1)
(37,64,1)
(88,50,1)
(5,119,1)
(34,116,1)
(68,94,2)
(51,118,2)
(71,103,2)
(5,94,2)
(108,66,2)
(103,67,2)
(44,97,2)
(121,66,2)
(90,100,2)
(10,94,2)
(114,118,2)
(61,103,2)
(28,57,2)
(94,3,2)
(105,97,2)
(106,103,2)
(31,118,2)
(14,97,2)
(22,100,2)
(127,103,2)
(30,94,2)
(3,67,2)
(67,63,2)
(49,103,2)
(35,123,2)
(121,44,2)
(122,66,2)
(113,100,2)
(24,103,2)
(31,100,2)
(50,118,2)
(115,35,2)
(46,94,2)
(115,59,2)
(100,118,2)
(111,68,2)
(46,41,2)
(41,103,2)
(37,103,2)
(63,93,2)
(114,33,2)
(118,66,2)
(72,32,2)
(8,103,2)
(118,11,2)
(11,95,2)
(82,103,2)
(25,83,2)
(61,97,2)
(110,103,2)
(59,103,2)
(83,20,2)
(65,104,2)
(115,103,2)
(68,34,2)
(79,94,2)
(32,79,2)
(78,94,2)
(96,32,2)
(113,60,2)
(3,100,2)
(32,94,2)
(103,16,2)
(70,103,2)
(107,94,2)
(40,103,2)
(114,100,2)
(93,100,2)
(65,49,2)
(92,100,2)
(81,94,2)
(1,103,2)
(44,66,2)
(22,118,2)
(113,118,2)
(88,100,2)
(43,118,2)
(79,67,2)
(20,103,2)
(64,103,2)
(36,103,2)
(109,103,2)
(28,97,2)
(35,103,2)
(29,103,2)
(7,103,2)
(104,103,2)
(25,106,2)
(57,32,2)
(75,94,2)
(15,103,2)
(27,100,2)
(28,32,2)
(91,103,2)
(77,103,2)
(52,97,2)
(97,19,2)
(14,100,2)
(60,97,2)
(54,66,2)
(37,97,2)
(124,103,2)
(65,103,2)
(59,37,2)
(66,94,2)
(125,32,2)
(63,100,2)
(57,52,2)
(116,103,2)
(85,103,2)
(56,123,2)
(104,21,2)
(87,103,2)
(38,100,2)
(113,34,2)
(13,103,2)
(11,121,2)
(18,103,2)
(117,66,2)
(0,103,2)
(14,118,2)
(113,14,2)
(123,105,2)
(34,97,2)
(34,103,2)
(120,94,2)
(25,103,2)
(111,113,2)
(67,100,2)
(60,103,2)
(11,66,2)
(88,118,2)
(68,60,2)
(43,100,2)
(103,94,2)
(6,66,2)
(83,103,2)
(52,32,2)
(94,100,2)
(21,103,2)
(118,94,2)
(56,103,2)
(46,110,2)
(86,118,2)
(49,123,2)
(12,103,2)
(79,46,2)
(55,103,2)
(20,97,2)
(89,103,2)
(39,103,2)
(21,97,2)
(112,94,2)
(102,103,2)
(66,67,2)
(127,13,2)
(51,100,2)
(127,56,2)
(23,103,2)
(46,97,2)
(106,123,2)
(58,100,2)
(93,123,2)
(119,94,2)
(16,94,2)
(50,100,2)
(4,103,2)
(95,66,2)
(13,61,2)
-----------------------------------
(0,idma)
(1,idma)
(2,DMA_ST_AB:)
(3,status & DMA_ST_INT)
(4,cur_sg)
(5,state)
(6,cur_sg)
(7,CURA)
(8,idma)
(9,)
(10,status)
(11,idma->cur_sg.length == (DMA_END_S|DMA_END_L)
(12,cur_sg)
(13,idma->cur_sg.dma_address)
(14,idma->state)
(15,idma)
(16,DMA_ST_OFL | DMA_ST_AB)
(17,switch (status & (DMA_ST_OFL | DMA_ST_AB)
(18,base)
(19,void *dev_id)
(20,idma->cur_sg)
(21,idma->cur_sg)
(22,~DMA_ST_AB)
(23,break;)
(24,0)
(25,iomd_writel(idma->cur_sg.dma_address, base + CURB)
(26,base)
(27,status)
(28,iomd_get_next_sg(&idma->cur_sg, idma)
(29,idma)
(30,IRQ_HANDLED)
(31,IRQ_HANDLED)
(32,(idma->state ^ status)
(33,int irq)
(34,idma->state)
(35,base + ENDA)
(36,CURB)
(37,idma->cur_sg)
(38,DMA_ST_INT)
(39,base)
(40,state)
(41,idma->state = 0)
(42,case DMA_ST_AB:)
(43,state)
(44,idma->cur_sg)
(45,do)
(46,idma->state)
(47,if (!(status & DMA_ST_INT)
(48,status)
(49,base + ENDB)
(50,idma->state = ~DMA_ST_AB)
(51,idma)
(52,idma->cur_sg)
(53,idma)
(54,length)
(55,break;)
(56,base + CURA)
(57,&idma->cur_sg)
(58,base)
(59,idma->cur_sg.length)
(60,idma->state)
(61,idma->cur_sg)
(62,base)
(63,iomd_readb(base + ST)
(64,cur_sg)
(65,iomd_writel(idma->cur_sg.length, base + ENDB)
(66,status & DMA_ST_OFL)
(67,status = iomd_readb(base + ST)
(68,return IRQ_HANDLED;)
(69,dev_id)
(70,length)
(71,DMA_ST_AB)
(72,idma)
(73,base)
(74,idma)
(75,DMA_ST_AB)
(76,idma)
(77,ENDA)
(78,status)
(79,idma->state ^ status)
(80,case 0:)
(81,DMA_ST_OFL)
(82,base)
(83,idma->cur_sg.dma_address)
(84,case DMA_ST_OFL:)
(85,dma_address)
(86,break;)
(87,cur_sg)
(88,irq)
(89,idma)
(90,ST)
(91,length)
(92,status)
(93,base + ST)
(94,!(status & DMA_ST_INT)
(95,DMA_END_S|DMA_END_L)
(96,cur_sg)
(97,*idma = dev_id)
(98,)
(99,if ((idma->state ^ status)
(100,1)
(101,)
(102,dma_address)
(103,status & (DMA_ST_OFL | DMA_ST_AB)
(104,idma->cur_sg.length)
(105,idma->base)
(106,base + CURB)
(107,DMA_ST_AB)
(108,DMA_END_L)
(109,base)
(110,idma->state = DMA_ST_AB)
(111,RET)
(112,status)
(113,return IRQ_HANDLED;)
(114,disable_irq(irq)
(115,iomd_writel(idma->cur_sg.length, base + ENDA)
(116,state)
(117,idma)
(118,status & DMA_ST_OFL &&\n\\n\\t\\t    idma->cur_sg.length == (DMA_END_S|DMA_END_L)
(119,idma)
(120,DMA_ST_OFL)
(121,idma->cur_sg.length)
(122,DMA_END_S)
(123,base = idma->base)
(124,ENDB)
(125,idma)
(126,if (status & DMA_ST_OFL &&\n\\n\\t\\t    idma->cur_sg.length == (DMA_END_S|DMA_END_L)
(127,iomd_writel(idma->cur_sg.dma_address, base + CURA)
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^