<stg><name>datamover_controller</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !90

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i64 %length_V), !map !96

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="104">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i104* %m_axis_tdata_V), !map !100

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_tvalid_V), !map !104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %m_axis_tready_V), !map !108

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @datamover_controller_1) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:6  %m_axis_tready_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %m_axis_tready_V)

]]></Node>
<StgValue><ssdm name="m_axis_tready_V_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:7  %length_V_read = call i64 @_ssdm_op_Read.ap_none.i64(i64 %length_V)

]]></Node>
<StgValue><ssdm name="length_V_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:8  %start_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %start_V)

]]></Node>
<StgValue><ssdm name="start_V_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln13"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i1 %start_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln14"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i64 %length_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln15"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="104" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i104* %m_axis_tdata_V, i1* %m_axis_tvalid_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln16"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="104" op_0_bw="104">
<![CDATA[
codeRepl:13  %m_axis_reg_tdata_V_l = load i104* @m_axis_reg_tdata_V, align 8

]]></Node>
<StgValue><ssdm name="m_axis_reg_tdata_V_l"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="104" op_2_bw="104">
<![CDATA[
codeRepl:14  call void @_ssdm_op_Write.ap_none.i104P(i104* %m_axis_tdata_V, i104 %m_axis_reg_tdata_V_l)

]]></Node>
<StgValue><ssdm name="write_ln2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:15  %m_axis_reg_tvalid_V_s = load i1* @m_axis_reg_tvalid_V, align 8

]]></Node>
<StgValue><ssdm name="m_axis_reg_tvalid_V_s"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:16  call void @_ssdm_op_Write.ap_none.i1P(i1* %m_axis_tvalid_V, i1 %m_axis_reg_tvalid_V_s)

]]></Node>
<StgValue><ssdm name="write_ln2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:17  %start_reg_V_load = load i1* @start_reg_V, align 1

]]></Node>
<StgValue><ssdm name="start_reg_V_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:18  %lhs_V = xor i1 %start_reg_V_load, true

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:19  %ret_V = and i1 %start_V_read, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:20  br i1 %ret_V, label %0, label %1

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1">
<![CDATA[
:0  %core_on_V_load = load i1* @core_on_V, align 1

]]></Node>
<StgValue><ssdm name="core_on_V_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %core_on_V_load, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="104" op_1_bw="104" op_2_bw="104">
<![CDATA[
:0  store i104 0, i104* @m_axis_reg_tdata_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 false, i1* @m_axis_reg_tvalid_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %m_axis_tready_V_read, label %_ifconv, label %._crit_edge223

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
<literal name="m_axis_tready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:0  %p_Val2_s = load i64* @length_reg_V, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
<literal name="m_axis_tready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %icmp_ln895 = icmp ugt i64 %p_Val2_s, 4194304

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
<literal name="m_axis_tready_V_read" val="1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="23" op_0_bw="64">
<![CDATA[
_ifconv:2  %trunc_ln681 = trunc i64 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="trunc_ln681"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
<literal name="m_axis_tready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:3  %byte_to_transfer_V = select i1 %icmp_ln895, i23 -4194304, i23 %trunc_ln681

]]></Node>
<StgValue><ssdm name="byte_to_transfer_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
<literal name="m_axis_tready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:4  %v2_V = load i64* @curr_addr_V, align 8

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
<literal name="m_axis_tready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="104" op_0_bw="104" op_1_bw="8" op_2_bw="64" op_3_bw="9" op_4_bw="23">
<![CDATA[
_ifconv:5  %p_Result_s = call i104 @_ssdm_op_BitConcatenate.i104.i8.i64.i9.i23(i8 0, i64 %v2_V, i9 1, i23 %byte_to_transfer_V)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
<literal name="m_axis_tready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="104" op_1_bw="104" op_2_bw="104">
<![CDATA[
_ifconv:6  store i104 %p_Result_s, i104* @m_axis_reg_tdata_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
<literal name="m_axis_tready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:7  store i1 true, i1* @m_axis_reg_tvalid_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
<literal name="m_axis_tready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:8  br i1 %icmp_ln895, label %4, label %5

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
<literal name="m_axis_tready_V_read" val="1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @core_on_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
<literal name="m_axis_tready_V_read" val="1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
<literal name="m_axis_tready_V_read" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln701 = add i64 %p_Val2_s, -4194304

]]></Node>
<StgValue><ssdm name="add_ln701"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
<literal name="m_axis_tready_V_read" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  store i64 %add_ln701, i64* @length_reg_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
<literal name="m_axis_tready_V_read" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %add_ln700 = add i64 %v2_V, 4194304

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
<literal name="m_axis_tready_V_read" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  store i64 %add_ln700, i64* @curr_addr_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
<literal name="m_axis_tready_V_read" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %6

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
<literal name="m_axis_tready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge223

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
<literal name="core_on_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge223:0  br label %7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @core_on_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  store i64 0, i64* @curr_addr_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  store i64 %length_V_read, i64* @length_reg_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %8

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 %start_V_read, i1* @start_reg_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln43"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="54" name="start_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="start_V"/></StgValue>
</port>
<port id="55" name="length_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="length_V"/></StgValue>
</port>
<port id="56" name="m_axis_tdata_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="m_axis_tdata_V"/></StgValue>
</port>
<port id="57" name="m_axis_tvalid_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="m_axis_tvalid_V"/></StgValue>
</port>
<port id="58" name="m_axis_tready_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m_axis_tready_V"/></StgValue>
</port>
<port id="59" name="m_axis_reg_tdata_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="m_axis_reg_tdata_V"/></StgValue>
</port>
<port id="60" name="m_axis_reg_tvalid_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="m_axis_reg_tvalid_V"/></StgValue>
</port>
<port id="61" name="start_reg_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="start_reg_V"/></StgValue>
</port>
<port id="62" name="core_on_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="core_on_V"/></StgValue>
</port>
<port id="63" name="curr_addr_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="curr_addr_V"/></StgValue>
</port>
<port id="64" name="length_reg_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="length_reg_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="66" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="65" toId="2">
</dataflow>
<dataflow id="67" from="start_V" to="specbitsmap_ln0" fromId="54" toId="2">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="65" toId="3">
</dataflow>
<dataflow id="69" from="length_V" to="specbitsmap_ln0" fromId="55" toId="3">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="65" toId="4">
</dataflow>
<dataflow id="71" from="m_axis_tdata_V" to="specbitsmap_ln0" fromId="56" toId="4">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="65" toId="5">
</dataflow>
<dataflow id="73" from="m_axis_tvalid_V" to="specbitsmap_ln0" fromId="57" toId="5">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="65" toId="6">
</dataflow>
<dataflow id="75" from="m_axis_tready_V" to="specbitsmap_ln0" fromId="58" toId="6">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="76" toId="7">
</dataflow>
<dataflow id="79" from="datamover_controller_1" to="spectopmodule_ln0" fromId="78" toId="7">
</dataflow>
<dataflow id="81" from="_ssdm_op_Read.ap_auto.i1" to="m_axis_tready_V_read" fromId="80" toId="8">
</dataflow>
<dataflow id="82" from="m_axis_tready_V" to="m_axis_tready_V_read" fromId="58" toId="8">
</dataflow>
<dataflow id="84" from="_ssdm_op_Read.ap_none.i64" to="length_V_read" fromId="83" toId="9">
</dataflow>
<dataflow id="85" from="length_V" to="length_V_read" fromId="55" toId="9">
</dataflow>
<dataflow id="87" from="_ssdm_op_Read.ap_none.i1" to="start_V_read" fromId="86" toId="10">
</dataflow>
<dataflow id="88" from="start_V" to="start_V_read" fromId="54" toId="10">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecInterface" to="specinterface_ln13" fromId="89" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specinterface_ln13" fromId="91" toId="11">
</dataflow>
<dataflow id="94" from="p_str" to="specinterface_ln13" fromId="93" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_91" to="specinterface_ln13" fromId="91" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_91" to="specinterface_ln13" fromId="91" toId="11">
</dataflow>
<dataflow id="98" from="p_str2" to="specinterface_ln13" fromId="97" toId="11">
</dataflow>
<dataflow id="99" from="StgValue_91" to="specinterface_ln13" fromId="91" toId="11">
</dataflow>
<dataflow id="100" from="StgValue_91" to="specinterface_ln13" fromId="91" toId="11">
</dataflow>
<dataflow id="101" from="p_str2" to="specinterface_ln13" fromId="97" toId="11">
</dataflow>
<dataflow id="102" from="p_str2" to="specinterface_ln13" fromId="97" toId="11">
</dataflow>
<dataflow id="103" from="p_str2" to="specinterface_ln13" fromId="97" toId="11">
</dataflow>
<dataflow id="104" from="StgValue_91" to="specinterface_ln13" fromId="91" toId="11">
</dataflow>
<dataflow id="105" from="StgValue_91" to="specinterface_ln13" fromId="91" toId="11">
</dataflow>
<dataflow id="106" from="StgValue_91" to="specinterface_ln13" fromId="91" toId="11">
</dataflow>
<dataflow id="107" from="StgValue_91" to="specinterface_ln13" fromId="91" toId="11">
</dataflow>
<dataflow id="108" from="p_str2" to="specinterface_ln13" fromId="97" toId="11">
</dataflow>
<dataflow id="109" from="p_str2" to="specinterface_ln13" fromId="97" toId="11">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecInterface" to="specinterface_ln14" fromId="89" toId="12">
</dataflow>
<dataflow id="111" from="start_V" to="specinterface_ln14" fromId="54" toId="12">
</dataflow>
<dataflow id="113" from="p_str3" to="specinterface_ln14" fromId="112" toId="12">
</dataflow>
<dataflow id="114" from="StgValue_91" to="specinterface_ln14" fromId="91" toId="12">
</dataflow>
<dataflow id="115" from="StgValue_91" to="specinterface_ln14" fromId="91" toId="12">
</dataflow>
<dataflow id="116" from="p_str2" to="specinterface_ln14" fromId="97" toId="12">
</dataflow>
<dataflow id="117" from="StgValue_91" to="specinterface_ln14" fromId="91" toId="12">
</dataflow>
<dataflow id="118" from="StgValue_91" to="specinterface_ln14" fromId="91" toId="12">
</dataflow>
<dataflow id="119" from="p_str2" to="specinterface_ln14" fromId="97" toId="12">
</dataflow>
<dataflow id="120" from="p_str2" to="specinterface_ln14" fromId="97" toId="12">
</dataflow>
<dataflow id="121" from="p_str2" to="specinterface_ln14" fromId="97" toId="12">
</dataflow>
<dataflow id="122" from="StgValue_91" to="specinterface_ln14" fromId="91" toId="12">
</dataflow>
<dataflow id="123" from="StgValue_91" to="specinterface_ln14" fromId="91" toId="12">
</dataflow>
<dataflow id="124" from="StgValue_91" to="specinterface_ln14" fromId="91" toId="12">
</dataflow>
<dataflow id="125" from="StgValue_91" to="specinterface_ln14" fromId="91" toId="12">
</dataflow>
<dataflow id="126" from="p_str2" to="specinterface_ln14" fromId="97" toId="12">
</dataflow>
<dataflow id="127" from="p_str2" to="specinterface_ln14" fromId="97" toId="12">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecInterface" to="specinterface_ln15" fromId="89" toId="13">
</dataflow>
<dataflow id="129" from="length_V" to="specinterface_ln15" fromId="55" toId="13">
</dataflow>
<dataflow id="130" from="p_str3" to="specinterface_ln15" fromId="112" toId="13">
</dataflow>
<dataflow id="131" from="StgValue_91" to="specinterface_ln15" fromId="91" toId="13">
</dataflow>
<dataflow id="132" from="StgValue_91" to="specinterface_ln15" fromId="91" toId="13">
</dataflow>
<dataflow id="133" from="p_str2" to="specinterface_ln15" fromId="97" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_91" to="specinterface_ln15" fromId="91" toId="13">
</dataflow>
<dataflow id="135" from="StgValue_91" to="specinterface_ln15" fromId="91" toId="13">
</dataflow>
<dataflow id="136" from="p_str2" to="specinterface_ln15" fromId="97" toId="13">
</dataflow>
<dataflow id="137" from="p_str2" to="specinterface_ln15" fromId="97" toId="13">
</dataflow>
<dataflow id="138" from="p_str2" to="specinterface_ln15" fromId="97" toId="13">
</dataflow>
<dataflow id="139" from="StgValue_91" to="specinterface_ln15" fromId="91" toId="13">
</dataflow>
<dataflow id="140" from="StgValue_91" to="specinterface_ln15" fromId="91" toId="13">
</dataflow>
<dataflow id="141" from="StgValue_91" to="specinterface_ln15" fromId="91" toId="13">
</dataflow>
<dataflow id="142" from="StgValue_91" to="specinterface_ln15" fromId="91" toId="13">
</dataflow>
<dataflow id="143" from="p_str2" to="specinterface_ln15" fromId="97" toId="13">
</dataflow>
<dataflow id="144" from="p_str2" to="specinterface_ln15" fromId="97" toId="13">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecInterface" to="specinterface_ln16" fromId="89" toId="14">
</dataflow>
<dataflow id="146" from="m_axis_tdata_V" to="specinterface_ln16" fromId="56" toId="14">
</dataflow>
<dataflow id="147" from="m_axis_tvalid_V" to="specinterface_ln16" fromId="57" toId="14">
</dataflow>
<dataflow id="148" from="p_str3" to="specinterface_ln16" fromId="112" toId="14">
</dataflow>
<dataflow id="149" from="StgValue_91" to="specinterface_ln16" fromId="91" toId="14">
</dataflow>
<dataflow id="150" from="StgValue_91" to="specinterface_ln16" fromId="91" toId="14">
</dataflow>
<dataflow id="151" from="p_str2" to="specinterface_ln16" fromId="97" toId="14">
</dataflow>
<dataflow id="152" from="StgValue_91" to="specinterface_ln16" fromId="91" toId="14">
</dataflow>
<dataflow id="153" from="StgValue_91" to="specinterface_ln16" fromId="91" toId="14">
</dataflow>
<dataflow id="154" from="p_str2" to="specinterface_ln16" fromId="97" toId="14">
</dataflow>
<dataflow id="155" from="p_str2" to="specinterface_ln16" fromId="97" toId="14">
</dataflow>
<dataflow id="156" from="p_str2" to="specinterface_ln16" fromId="97" toId="14">
</dataflow>
<dataflow id="157" from="StgValue_91" to="specinterface_ln16" fromId="91" toId="14">
</dataflow>
<dataflow id="158" from="StgValue_91" to="specinterface_ln16" fromId="91" toId="14">
</dataflow>
<dataflow id="159" from="StgValue_91" to="specinterface_ln16" fromId="91" toId="14">
</dataflow>
<dataflow id="160" from="StgValue_91" to="specinterface_ln16" fromId="91" toId="14">
</dataflow>
<dataflow id="161" from="p_str2" to="specinterface_ln16" fromId="97" toId="14">
</dataflow>
<dataflow id="162" from="p_str2" to="specinterface_ln16" fromId="97" toId="14">
</dataflow>
<dataflow id="163" from="m_axis_reg_tdata_V" to="m_axis_reg_tdata_V_l" fromId="59" toId="15">
</dataflow>
<dataflow id="165" from="_ssdm_op_Write.ap_none.i104P" to="write_ln2" fromId="164" toId="16">
</dataflow>
<dataflow id="166" from="m_axis_tdata_V" to="write_ln2" fromId="56" toId="16">
</dataflow>
<dataflow id="167" from="m_axis_reg_tdata_V_l" to="write_ln2" fromId="15" toId="16">
</dataflow>
<dataflow id="168" from="m_axis_reg_tvalid_V" to="m_axis_reg_tvalid_V_s" fromId="60" toId="17">
</dataflow>
<dataflow id="170" from="_ssdm_op_Write.ap_none.i1P" to="write_ln2" fromId="169" toId="18">
</dataflow>
<dataflow id="171" from="m_axis_tvalid_V" to="write_ln2" fromId="57" toId="18">
</dataflow>
<dataflow id="172" from="m_axis_reg_tvalid_V_s" to="write_ln2" fromId="17" toId="18">
</dataflow>
<dataflow id="173" from="start_reg_V" to="start_reg_V_load" fromId="61" toId="19">
</dataflow>
<dataflow id="174" from="start_reg_V_load" to="lhs_V" fromId="19" toId="20">
</dataflow>
<dataflow id="176" from="StgValue_175" to="lhs_V" fromId="175" toId="20">
</dataflow>
<dataflow id="177" from="start_V_read" to="ret_V" fromId="10" toId="21">
</dataflow>
<dataflow id="178" from="lhs_V" to="ret_V" fromId="20" toId="21">
</dataflow>
<dataflow id="179" from="ret_V" to="br_ln24" fromId="21" toId="22">
</dataflow>
<dataflow id="180" from="core_on_V" to="core_on_V_load" fromId="62" toId="23">
</dataflow>
<dataflow id="181" from="core_on_V_load" to="br_ln28" fromId="23" toId="24">
</dataflow>
<dataflow id="183" from="StgValue_182" to="store_ln29" fromId="182" toId="25">
</dataflow>
<dataflow id="184" from="m_axis_reg_tdata_V" to="store_ln29" fromId="59" toId="25">
</dataflow>
<dataflow id="186" from="StgValue_185" to="store_ln30" fromId="185" toId="26">
</dataflow>
<dataflow id="187" from="m_axis_reg_tvalid_V" to="store_ln30" fromId="60" toId="26">
</dataflow>
<dataflow id="188" from="m_axis_tready_V_read" to="br_ln31" fromId="8" toId="28">
</dataflow>
<dataflow id="189" from="length_reg_V" to="p_Val2_s" fromId="64" toId="29">
</dataflow>
<dataflow id="190" from="p_Val2_s" to="icmp_ln895" fromId="29" toId="30">
</dataflow>
<dataflow id="192" from="StgValue_191" to="icmp_ln895" fromId="191" toId="30">
</dataflow>
<dataflow id="193" from="p_Val2_s" to="trunc_ln681" fromId="29" toId="31">
</dataflow>
<dataflow id="194" from="icmp_ln895" to="byte_to_transfer_V" fromId="30" toId="32">
</dataflow>
<dataflow id="196" from="StgValue_195" to="byte_to_transfer_V" fromId="195" toId="32">
</dataflow>
<dataflow id="197" from="trunc_ln681" to="byte_to_transfer_V" fromId="31" toId="32">
</dataflow>
<dataflow id="198" from="curr_addr_V" to="v2_V" fromId="63" toId="33">
</dataflow>
<dataflow id="200" from="_ssdm_op_BitConcatenate.i104.i8.i64.i9.i23" to="p_Result_s" fromId="199" toId="34">
</dataflow>
<dataflow id="202" from="StgValue_201" to="p_Result_s" fromId="201" toId="34">
</dataflow>
<dataflow id="203" from="v2_V" to="p_Result_s" fromId="33" toId="34">
</dataflow>
<dataflow id="205" from="StgValue_204" to="p_Result_s" fromId="204" toId="34">
</dataflow>
<dataflow id="206" from="byte_to_transfer_V" to="p_Result_s" fromId="32" toId="34">
</dataflow>
<dataflow id="207" from="p_Result_s" to="store_ln33" fromId="34" toId="35">
</dataflow>
<dataflow id="208" from="m_axis_reg_tdata_V" to="store_ln33" fromId="59" toId="35">
</dataflow>
<dataflow id="209" from="StgValue_175" to="store_ln34" fromId="175" toId="36">
</dataflow>
<dataflow id="210" from="m_axis_reg_tvalid_V" to="store_ln34" fromId="60" toId="36">
</dataflow>
<dataflow id="211" from="icmp_ln895" to="br_ln35" fromId="30" toId="37">
</dataflow>
<dataflow id="212" from="StgValue_185" to="store_ln39" fromId="185" toId="38">
</dataflow>
<dataflow id="213" from="core_on_V" to="store_ln39" fromId="62" toId="38">
</dataflow>
<dataflow id="214" from="p_Val2_s" to="add_ln701" fromId="29" toId="40">
</dataflow>
<dataflow id="216" from="StgValue_215" to="add_ln701" fromId="215" toId="40">
</dataflow>
<dataflow id="217" from="add_ln701" to="store_ln36" fromId="40" toId="41">
</dataflow>
<dataflow id="218" from="length_reg_V" to="store_ln36" fromId="64" toId="41">
</dataflow>
<dataflow id="219" from="v2_V" to="add_ln700" fromId="33" toId="42">
</dataflow>
<dataflow id="220" from="StgValue_191" to="add_ln700" fromId="191" toId="42">
</dataflow>
<dataflow id="221" from="add_ln700" to="store_ln37" fromId="42" toId="43">
</dataflow>
<dataflow id="222" from="curr_addr_V" to="store_ln37" fromId="63" toId="43">
</dataflow>
<dataflow id="223" from="StgValue_175" to="store_ln25" fromId="175" toId="48">
</dataflow>
<dataflow id="224" from="core_on_V" to="store_ln25" fromId="62" toId="48">
</dataflow>
<dataflow id="226" from="StgValue_225" to="store_ln26" fromId="225" toId="49">
</dataflow>
<dataflow id="227" from="curr_addr_V" to="store_ln26" fromId="63" toId="49">
</dataflow>
<dataflow id="228" from="length_V_read" to="store_ln27" fromId="9" toId="50">
</dataflow>
<dataflow id="229" from="length_reg_V" to="store_ln27" fromId="64" toId="50">
</dataflow>
<dataflow id="230" from="start_V_read" to="store_ln42" fromId="10" toId="52">
</dataflow>
<dataflow id="231" from="start_reg_V" to="store_ln42" fromId="61" toId="52">
</dataflow>
<dataflow id="232" from="ret_V" to="StgValue_1" fromId="21" toId="1">
</dataflow>
<dataflow id="233" from="core_on_V_load" to="StgValue_1" fromId="23" toId="1">
</dataflow>
<dataflow id="234" from="m_axis_tready_V_read" to="StgValue_1" fromId="8" toId="1">
</dataflow>
<dataflow id="235" from="icmp_ln895" to="StgValue_1" fromId="30" toId="1">
</dataflow>
</dataflows>


</stg>
