{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 13:12:48 2009 " "Info: Processing started: Mon Mar 30 13:12:48 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_if -c uart_if " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_if -c uart_if" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../sythesis/uart_if.vqm 4 4 " "Info: Found 4 design units, including 4 entities, in source file ../sythesis/uart_if.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 rcvr " "Info: Found entity 1: rcvr" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 14 12 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 txmit " "Info: Found entity 2: txmit" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 547 13 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 uart " "Info: Found entity 3: uart" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1226 12 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 uart_if " "Info: Found entity 4: uart_if" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1366 15 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/div1_8m.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/div1_8m.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "../src/div1_8m.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/src/div1_8m.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_if_rom.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_if_rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uart_if_rom " "Info: Found entity 1: uart_if_rom" {  } { { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Src/filter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Src/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Info: Found entity 1: filter" {  } { { "../Src/filter.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/Src/filter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_if_rom " "Info: Elaborating entity \"uart_if_rom\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "uart_if_rom " "Warning: Processing legacy GDF or BDF entity \"uart_if_rom\" with Max+Plus II bus and instance naming rules" {  } { { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_if uart_if:inst5 " "Info: Elaborating entity \"uart_if\" for hierarchy \"uart_if:inst5\"" {  } { { "uart_if_rom.bdf" "inst5" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart_if:inst5\|uart:U1 " "Info: Elaborating entity \"uart\" for hierarchy \"uart_if:inst5\|uart:U1\"" {  } { { "../sythesis/uart_if.vqm" "U1" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2238 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcvr uart_if:inst5\|uart:U1\|rcvr:u1 " "Info: Elaborating entity \"rcvr\" for hierarchy \"uart_if:inst5\|uart:U1\|rcvr:u1\"" {  } { { "../sythesis/uart_if.vqm" "u1" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1335 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txmit uart_if:inst5\|uart:U1\|txmit:u2 " "Info: Elaborating entity \"txmit\" for hierarchy \"uart_if:inst5\|uart:U1\|txmit:u2\"" {  } { { "../sythesis/uart_if.vqm" "u2" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1363 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:inst4 " "Info: Elaborating entity \"div\" for hierarchy \"div:inst4\"" {  } { { "uart_if_rom.bdf" "inst4" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 232 -248 -120 328 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 div1_8m.v(8) " "Warning (10230): Verilog HDL assignment warning at div1_8m.v(8): truncated value with size 32 to match size of target (13)" {  } { { "../src/div1_8m.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/src/div1_8m.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter filter:inst3 " "Info: Elaborating entity \"filter\" for hierarchy \"filter:inst3\"" {  } { { "uart_if_rom.bdf" "inst3" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { -40 -48 64 56 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 filter.v(11) " "Warning (10230): Verilog HDL assignment warning at filter.v(11): truncated value with size 32 to match size of target (16)" {  } { { "../Src/filter.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/Src/filter.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rom.v 1 1 " "Warning: Using design file uart_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rom " "Info: Found entity 1: uart_rom" {  } { { "uart_rom.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/physical/uart_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rom uart_rom:inst1 " "Info: Elaborating entity \"uart_rom\" for hierarchy \"uart_rom:inst1\"" {  } { { "uart_if_rom.bdf" "inst1" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 288 176 336 368 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_rom:inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"uart_rom:inst1\|altsyncram:altsyncram_component\"" {  } { { "uart_rom.v" "altsyncram_component" { Text "E:/code/EP2C35_NEW/S7_UART/physical/uart_rom.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_rom:inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"uart_rom:inst1\|altsyncram:altsyncram_component\"" {  } { { "uart_rom.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/physical/uart_rom.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pf61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pf61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pf61 " "Info: Found entity 1: altsyncram_pf61" {  } { { "db/altsyncram_pf61.tdf" "" { Text "E:/code/EP2C35_NEW/S7_UART/physical/db/altsyncram_pf61.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pf61 uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_pf61:auto_generated " "Info: Elaborating entity \"altsyncram_pf61\" for hierarchy \"uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_pf61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSUTIL_SUTIL_QOR_LOSS_DUE_TO_CYCLONE_WYS_TARGETED_FOR_CYCLONE_II" "II " "Warning: Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone II WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." {  } {  } 0 0 "Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone %1!s! WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." 0 0 "" 0}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "Info: WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rst_n_in " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rst_n_in\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2139 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|clk_in " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|clk_in\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2146 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_data_in_0_ " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_data_in_0_\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2125 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_data_in_1_ " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_data_in_1_\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2118 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_addr\[0\] " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_addr\[0\]\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2195 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_addr\[1\] " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_addr\[1\]\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2188 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_addr\[2\] " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_addr\[2\]\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2181 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_addr\[3\] " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_addr\[3\]\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2174 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_addr\[4\] " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_addr\[4\]\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2167 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_addr\[5\] " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_addr\[5\]\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2160 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_addr\[6\] " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_addr\[6\]\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2153 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_data_in_2_ " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_data_in_2_\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2111 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_data_in_3_ " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_data_in_3_\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2104 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_data_in_4_ " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_data_in_4_\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2097 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_data_in_5_ " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_data_in_5_\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2090 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_data_in_6_ " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_data_in_6_\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2083 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "uart_if:inst5\|rom_data_in_7_ " "Info: WYSIWYG I/O primitive \"uart_if:inst5\|rom_data_in_7_\" converted to equivalent logic" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 2076 3 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 88 160 360 216 "inst5" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0}  } {  } 0 0 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "" 0}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_pf61:auto_generated\|ALTSYNCRAM 1 " "Info: Removed 1 MSB VCC or GND address nodes from RAM block \"uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_pf61:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_pf61.tdf" "" { Text "E:/code/EP2C35_NEW/S7_UART/physical/db/altsyncram_pf61.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uart_rom.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/physical/uart_rom.v" 74 0 0 } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 288 176 336 368 "inst1" "" } } } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|tbr_0_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr_0_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "tbr_0_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 740 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|wrn2_i_Z~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|wrn2_i_Z~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "wrn2_i_Z~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1055 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|wrn1_i_0_Z~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|wrn1_i_0_Z~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "wrn1_i_0_Z~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1067 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|din_0_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|din_0_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "din_0_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1823 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|tbr_1_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr_1_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "tbr_1_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 728 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|din_1_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|din_1_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "din_1_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1810 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|tbr_2_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr_2_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "tbr_2_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 716 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_3_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_3_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rbr_3_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 373 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_2_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_2_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rbr_2_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 386 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_1_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_1_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rbr_1_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 399 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_7_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_7_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rbr_7_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 334 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_5_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_5_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rbr_5_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 360 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_6_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rbr_6_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rbr_6_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 347 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|din_2_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|din_2_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "din_2_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1797 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|tbr_3_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr_3_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "tbr_3_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 704 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_3_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_3_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rsr_3_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 282 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_2_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_2_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rsr_2_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 295 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_1_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_1_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rsr_1_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 308 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_0_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_0_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rsr_0_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 321 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_5_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_5_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rsr_5_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 256 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_6_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_6_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rsr_6_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 243 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_4_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_4_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rsr_4_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 269 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|rdn_d_i_0_Z~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|rdn_d_i_0_Z~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rdn_d_i_0_Z~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1908 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|rdn_d2_i_Z~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|rdn_d2_i_Z~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rdn_d2_i_Z~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1896 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|din_3_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|din_3_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "din_3_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1784 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|tbr_4_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr_4_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "tbr_4_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 692 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|rcvr:u1\|rxd2_i_Z~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|rcvr:u1\|rxd2_i_Z~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "rxd2_i_Z~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 438 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|din_4_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|din_4_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "din_4_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1771 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|tbr_5_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr_5_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "tbr_5_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 680 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|din_5_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|din_5_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "din_5_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1758 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|tbr_6_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr_6_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "tbr_6_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 668 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|din_6_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|din_6_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "din_6_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1745 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|uart:U1\|txmit:u2\|tbr_7_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr_7_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "tbr_7_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 656 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "uart_if:inst5\|din_7_~COMBOUT " "Info (17048): Logic cell \"uart_if:inst5\|din_7_~COMBOUT\"" {  } { { "../sythesis/uart_if.vqm" "din_7_~0" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1732 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Info: Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Info: Implemented 161 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Allocated 148 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 13:12:52 2009 " "Info: Processing ended: Mon Mar 30 13:12:52 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 13:12:52 2009 " "Info: Processing started: Mon Mar 30 13:12:52 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uart_if -c uart_if " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off uart_if -c uart_if" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart_if EP2C35F484C8 " "Info: Selected device EP2C35F484C8 for design \"uart_if\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "290 Top " "Info: Previous placement does not exist for 290 of 290 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C8 " "Info: Device EP2C15AF484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484I8 " "Info: Device EP2C15AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C8 " "Info: Device EP2C20F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484I8 " "Info: Device EP2C20F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF484I8 " "Info: Device EP2C20AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484I8 " "Info: Device EP2C35F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C8 " "Info: Device EP2C50F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484I8 " "Info: Device EP2C50F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ W20 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location W20" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MCLK (placed in PIN W12 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node MCLK (placed in PIN W12 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div:inst4\|acc\[12\] " "Info: Destination node div:inst4\|acc\[12\]" {  } { { "../src/div1_8m.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { div:inst4|acc[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { div:inst4|acc[12] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { MCLK } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div:inst4\|acc\[12\]  " "Info: Automatically promoted node div:inst4\|acc\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_if:inst5\|uart:U1\|txmit:u2\|clkdiv_3_ " "Info: Destination node uart_if:inst5\|uart:U1\|txmit:u2\|clkdiv_3_" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 755 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "filter:inst3\|cnt\[15\] " "Info: Destination node filter:inst3\|cnt\[15\]" {  } { { "../Src/filter.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/Src/filter.v" 9 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter:inst3|cnt[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter:inst3|cnt[15] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_if:inst5\|cnt_3_ " "Info: Destination node uart_if:inst5\|cnt_3_" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1582 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|cnt[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|cnt[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_if:inst5\|uart:U1\|rcvr:u1\|clkdiv_3_ " "Info: Destination node uart_if:inst5\|uart:U1\|rcvr:u1\|clkdiv_3_" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 121 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|rcvr:u1|U1_u1_clkdiv[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|rcvr:u1|U1_u1_clkdiv[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../src/div1_8m.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { div:inst4|acc[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { div:inst4|acc[12] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_if:inst5\|cnt\[3\]  " "Info: Automatically promoted node uart_if:inst5\|cnt\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_if:inst5\|wrn_i_0_Z " "Info: Destination node uart_if:inst5\|wrn_i_0_Z" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1870 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|wrn_i_1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|wrn_i_1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_if:inst5\|cnt_3_~0 " "Info: Destination node uart_if:inst5\|cnt_3_~0" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1582 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|cnt_3_~COMBOUT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|cnt_3_~COMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1582 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|cnt[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|cnt[3] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_if:inst5\|uart:U1\|rcvr:u1\|U1_u1_clkdiv\[3\]  " "Info: Automatically promoted node uart_if:inst5\|uart:U1\|rcvr:u1\|U1_u1_clkdiv\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_if:inst5\|uart:U1\|rcvr:u1\|clkdiv_3_~0 " "Info: Destination node uart_if:inst5\|uart:U1\|rcvr:u1\|clkdiv_3_~0" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 121 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|rcvr:u1|clkdiv_3_~COMBOUT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|rcvr:u1|clkdiv_3_~COMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 121 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|rcvr:u1|U1_u1_clkdiv[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|rcvr:u1|U1_u1_clkdiv[3] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]  " "Info: Automatically promoted node uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_if:inst5\|uart:U1\|txmit:u2\|clkdiv_3_~0 " "Info: Destination node uart_if:inst5\|uart:U1\|txmit:u2\|clkdiv_3_~0" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 755 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|clkdiv_3_~COMBOUT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|clkdiv_3_~COMBOUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 755 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_if:inst5\|wrn_i_1  " "Info: Automatically promoted node uart_if:inst5\|wrn_i_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_if:inst5\|uart:U1\|txmit:u2\|wrn1_i_0_Z " "Info: Destination node uart_if:inst5\|uart:U1\|txmit:u2\|wrn1_i_0_Z" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1067 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|wrn1_i_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|wrn1_i_0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1870 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|wrn_i_1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|wrn_i_1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "filter:inst3\|rst_out  " "Info: Automatically promoted node filter:inst3\|rst_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_if:inst5\|uart:U1\|txmit:u2\|un1_rst_x " "Info: Destination node uart_if:inst5\|uart:U1\|txmit:u2\|un1_rst_x" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1102 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|N_383_i } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|N_383_i } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_if:inst5\|read_once_Z " "Info: Destination node uart_if:inst5\|read_once_Z" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1854 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|read_once } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|read_once } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_if:inst5\|uart:U1\|rcvr:u1\|un1_rst_i_a2_x " "Info: Destination node uart_if:inst5\|uart:U1\|rcvr:u1\|un1_rst_i_a2_x" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 461 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|rcvr:u1|N_96_i } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|rcvr:u1|N_96_i } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../Src/filter.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/Src/filter.v" 3 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter:inst3|rst_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter:inst3|rst_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_if:inst5\|uart:U1\|rcvr:u1\|clk1x_enable_0  " "Info: Automatically promoted node uart_if:inst5\|uart:U1\|rcvr:u1\|clk1x_enable_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 106 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|rcvr:u1|clk1x_enable_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|rcvr:u1|clk1x_enable_0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_if:inst5\|uart:U1\|txmit:u2\|N_383_i  " "Info: Automatically promoted node uart_if:inst5\|uart:U1\|txmit:u2\|N_383_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1102 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|N_383_i } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|N_383_i } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.085 ns register memory " "Info: Estimated most critical path is register to memory delay of 1.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart_if:inst5\|rom_addrz\[0\] 1 REG LAB_X51_Y16 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X51_Y16; Fanout = 9; REG Node = 'uart_if:inst5\|rom_addrz\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|rom_addrz[0] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1388 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.176 ns) 1.085 ns uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_pf61:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X52_Y16 1 " "Info: 2: + IC(0.909 ns) + CELL(0.176 ns) = 1.085 ns; Loc. = M4K_X52_Y16; Fanout = 1; MEM Node = 'uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_pf61:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { uart_if:inst5|rom_addrz[0] uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_pf61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_pf61.tdf" "" { Text "E:/code/EP2C35_NEW/S7_UART/physical/db/altsyncram_pf61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 16.22 % ) " "Info: Total cell delay = 0.176 ns ( 16.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 83.78 % ) " "Info: Total interconnect delay = 0.909 ns ( 83.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { uart_if:inst5|rom_addrz[0] uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_pf61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y12 X54_Y23 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "txd 0 " "Info: Pin \"txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "filter:inst3\|rst_out~clkctrl " "Info: Node filter:inst3\|rst_out~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i_Z " "Info: Port clear -- assigned as a global for destination node uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i_Z -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1043 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_7_ " "Info: Port clear -- assigned as a global for destination node uart_if:inst5\|uart:U1\|rcvr:u1\|rsr_7_ -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|rcvr:u1|rsr[7] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 230 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|rcvr:u1|rsr[7] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter:inst3|rst_out~clkctrl } "NODE_NAME" } } { "../Src/filter.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/Src/filter.v" 3 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter:inst3|rst_out~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/code/EP2C35_NEW/S7_UART/physical/uart_if.fit.smsg " "Info: Generated suppressed messages file E:/code/EP2C35_NEW/S7_UART/physical/uart_if.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Allocated 203 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 13:13:09 2009 " "Info: Processing ended: Mon Mar 30 13:13:09 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 13:13:10 2009 " "Info: Processing started: Mon Mar 30 13:13:10 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart_if -c uart_if " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off uart_if -c uart_if" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Allocated 196 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 13:13:23 2009 " "Info: Processing ended: Mon Mar 30 13:13:23 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 13:13:24 2009 " "Info: Processing started: Mon Mar 30 13:13:24 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uart_if -c uart_if --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uart_if -c uart_if --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "uart_if:inst5\|uart:U1\|rcvr:u1\|U1_u1_clkdiv\[3\] " "Info: Detected ripple clock \"uart_if:inst5\|uart:U1\|rcvr:u1\|U1_u1_clkdiv\[3\]\" as buffer" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 40 25 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "uart_if:inst5\|uart:U1\|rcvr:u1\|U1_u1_clkdiv\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "uart_if:inst5\|cnt\[3\] " "Info: Detected ripple clock \"uart_if:inst5\|cnt\[3\]\" as buffer" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1384 16 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "uart_if:inst5\|cnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "uart_if:inst5\|wrn_i_1 " "Info: Detected ripple clock \"uart_if:inst5\|wrn_i_1\" as buffer" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1396 15 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "uart_if:inst5\|wrn_i_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "filter:inst3\|cnt\[15\] " "Info: Detected ripple clock \"filter:inst3\|cnt\[15\]\" as buffer" {  } { { "../Src/filter.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/Src/filter.v" 9 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "filter:inst3\|cnt\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "div:inst4\|acc\[12\] " "Info: Detected ripple clock \"div:inst4\|acc\[12\]\" as buffer" {  } { { "../src/div1_8m.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst4\|acc\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\] " "Info: Detected ripple clock \"uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]\" as buffer" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 624 25 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[0\] register uart_if:inst5\|uart:U1\|txmit:u2\|tsr_0 95.49 MHz 10.472 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 95.49 MHz between source register \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[0\]\" and destination register \"uart_if:inst5\|uart:U1\|txmit:u2\|tsr_0\" (period= 10.472 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.752 ns + Longest register register " "Info: + Longest register to register delay is 0.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[0\] 1 REG LCFF_X54_Y16_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y16_N1; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|tbr[0] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 625 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.206 ns) 0.644 ns uart_if:inst5\|uart:U1\|txmit:u2\|tsr_0_~COMBOUT 2 COMB LCCOMB_X54_Y16_N20 1 " "Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X54_Y16_N20; Fanout = 1; COMB Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|tsr_0_~COMBOUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { uart_if:inst5|uart:U1|txmit:u2|tbr[0] uart_if:inst5|uart:U1|txmit:u2|tsr_0_~COMBOUT } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 970 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.752 ns uart_if:inst5\|uart:U1\|txmit:u2\|tsr_0 3 REG LCFF_X54_Y16_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.752 ns; Loc. = LCFF_X54_Y16_N21; Fanout = 3; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|tsr_0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { uart_if:inst5|uart:U1|txmit:u2|tsr_0_~COMBOUT uart_if:inst5|uart:U1|txmit:u2|tsr_0 } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 574 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.76 % ) " "Info: Total cell delay = 0.314 ns ( 41.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.438 ns ( 58.24 % ) " "Info: Total interconnect delay = 0.438 ns ( 58.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { uart_if:inst5|uart:U1|txmit:u2|tbr[0] uart_if:inst5|uart:U1|txmit:u2|tsr_0_~COMBOUT uart_if:inst5|uart:U1|txmit:u2|tsr_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.752 ns" { uart_if:inst5|uart:U1|txmit:u2|tbr[0] {} uart_if:inst5|uart:U1|txmit:u2|tsr_0_~COMBOUT {} uart_if:inst5|uart:U1|txmit:u2|tsr_0 {} } { 0.000ns 0.438ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.220 ns - Smallest " "Info: - Smallest clock skew is -4.220 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 9.374 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 9.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.970 ns) 4.755 ns div:inst4\|acc\[12\] 2 REG LCFF_X63_Y18_N31 5 " "Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.970 ns) 6.336 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\] 3 REG LCFF_X64_Y18_N29 2 " "Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 6.336 ns; Loc. = LCFF_X64_Y18_N29; Fanout = 2; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.000 ns) 7.508 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl 4 COMB CLKCTRL_G5 15 " "Info: 4: + IC(1.172 ns) + CELL(0.000 ns) = 7.508 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.666 ns) 9.374 ns uart_if:inst5\|uart:U1\|txmit:u2\|tsr_0 5 REG LCFF_X54_Y16_N21 3 " "Info: 5: + IC(1.200 ns) + CELL(0.666 ns) = 9.374 ns; Loc. = LCFF_X54_Y16_N21; Fanout = 3; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|tsr_0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|tsr_0 } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 574 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 39.32 % ) " "Info: Total cell delay = 3.686 ns ( 39.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.688 ns ( 60.68 % ) " "Info: Total interconnect delay = 5.688 ns ( 60.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.374 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|tsr_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.374 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tsr_0 {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.172ns 1.200ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 13.594 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 13.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.970 ns) 4.755 ns div:inst4\|acc\[12\] 2 REG LCFF_X63_Y18_N31 5 " "Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.970 ns) 6.336 ns uart_if:inst5\|cnt\[3\] 3 REG LCFF_X64_Y18_N19 3 " "Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 6.336 ns; Loc. = LCFF_X64_Y18_N19; Fanout = 3; REG Node = 'uart_if:inst5\|cnt\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { div:inst4|acc[12] uart_if:inst5|cnt[3] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1384 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.970 ns) 9.341 ns uart_if:inst5\|wrn_i_1 4 REG LCFF_X53_Y16_N5 2 " "Info: 4: + IC(2.035 ns) + CELL(0.970 ns) = 9.341 ns; Loc. = LCFF_X53_Y16_N5; Fanout = 2; REG Node = 'uart_if:inst5\|wrn_i_1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.005 ns" { uart_if:inst5|cnt[3] uart_if:inst5|wrn_i_1 } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1396 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.390 ns) + CELL(0.000 ns) 11.731 ns uart_if:inst5\|wrn_i_1~clkctrl 5 COMB CLKCTRL_G15 8 " "Info: 5: + IC(2.390 ns) + CELL(0.000 ns) = 11.731 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'uart_if:inst5\|wrn_i_1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { uart_if:inst5|wrn_i_1 uart_if:inst5|wrn_i_1~clkctrl } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1396 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.666 ns) 13.594 ns uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[0\] 6 REG LCFF_X54_Y16_N1 1 " "Info: 6: + IC(1.197 ns) + CELL(0.666 ns) = 13.594 ns; Loc. = LCFF_X54_Y16_N1; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { uart_if:inst5|wrn_i_1~clkctrl uart_if:inst5|uart:U1|txmit:u2|tbr[0] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 625 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.656 ns ( 34.25 % ) " "Info: Total cell delay = 4.656 ns ( 34.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.938 ns ( 65.75 % ) " "Info: Total interconnect delay = 8.938 ns ( 65.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.594 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|wrn_i_1 uart_if:inst5|wrn_i_1~clkctrl uart_if:inst5|uart:U1|txmit:u2|tbr[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.594 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|wrn_i_1 {} uart_if:inst5|wrn_i_1~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tbr[0] {} } { 0.000ns 0.000ns 2.705ns 0.611ns 2.035ns 2.390ns 1.197ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.374 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|tsr_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.374 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tsr_0 {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.172ns 1.200ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.594 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|wrn_i_1 uart_if:inst5|wrn_i_1~clkctrl uart_if:inst5|uart:U1|txmit:u2|tbr[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.594 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|wrn_i_1 {} uart_if:inst5|wrn_i_1~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tbr[0] {} } { 0.000ns 0.000ns 2.705ns 0.611ns 2.035ns 2.390ns 1.197ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 625 16 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 574 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 625 16 0 } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 574 15 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { uart_if:inst5|uart:U1|txmit:u2|tbr[0] uart_if:inst5|uart:U1|txmit:u2|tsr_0_~COMBOUT uart_if:inst5|uart:U1|txmit:u2|tsr_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.752 ns" { uart_if:inst5|uart:U1|txmit:u2|tbr[0] {} uart_if:inst5|uart:U1|txmit:u2|tsr_0_~COMBOUT {} uart_if:inst5|uart:U1|txmit:u2|tsr_0 {} } { 0.000ns 0.438ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.374 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|tsr_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.374 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tsr_0 {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.172ns 1.200ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.594 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|wrn_i_1 uart_if:inst5|wrn_i_1~clkctrl uart_if:inst5|uart:U1|txmit:u2|tbr[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.594 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|wrn_i_1 {} uart_if:inst5|wrn_i_1~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tbr[0] {} } { 0.000ns 0.000ns 2.705ns 0.611ns 2.035ns 2.390ns 1.197ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "MCLK 17 " "Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock \"MCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_pf61:auto_generated\|q_a\[6\] uart_if:inst5\|din\[6\] MCLK 4.796 ns " "Info: Found hold time violation between source  pin or register \"uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_pf61:auto_generated\|q_a\[6\]\" and destination pin or register \"uart_if:inst5\|din\[6\]\" for clock \"MCLK\" (Hold time is 4.796 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.133 ns + Largest " "Info: + Largest clock skew is 6.133 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 9.380 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 9.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.970 ns) 4.755 ns div:inst4\|acc\[12\] 2 REG LCFF_X63_Y18_N31 5 " "Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.970 ns) 6.336 ns uart_if:inst5\|cnt\[3\] 3 REG LCFF_X64_Y18_N19 3 " "Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 6.336 ns; Loc. = LCFF_X64_Y18_N19; Fanout = 3; REG Node = 'uart_if:inst5\|cnt\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { div:inst4|acc[12] uart_if:inst5|cnt[3] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1384 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.000 ns) 7.516 ns uart_if:inst5\|cnt\[3\]~clkctrl 4 COMB CLKCTRL_G6 28 " "Info: 4: + IC(1.180 ns) + CELL(0.000 ns) = 7.516 ns; Loc. = CLKCTRL_G6; Fanout = 28; COMB Node = 'uart_if:inst5\|cnt\[3\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { uart_if:inst5|cnt[3] uart_if:inst5|cnt[3]~clkctrl } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1384 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.666 ns) 9.380 ns uart_if:inst5\|din\[6\] 5 REG LCFF_X53_Y16_N11 1 " "Info: 5: + IC(1.198 ns) + CELL(0.666 ns) = 9.380 ns; Loc. = LCFF_X53_Y16_N11; Fanout = 1; REG Node = 'uart_if:inst5\|din\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { uart_if:inst5|cnt[3]~clkctrl uart_if:inst5|din[6] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1389 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 39.30 % ) " "Info: Total cell delay = 3.686 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.694 ns ( 60.70 % ) " "Info: Total interconnect delay = 5.694 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.380 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|cnt[3]~clkctrl uart_if:inst5|din[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.380 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|cnt[3]~clkctrl {} uart_if:inst5|din[6] {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.180ns 1.198ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 3.247 ns - Shortest memory " "Info: - Shortest clock path from clock \"MCLK\" to source memory is 3.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.312 ns MCLK~clkctrl 2 COMB CLKCTRL_G14 27 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.312 ns; Loc. = CLKCTRL_G14; Fanout = 27; COMB Node = 'MCLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { MCLK MCLK~clkctrl } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.815 ns) 3.247 ns uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_pf61:auto_generated\|q_a\[6\] 3 MEM M4K_X52_Y16 1 " "Info: 3: + IC(1.120 ns) + CELL(0.815 ns) = 3.247 ns; Loc. = M4K_X52_Y16; Fanout = 1; MEM Node = 'uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_pf61:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { MCLK~clkctrl uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_pf61:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_pf61.tdf" "" { Text "E:/code/EP2C35_NEW/S7_UART/physical/db/altsyncram_pf61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.895 ns ( 58.36 % ) " "Info: Total cell delay = 1.895 ns ( 58.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.352 ns ( 41.64 % ) " "Info: Total interconnect delay = 1.352 ns ( 41.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.247 ns" { MCLK MCLK~clkctrl uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_pf61:auto_generated|q_a[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.247 ns" { MCLK {} MCLK~combout {} MCLK~clkctrl {} uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_pf61:auto_generated|q_a[6] {} } { 0.000ns 0.000ns 0.232ns 1.120ns } { 0.000ns 1.080ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.380 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|cnt[3]~clkctrl uart_if:inst5|din[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.380 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|cnt[3]~clkctrl {} uart_if:inst5|din[6] {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.180ns 1.198ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.247 ns" { MCLK MCLK~clkctrl uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_pf61:auto_generated|q_a[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.247 ns" { MCLK {} MCLK~combout {} MCLK~clkctrl {} uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_pf61:auto_generated|q_a[6] {} } { 0.000ns 0.000ns 0.232ns 1.120ns } { 0.000ns 1.080ns 0.000ns 0.815ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_pf61.tdf" "" { Text "E:/code/EP2C35_NEW/S7_UART/physical/db/altsyncram_pf61.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.383 ns - Shortest memory register " "Info: - Shortest memory to register delay is 1.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_pf61:auto_generated\|q_a\[6\] 1 MEM M4K_X52_Y16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X52_Y16; Fanout = 1; MEM Node = 'uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_pf61:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_pf61:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_pf61.tdf" "" { Text "E:/code/EP2C35_NEW/S7_UART/physical/db/altsyncram_pf61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.206 ns) 1.275 ns uart_if:inst5\|din\[6\]~feeder 2 COMB LCCOMB_X53_Y16_N10 1 " "Info: 2: + IC(0.960 ns) + CELL(0.206 ns) = 1.275 ns; Loc. = LCCOMB_X53_Y16_N10; Fanout = 1; COMB Node = 'uart_if:inst5\|din\[6\]~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_pf61:auto_generated|q_a[6] uart_if:inst5|din[6]~feeder } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1389 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.383 ns uart_if:inst5\|din\[6\] 3 REG LCFF_X53_Y16_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.383 ns; Loc. = LCFF_X53_Y16_N11; Fanout = 1; REG Node = 'uart_if:inst5\|din\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { uart_if:inst5|din[6]~feeder uart_if:inst5|din[6] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1389 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.423 ns ( 30.59 % ) " "Info: Total cell delay = 0.423 ns ( 30.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 69.41 % ) " "Info: Total interconnect delay = 0.960 ns ( 69.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_pf61:auto_generated|q_a[6] uart_if:inst5|din[6]~feeder uart_if:inst5|din[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.383 ns" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_pf61:auto_generated|q_a[6] {} uart_if:inst5|din[6]~feeder {} uart_if:inst5|din[6] {} } { 0.000ns 0.960ns 0.000ns } { 0.109ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 1389 16 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.380 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|cnt[3]~clkctrl uart_if:inst5|din[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.380 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|cnt[3]~clkctrl {} uart_if:inst5|din[6] {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.180ns 1.198ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.247 ns" { MCLK MCLK~clkctrl uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_pf61:auto_generated|q_a[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.247 ns" { MCLK {} MCLK~combout {} MCLK~clkctrl {} uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_pf61:auto_generated|q_a[6] {} } { 0.000ns 0.000ns 0.232ns 1.120ns } { 0.000ns 1.080ns 0.000ns 0.815ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_pf61:auto_generated|q_a[6] uart_if:inst5|din[6]~feeder uart_if:inst5|din[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.383 ns" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_pf61:auto_generated|q_a[6] {} uart_if:inst5|din[6]~feeder {} uart_if:inst5|din[6] {} } { 0.000ns 0.960ns 0.000ns } { 0.109ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "filter:inst3\|rst_out rst_n MCLK 1.480 ns register " "Info: tsu for register \"filter:inst3\|rst_out\" (data pin = \"rst_n\", clock pin = \"MCLK\") is 1.480 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.657 ns + Longest pin register " "Info: + Longest pin to register delay is 9.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns rst_n 1 PIN PIN_AA3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AA3; Fanout = 1; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 0 -352 -184 16 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.253 ns) + CELL(0.460 ns) 9.657 ns filter:inst3\|rst_out 2 REG LCFF_X58_Y18_N23 4 " "Info: 2: + IC(8.253 ns) + CELL(0.460 ns) = 9.657 ns; Loc. = LCFF_X58_Y18_N23; Fanout = 4; REG Node = 'filter:inst3\|rst_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.713 ns" { rst_n filter:inst3|rst_out } "NODE_NAME" } } { "../Src/filter.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/Src/filter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.404 ns ( 14.54 % ) " "Info: Total cell delay = 1.404 ns ( 14.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.253 ns ( 85.46 % ) " "Info: Total interconnect delay = 8.253 ns ( 85.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.657 ns" { rst_n filter:inst3|rst_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.657 ns" { rst_n {} rst_n~combout {} filter:inst3|rst_out {} } { 0.000ns 0.000ns 8.253ns } { 0.000ns 0.944ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../Src/filter.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/Src/filter.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 8.137 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to destination register is 8.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.970 ns) 4.755 ns div:inst4\|acc\[12\] 2 REG LCFF_X63_Y18_N31 5 " "Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.970 ns) 6.783 ns filter:inst3\|cnt\[15\] 3 REG LCFF_X59_Y18_N29 2 " "Info: 3: + IC(1.058 ns) + CELL(0.970 ns) = 6.783 ns; Loc. = LCFF_X59_Y18_N29; Fanout = 2; REG Node = 'filter:inst3\|cnt\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { div:inst4|acc[12] filter:inst3|cnt[15] } "NODE_NAME" } } { "../Src/filter.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/Src/filter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.666 ns) 8.137 ns filter:inst3\|rst_out 4 REG LCFF_X58_Y18_N23 4 " "Info: 4: + IC(0.688 ns) + CELL(0.666 ns) = 8.137 ns; Loc. = LCFF_X58_Y18_N23; Fanout = 4; REG Node = 'filter:inst3\|rst_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { filter:inst3|cnt[15] filter:inst3|rst_out } "NODE_NAME" } } { "../Src/filter.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/Src/filter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 45.30 % ) " "Info: Total cell delay = 3.686 ns ( 45.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.451 ns ( 54.70 % ) " "Info: Total interconnect delay = 4.451 ns ( 54.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.137 ns" { MCLK div:inst4|acc[12] filter:inst3|cnt[15] filter:inst3|rst_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.137 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} filter:inst3|cnt[15] {} filter:inst3|rst_out {} } { 0.000ns 0.000ns 2.705ns 1.058ns 0.688ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.657 ns" { rst_n filter:inst3|rst_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.657 ns" { rst_n {} rst_n~combout {} filter:inst3|rst_out {} } { 0.000ns 0.000ns 8.253ns } { 0.000ns 0.944ns 0.460ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.137 ns" { MCLK div:inst4|acc[12] filter:inst3|cnt[15] filter:inst3|rst_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.137 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} filter:inst3|cnt[15] {} filter:inst3|rst_out {} } { 0.000ns 0.000ns 2.705ns 1.058ns 0.688ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "MCLK txd uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 15.593 ns register " "Info: tco from clock \"MCLK\" to destination pin \"txd\" through register \"uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i\" is 15.593 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 9.376 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to source register is 9.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.970 ns) 4.755 ns div:inst4\|acc\[12\] 2 REG LCFF_X63_Y18_N31 5 " "Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.970 ns) 6.336 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\] 3 REG LCFF_X64_Y18_N29 2 " "Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 6.336 ns; Loc. = LCFF_X64_Y18_N29; Fanout = 2; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.000 ns) 7.508 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl 4 COMB CLKCTRL_G5 15 " "Info: 4: + IC(1.172 ns) + CELL(0.000 ns) = 7.508 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.666 ns) 9.376 ns uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 5 REG LCFF_X49_Y16_N7 1 " "Info: 5: + IC(1.202 ns) + CELL(0.666 ns) = 9.376 ns; Loc. = LCFF_X49_Y16_N7; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 39.31 % ) " "Info: Total cell delay = 3.686 ns ( 39.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.690 ns ( 60.69 % ) " "Info: Total interconnect delay = 5.690 ns ( 60.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|sdo_i {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.172ns 1.202ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.913 ns + Longest register pin " "Info: + Longest register to pin delay is 5.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 1 REG LCFF_X49_Y16_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y16_N7; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.687 ns) + CELL(3.226 ns) 5.913 ns txd 2 PIN PIN_AA16 0 " "Info: 2: + IC(2.687 ns) + CELL(3.226 ns) = 5.913 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'txd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 112 496 672 128 "txd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 54.56 % ) " "Info: Total cell delay = 3.226 ns ( 54.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.687 ns ( 45.44 % ) " "Info: Total interconnect delay = 2.687 ns ( 45.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i {} txd {} } { 0.000ns 2.687ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|sdo_i {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.172ns 1.202ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i {} txd {} } { 0.000ns 2.687ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0 rxd MCLK 0.780 ns register " "Info: th for register \"uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0\" (data pin = \"rxd\", clock pin = \"MCLK\") is 0.780 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 8.169 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 8.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.970 ns) 4.755 ns div:inst4\|acc\[12\] 2 REG LCFF_X63_Y18_N31 5 " "Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.000 ns) 6.304 ns div:inst4\|acc\[12\]~clkctrl 3 COMB CLKCTRL_G4 33 " "Info: 3: + IC(1.549 ns) + CELL(0.000 ns) = 6.304 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'div:inst4\|acc\[12\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { div:inst4|acc[12] div:inst4|acc[12]~clkctrl } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.666 ns) 8.169 ns uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0 4 REG LCFF_X49_Y15_N29 4 " "Info: 4: + IC(1.199 ns) + CELL(0.666 ns) = 8.169 ns; Loc. = LCFF_X49_Y15_N29; Fanout = 4; REG Node = 'uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { div:inst4|acc[12]~clkctrl uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 50 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 33.25 % ) " "Info: Total cell delay = 2.716 ns ( 33.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.453 ns ( 66.75 % ) " "Info: Total interconnect delay = 5.453 ns ( 66.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.169 ns" { MCLK div:inst4|acc[12] div:inst4|acc[12]~clkctrl uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.169 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} div:inst4|acc[12]~clkctrl {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 {} } { 0.000ns 0.000ns 2.705ns 1.549ns 1.199ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 50 16 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.695 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns rxd 1 PIN PIN_W15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_W15; Fanout = 1; PIN Node = 'rxd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rxd } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 144 -352 -184 160 "rxd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.471 ns) + CELL(0.202 ns) 7.587 ns uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0_Z~COMBOUT 2 COMB LCCOMB_X49_Y15_N28 1 " "Info: 2: + IC(6.471 ns) + CELL(0.202 ns) = 7.587 ns; Loc. = LCCOMB_X49_Y15_N28; Fanout = 1; COMB Node = 'uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0_Z~COMBOUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.673 ns" { rxd uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 450 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.695 ns uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0 3 REG LCFF_X49_Y15_N29 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.695 ns; Loc. = LCFF_X49_Y15_N29; Fanout = 4; REG Node = 'uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 50 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.224 ns ( 15.91 % ) " "Info: Total cell delay = 1.224 ns ( 15.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.471 ns ( 84.09 % ) " "Info: Total interconnect delay = 6.471 ns ( 84.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.695 ns" { rxd uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.695 ns" { rxd {} rxd~combout {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 {} } { 0.000ns 0.000ns 6.471ns 0.000ns } { 0.000ns 0.914ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.169 ns" { MCLK div:inst4|acc[12] div:inst4|acc[12]~clkctrl uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.169 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} div:inst4|acc[12]~clkctrl {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 {} } { 0.000ns 0.000ns 2.705ns 1.549ns 1.199ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.695 ns" { rxd uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.695 ns" { rxd {} rxd~combout {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 {} } { 0.000ns 0.000ns 6.471ns 0.000ns } { 0.000ns 0.914ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "MCLK txd uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 15.593 ns register " "Info: Minimum tco from clock \"MCLK\" to destination pin \"txd\" through register \"uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i\" is 15.593 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 9.376 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to source register is 9.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.970 ns) 4.755 ns div:inst4\|acc\[12\] 2 REG LCFF_X63_Y18_N31 5 " "Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/EP2C35_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.970 ns) 6.336 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\] 3 REG LCFF_X64_Y18_N29 2 " "Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 6.336 ns; Loc. = LCFF_X64_Y18_N29; Fanout = 2; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.000 ns) 7.508 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl 4 COMB CLKCTRL_G5 15 " "Info: 4: + IC(1.172 ns) + CELL(0.000 ns) = 7.508 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.666 ns) 9.376 ns uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 5 REG LCFF_X49_Y16_N7 1 " "Info: 5: + IC(1.202 ns) + CELL(0.666 ns) = 9.376 ns; Loc. = LCFF_X49_Y16_N7; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 39.31 % ) " "Info: Total cell delay = 3.686 ns ( 39.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.690 ns ( 60.69 % ) " "Info: Total interconnect delay = 5.690 ns ( 60.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|sdo_i {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.172ns 1.202ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.913 ns + Shortest register pin " "Info: + Shortest register to pin delay is 5.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 1 REG LCFF_X49_Y16_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y16_N7; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C35_NEW/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.687 ns) + CELL(3.226 ns) 5.913 ns txd 2 PIN PIN_AA16 0 " "Info: 2: + IC(2.687 ns) + CELL(3.226 ns) = 5.913 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'txd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C35_NEW/S7_UART/physical/uart_if_rom.bdf" { { 112 496 672 128 "txd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 54.56 % ) " "Info: Total cell delay = 3.226 ns ( 54.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.687 ns ( 45.44 % ) " "Info: Total interconnect delay = 2.687 ns ( 45.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i {} txd {} } { 0.000ns 2.687ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|sdo_i {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.172ns 1.202ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i {} txd {} } { 0.000ns 2.687ns } { 0.000ns 3.226ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "120 " "Info: Allocated 120 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 13:13:25 2009 " "Info: Processing ended: Mon Mar 30 13:13:25 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 13:13:26 2009 " "Info: Processing started: Mon Mar 30 13:13:26 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uart_if -c uart_if " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off uart_if -c uart_if" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "uart_if.vo uart_if_v.sdo E:/code/EP2C35_NEW/S7_UART/physical/simulation/modelsim/ simulation " "Info: Generated files \"uart_if.vo\" and \"uart_if_v.sdo\" in directory \"E:/code/EP2C35_NEW/S7_UART/physical/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "113 " "Info: Allocated 113 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 13:13:28 2009 " "Info: Processing ended: Mon Mar 30 13:13:28 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
