<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>ERR&lt;n>FR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ERR&lt;n>FR, Error Record Feature Register, n =
      0 - 65534</h1><p>The ERR&lt;n>FR characteristics are:</p><h2>Purpose</h2><p>Defines whether &lt;n> is the first record owned by a <del>node. If &lt;n> is the first record owned by the </del>node<ins>:</ins><del>, also defines which of the common architecturally-defined features are implemented by the node and, of the implemented features, which are software programmable.</del></p><ul><li><ins>If &lt;n> is the first error record owned by a node, then ERR&lt;n>FR.ED != </ins><span class="binarynumber"><ins>0b00</ins></span><ins>.
</ins></li><li><ins>If &lt;n> is not the first error record owned by a node, then ERR&lt;n>FR.ED == </ins><span class="binarynumber"><ins>0b00</ins></span><ins>.
</ins></li></ul><p><ins>If &lt;n> is the first record owned by the node, defines which of the common architecturally-defined features are implemented by the node and, of the implemented features, which are software programmable.</ins></p><h2>Configuration</h2><p><del>This register is present only
    when RAS is implemented.
      
    Otherwise, direct accesses to ERR&lt;n>FR are </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><p><del>Present only if error record &lt;n> is implemented. Otherwise, this register is </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><p><del>The number of error records that are implemented is </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del>.</del></p><p><del>If &lt;n> is the first error record owned by a node, then ERR&lt;n>FR.ED != </del><span class="binarynumber"><del>0b00</del></span><del>.</del></p><p><del>If &lt;n> is not the first error record owned by a node, then ERR&lt;n>FR.ED == </del><span class="binarynumber"><del>0b00</del></span><del>.</del></p><p><ins>This register is present only
    when error record &lt;n> is implemented.
      
    Otherwise, direct accesses to ERR&lt;n>FR are </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><h2>Attributes</h2><p>ERR&lt;n>FR is a 64-bit register.</p><h2>Field descriptions</h2><p>The ERR&lt;n>FR bit assignments are:</p><h3>When ERR&lt;n>FR.ED != 0b00:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9"><a href="#WhenERR&lt;n>FR.ED!0b00_IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED</a></td><td class="lr" colspan="2"><a href="#WhenERR&lt;n>FR.ED!0b00_CE_54"><ins class="nocount">CE</ins></a></td><td class="lr" colspan="1"><a href="#WhenERR&lt;n>FR.ED!0b00_DE_52"><ins class="nocount">DE</ins></a></td><td class="lr" colspan="1"><a href="#WhenERR&lt;n>FR.ED!0b00_UEO_51"><ins class="nocount">UEO</ins></a></td><td class="lr" colspan="1"><a href="#WhenERR&lt;n>FR.ED!0b00_UER_50"><ins class="nocount">UER</ins></a></td><td class="lr" colspan="1"><a href="#WhenERR&lt;n>FR.ED!0b00_UEU_49"><ins class="nocount">UEU</ins></a></td><td class="lr" colspan="1"><a href="#WhenERR&lt;n>FR.ED!0b00_UC_48"><ins class="nocount">UC</ins></a></td><td class="lr" colspan="16"><a href="#WhenERR&lt;n>FR.ED!0b00_IMPLEMENTATIONDEFINED_47"><ins class="nocount">IMPLEMENTATION DEFINED</ins></a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#WhenERR&lt;n>FR.ED!0b00_FRX_31"><ins class="nocount">FRX</ins></a><a href="#WhenERR&lt;n>FR.ED!0b00_0_31"><del class="nocount">RES0</del></a></td><td class="lr" colspan="5"><a href="#WhenERR&lt;n>FR.ED!0b00_0_30"><ins class="nocount">RES0</ins></a><a href="#WhenERR&lt;n>FR.ED!0b00_TS_25"><del class="nocount">TS</del></a></td><td class="lr" colspan="2"><a href="#WhenERR&lt;n>FR.ED!0b00_TS_25"><ins class="nocount">TS</ins></a><a href="#WhenERR&lt;n>FR.ED!0b00_CI_23"><del class="nocount">CI</del></a></td><td class="lr" colspan="2"><a href="#WhenERR&lt;n>FR.ED!0b00_CI_23"><ins class="nocount">CI</ins></a><a href="#WhenERR&lt;n>FR.ED!0b00_INJ_21"><del class="nocount">INJ</del></a></td><td class="lr" colspan="2"><a href="#WhenERR&lt;n>FR.ED!0b00_INJ_21"><ins class="nocount">INJ</ins></a><a href="#WhenERR&lt;n>FR.ED!0b00_CEO_19"><del class="nocount">CEO</del></a></td><td class="lr" colspan="2"><a href="#WhenERR&lt;n>FR.ED!0b00_CEO_19"><ins class="nocount">CEO</ins></a><a href="#WhenERR&lt;n>FR.ED!0b00_DUI_17"><del class="nocount">DUI</del></a></td><td class="lr" colspan="2"><a href="#WhenERR&lt;n>FR.ED!0b00_DUI_17"><ins class="nocount">DUI</ins></a><a href="#WhenERR&lt;n>FR.ED!0b00_RP_15"><del class="nocount">RP</del></a></td><td class="lr" colspan="1"><a href="#WhenERR&lt;n>FR.ED!0b00_RP_15"><ins class="nocount">RP</ins></a><a href="#WhenERR&lt;n>FR.ED!0b00_CEC_14"><del class="nocount">CEC</del></a></td><td class="lr" colspan="3"><a href="#WhenERR&lt;n>FR.ED!0b00_CEC_14"><ins class="nocount">CEC</ins></a><a href="#WhenERR&lt;n>FR.ED!0b00_CFI_11"><del class="nocount">CFI</del></a></td><td class="lr" colspan="2"><a href="#WhenERR&lt;n>FR.ED!0b00_CFI_11"><ins class="nocount">CFI</ins></a><a href="#WhenERR&lt;n>FR.ED!0b00_UE_9"><del class="nocount">UE</del></a></td><td class="lr" colspan="2"><a href="#WhenERR&lt;n>FR.ED!0b00_UE_9"><ins class="nocount">UE</ins></a><a href="#WhenERR&lt;n>FR.ED!0b00_FI_7"><del class="nocount">FI</del></a></td><td class="lr" colspan="2"><a href="#WhenERR&lt;n>FR.ED!0b00_FI_7"><ins class="nocount">FI</ins></a><a href="#WhenERR&lt;n>FR.ED!0b00_UI_5"><del class="nocount">UI</del></a></td><td class="lr" colspan="2"><a href="#WhenERR&lt;n>FR.ED!0b00_UI_5"><ins class="nocount">UI</ins></a><a href="#WhenERR&lt;n>FR.ED!0b00_IMPLEMENTATIONDEFINED_3"><del class="nocount">IMPLEMENTATION DEFINED</del></a></td><td class="lr" colspan="2"><a href="#WhenERR&lt;n>FR.ED!0b00_IMPLEMENTATIONDEFINED_3"><ins class="nocount">IMPLEMENTATION DEFINED</ins></a><a href="#WhenERR&lt;n>FR.ED!0b00_ED_1"><del class="nocount">ED</del></a></td><td class="lr" colspan="2"><a href="#WhenERR&lt;n>FR.ED!0b00_ED_1"><ins class="nocount">ED</ins></a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="WhenERR&lt;n>FR.ED!0b00_IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED, bits [63:<ins>55</ins><del>32</del>]
                  <div style="font-size:smaller;"><br/><ins>When ERR&lt;n>FR.FRX == 0b0:
                </ins></div></h4><p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p><p>Reserved for identifying <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> controls.</p><p><del>This field reads as an </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> value.</del></p><h4 id="WhenERR&lt;n>FR.ED!0b00_0_31"><del>
                Bits [31:26]
              </del></h4><h4 id="WhenERR&lt;n>FR.ED!0b00_0_63"><div style="font-size:smaller;"><br/><ins>
              Otherwise:
            </ins></div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><p><del>Indicates whether, for each error record &lt;m> owned by this node, </del><a href="ext-errnmisc3.html"><del>ERR&lt;m>MISC3</del></a><del> is used as the timestamp register, and, if it is, the timebase used by the timestamp.</del></p><h4 id="WhenERR&lt;n>FR.ED!0b00_CE_54"><ins>CE</ins><del>TS</del>, bits [<ins>54</ins><del>25</del>:<ins>53</ins><del>24</del>]
                  <div style="font-size:smaller;"><br/>When <ins>ERR&lt;n>FR.FRX</ins><del>ARMv8.4-RAS</del> <ins>==</ins><del>is</del> <ins>0b1</ins><del>implemented</del>:
                </div></h4><p><ins>Corrected</ins><del>Timestamp</del> <ins>Error recording. Describes the types of Corrected Error the node can record.</ins><del>Extension.</del></p><table class="valuetable"><tr><th><ins>CE</ins><del>TS</del></th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>The node does not <ins>record</ins><del>support</del> <ins>any</ins><del>a</del> <ins>type</ins><del>timestamp</del> <ins>of Corrected Error.</ins><del>register.</del></p></td></tr><tr><td class="bitfield">0b01</td><td><div class="note"><span class="note-header"><del class="nocount">Note</del></span><p><del>For an error record which has an affinity to a PE, this is the same timer that is visible through </del><a href="AArch64-cntpct_el0.html"><del>CNTPCT_EL0</del></a><del> at the highest Exception level on that PE.</del></p></div><p>The node <ins>can</ins><del>implements</del> <ins>record</ins><del>a</del> <ins>transient</ins><del>timestamp</del> <ins>or</ins><del>register.</del> <ins>persistent</ins><del>The</del> <ins>Corrected</ins><del>timestamp</del> <ins>Errors</ins><del>uses</del> <ins>(Corrected</ins><del>the</del> <ins>Errors</ins><del>same</del> <ins>that</ins><del>timebase</del> <ins>are</ins><del>as</del> <ins>recorded</ins><del>the</del> <ins>as</ins><del>system Generic Timer.</del> <a href="ext-errnstatus.html"><ins>ERR&lt;n>STATUS</ins></a><ins>.CE == </ins><span class="binarynumber"><ins>0b01</ins></span><ins> and </ins><span class="binarynumber"><ins>0b11</ins></span><ins>).</ins></p></td></tr><tr><td class="bitfield">0b10</td><td><p><ins>The node can record of a non-specific Corrected Error (a Corrected Error that is recorded as </ins><a href="ext-errnstatus.html"><ins>ERR&lt;n>STATUS</ins></a><ins>.CE == </ins><span class="binarynumber"><ins>0b10</ins></span><ins>).</ins></p><p><del>The node implements a timestamp register. The timebase for the timestamp is </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del>.</del></p></td></tr><tr><td class="bitfield"><ins>0b11</ins></td><td><p><ins>The node can record any type of Corrected Error.</ins></p></td></tr></table><p><del>All other values are reserved.</del></p><h4 id="WhenERR&lt;n>FR.ED!0b00_CE_54"><div style="font-size:smaller;"><br/><ins>When ERR&lt;n>FR.FRX == 0b0:
                </ins></div></h4><p><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.</ins></p><p><ins>Reserved for identifying </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> controls.</ins></p><h4 id="WhenERR&lt;n>FR.ED!0b00_0_54"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenERR&lt;n>FR.ED!0b00_DE_52"><ins>DE, bit [52]
              </ins><div style="font-size:smaller;"><br/><ins>When ERR&lt;n>FR.FRX == 0b1:
                </ins></div></h4><p><ins>Deferred Error recording. Describes whether the node can record this type of error.</ins></p><table class="valuetable"><tr><th><ins>DE</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><p><ins>The node does not record this type of error.</ins></p></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><p><ins>The node can record this type of error.</ins></p></td></tr></table><h4 id="WhenERR&lt;n>FR.ED!0b00_DE_52"><div style="font-size:smaller;"><br/><ins>When ERR&lt;n>FR.FRX == 0b0:
                </ins></div></h4><p><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.</ins></p><p><ins>Reserved for identifying </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> controls.</ins></p><h4 id="WhenERR&lt;n>FR.ED!0b00_0_52"><div style="font-size:smaller;"><br/><ins>
              Otherwise:
            </ins></div></h4><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><h4 id="WhenERR&lt;n>FR.ED!0b00_UEO_51"><ins>UEO, bit [51]
              </ins><div style="font-size:smaller;"><br/><ins>When ERR&lt;n>FR.FRX == 0b1:
                </ins></div></h4><p><ins>Latent or Restartable Error recording. Describes whether the node can record this type of error.</ins></p><table class="valuetable"><tr><th><ins>UEO</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><p><ins>The node does not record this type of error.</ins></p></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><p><ins>The node can record this type of error.</ins></p></td></tr></table><h4 id="WhenERR&lt;n>FR.ED!0b00_UEO_51"><div style="font-size:smaller;"><br/><ins>When ERR&lt;n>FR.FRX == 0b0:
                </ins></div></h4><p><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.</ins></p><p><ins>Reserved for identifying </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> controls.</ins></p><h4 id="WhenERR&lt;n>FR.ED!0b00_0_51"><div style="font-size:smaller;"><br/><ins>
              Otherwise:
            </ins></div></h4><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><h4 id="WhenERR&lt;n>FR.ED!0b00_UER_50"><ins>UER, bit [50]
              </ins><div style="font-size:smaller;"><br/><ins>When ERR&lt;n>FR.FRX == 0b1:
                </ins></div></h4><p><ins>Signaled or Recoverable Error recording. Describes whether the node can record this type of error.</ins></p><table class="valuetable"><tr><th><ins>UER</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><p><ins>The node does not record this type of error.</ins></p></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><p><ins>The node can record this type of error.</ins></p></td></tr></table><h4 id="WhenERR&lt;n>FR.ED!0b00_UER_50"><div style="font-size:smaller;"><br/><ins>When ERR&lt;n>FR.FRX == 0b0:
                </ins></div></h4><p><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.</ins></p><p><ins>Reserved for identifying </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> controls.</ins></p><h4 id="WhenERR&lt;n>FR.ED!0b00_0_50"><div style="font-size:smaller;"><br/><ins>
              Otherwise:
            </ins></div></h4><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><h4 id="WhenERR&lt;n>FR.ED!0b00_UEU_49"><ins>UEU, bit [49]
              </ins><div style="font-size:smaller;"><br/><ins>When ERR&lt;n>FR.FRX == 0b1:
                </ins></div></h4><p><ins>Unrecoverable Error recording. Describes whether the node can record this type of error.</ins></p><table class="valuetable"><tr><th><ins>UEU</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><p><ins>The node does not record this type of error.</ins></p></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><p><ins>The node can record this type of error.</ins></p></td></tr></table><h4 id="WhenERR&lt;n>FR.ED!0b00_UEU_49"><div style="font-size:smaller;"><br/><ins>When ERR&lt;n>FR.FRX == 0b0:
                </ins></div></h4><p><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.</ins></p><p><ins>Reserved for identifying </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> controls.</ins></p><h4 id="WhenERR&lt;n>FR.ED!0b00_0_49"><div style="font-size:smaller;"><br/><ins>
              Otherwise:
            </ins></div></h4><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><h4 id="WhenERR&lt;n>FR.ED!0b00_UC_48"><ins>UC, bit [48]
              </ins><div style="font-size:smaller;"><br/><ins>When ERR&lt;n>FR.FRX == 0b1:
                </ins></div></h4><p><ins>Uncontainable Error recording. Describes whether the node can record this type of error.</ins></p><table class="valuetable"><tr><th><ins>UC</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><p><ins>The node does not record this type of error.</ins></p></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><p><ins>The node can record this type of error.</ins></p></td></tr></table><h4 id="WhenERR&lt;n>FR.ED!0b00_UC_48"><div style="font-size:smaller;"><br/><ins>When ERR&lt;n>FR.FRX == 0b0:
                </ins></div></h4><p><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.</ins></p><p><ins>Reserved for identifying </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> controls.</ins></p><h4 id="WhenERR&lt;n>FR.ED!0b00_0_48"><div style="font-size:smaller;"><br/><ins>
              Otherwise:
            </ins></div></h4><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><h4 id="WhenERR&lt;n>FR.ED!0b00_IMPLEMENTATIONDEFINED_47"><ins>IMPLEMENTATION DEFINED, bits [47:32]
                  </ins></h4><p><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.</ins></p><p><ins>Reserved for identifying </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> controls.</ins></p><h4 id="WhenERR&lt;n>FR.ED!0b00_FRX_31"><ins>FRX, bit [31]
              </ins></h4><p><ins>Feature Register extension. Defines whether ERR&lt;n>FR[63:48] are architecturally defined.</ins></p><table class="valuetable"><tr><th><ins>FRX</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><p><ins>ERR&lt;n>FR[63:48] are </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.</ins></p></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><p><ins>ERR&lt;n>FR[63:48] are defined by the architecture.</ins></p></td></tr></table><h4 id="WhenERR&lt;n>FR.ED!0b00_0_30"><ins>
                Bits [30:26]
              </ins></h4><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><h4 id="WhenERR&lt;n>FR.ED!0b00_TS_25"><ins>TS, bits [25:24]
                  </ins></h4><p><ins>Timestamp Extension. Indicates whether, for each error record &lt;m> owned by this node, </ins><a href="ext-errnmisc3.html"><ins>ERR&lt;m>MISC3</ins></a><ins> is used as the timestamp register, and, if it is, the timebase used by the timestamp.</ins></p><table class="valuetable"><tr><th><ins>TS</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b00</ins></td><td><p><ins>The node does not support a timestamp register.</ins></p></td></tr><tr><td class="bitfield"><ins>0b01</ins></td><td><p><ins>The node implements a timestamp register. The timestamp uses the same timebase as the system Generic Timer.</ins></p><div class="note"><span class="note-header"><ins class="nocount">Note</ins></span><p><ins>For an error record which has an affinity to a PE, this is the same timer that is visible through </ins><a href="AArch64-cntpct_el0.html"><ins>CNTPCT_EL0</ins></a><ins> at the highest Exception level on that PE.</ins></p></div></td></tr><tr><td class="bitfield"><ins>0b10</ins></td><td><p><ins>The node implements a timestamp register. The timebase for the timestamp is </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.</ins></p></td></tr></table><p><ins>All other values are reserved.</ins></p><h4 id="WhenERR&lt;n>FR.ED!0b00_CI_23">CI, bits [23:22]
                  </h4><p><del>Indicates whether the critical error interrupt and associated controls are implemented.</del></p><p>Critical error interrupt.<ins> Indicates whether the critical error interrupt and associated controls are implemented.</ins></p><table class="valuetable"><tr><th>CI</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Does not support <ins>the </ins>critical error interrupt. <a href="ext-errnctlr.html"><ins>ERR&lt;n>CTLR</ins></a><ins>.CI is </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p></td></tr><tr><td class="bitfield">0b01</td><td><p>Critical error interrupt is supported and <del>is </del>always enabled. <a href="ext-errnctlr.html"><ins>ERR&lt;n>CTLR</ins></a><ins>.CI is </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p></td></tr><tr><td class="bitfield">0b10</td><td><p>Critical error interrupt is supported and <ins>controllable</ins><del>it</del> <del>can be enabled </del>using<del> associated controls.</del> <a href="ext-errnctlr.html"><ins>ERR&lt;n>CTLR</ins></a><ins>.CI.</ins></p></td></tr></table><p>All other values are reserved.</p><p><del>Indicates whether the RAS Common Fault Injection Model Extension is implemented.</del></p><h4 id="WhenERR&lt;n>FR.ED!0b00_INJ_21">INJ, bits [21:20]
                  <div style="font-size:smaller;"><br/><del>When ARMv8.4-RAS is implemented:
                </del></div></h4><p>Fault Injection Extension.<ins> Indicates whether the RAS Common Fault Injection Model Extension is implemented.</ins></p><table class="valuetable"><tr><th>INJ</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>The node does not support the RAS Common Fault Injection Model Extension.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>The node implements the RAS Common Fault Injection Model Extension. See <a href="ext-errnpfgf.html">ERR&lt;n>PFGF</a> for more information.</p></td></tr></table><p>All other values are reserved.</p><h4 id="WhenERR&lt;n>FR.ED!0b00_0_21"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div></h4><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="WhenERR&lt;n>FR.ED!0b00_CEO_19">CEO, bits [19:18]
                  <div style="font-size:smaller;"><br/>When ERR&lt;n>FR.CEC != 0b00:
                </div></h4><p><del>Indicates the behavior when a second Corrected error is detected after a first Corrected error has been recorded by an error record &lt;m> owned by the node.</del></p><p>Corrected Error overwrite.<ins> Indicates the behavior when a second Corrected error is detected after a first Corrected error has been recorded by an error record &lt;m> owned by the node.</ins></p><table class="valuetable"><tr><th>CEO</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Counts Corrected errors if a counter is implemented. Keeps the previous error syndrome. If the counter overflows, or no counter is implemented, then <a href="ext-errnstatus.html">ERR&lt;m>STATUS</a>.OF is set to<del> 1.</del> <span class="binarynumber"><ins>0b1</ins></span><ins>.</ins></p></td></tr><tr><td class="bitfield">0b01</td><td><p>Counts Corrected errors. If <a href="ext-errnstatus.html">ERR&lt;m>STATUS</a>.OF ==<del> 1 before the Corrected error is counted, then keeps the previous syndrome. Otherwise, the previous syndrome is overwritten. If the counter overflows, then</del> <span class="binarynumber"><ins>0b1</ins></span><ins> before the Corrected error is counted, then keeps the previous syndrome. Otherwise the previous syndrome is overwritten. If the counter overflows, then </ins><a href="ext-errnstatus.html">ERR&lt;m>STATUS</a><ins>.OF is set to </ins><span class="binarynumber"><ins>0b1</ins></span>.<del>OF is set to 1.</del></p></td></tr></table><p>All other values are reserved.</p><h4 id="WhenERR&lt;n>FR.ED!0b00_0_19"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenERR&lt;n>FR.ED!0b00_DUI_17">DUI, bits [17:16]
                  <div style="font-size:smaller;"><br/>When ERR&lt;n>FR.UI != 0b00:
                </div></h4><p><del>Indicates whether the node implements a control for enabling error recovery interrupts on deferred errors.</del></p><p>Error recovery interrupt for deferred <ins>errors control. Indicates whether the control for enabling error recovery interrupts on deferred errors are implemented.</ins><del>errors.</del></p><table class="valuetable"><tr><th>DUI</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Does not support <ins>the control for enabling error recovery interrupts on deferred errors.</ins><del>feature.</del> <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.DUI is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b10</td><td><p><ins>Control</ins><del>Feature</del> <ins>for enabling error recovery interrupts on deferred errors </ins>is<ins> supported and</ins> controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.DUI.</p></td></tr><tr><td class="bitfield">0b11</td><td><p><ins>Control</ins><del>Feature</del> <ins>for enabling error recovery interrupts on deferred errors </ins>is<ins> supported and</ins> controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.WDUI for writes and <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.RDUI for reads.</p></td></tr></table><p>All other values are reserved.</p><h4 id="WhenERR&lt;n>FR.ED!0b00_0_17"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenERR&lt;n>FR.ED!0b00_RP_15">RP, bit [15]
              <div style="font-size:smaller;"><br/>When ERR&lt;n>FR.CEC != 0b00:
                </div></h4><p><del>Indicates whether the node implements a repeat Corrected error counter in </del><a href="ext-errnmisc0.html"><del>ERR&lt;m>MISC0</del></a><del> for each error record &lt;m> owned by the node that implements a standard Corrected error counter.</del></p><p>Repeat counter.<ins> Indicates whether the node implements the repeat Corrected error counter in</ins> <a href="ext-errnmisc0.html"><ins>ERR&lt;m>MISC0</ins></a><ins> for each error record &lt;m> owned by the node that implements the standard Corrected error counter.</ins></p><table class="valuetable"><tr><th>RP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>A single CE counter is implemented.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>A first (repeat) counter and a second (other) counter are implemented. The repeat counter is the same size as the primary error counter.</p></td></tr></table><h4 id="WhenERR&lt;n>FR.ED!0b00_0_15"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenERR&lt;n>FR.ED!0b00_CEC_14">CEC, bits [14:12]
                  </h4><p><del>Indicates whether the node implements standard Corrected error counter (CE counter) mechanisms in </del><a href="ext-errnmisc0.html"><del>ERR&lt;m>MISC0</del></a><del> for each error record &lt;m> owned by the node that can record countable errors.</del></p><p>Corrected Error Counter.<ins> Indicates whether the node implements the standard Corrected error counter (CE counter) mechanisms in</ins> <a href="ext-errnmisc0.html"><ins>ERR&lt;m>MISC0</ins></a><ins> for each error record &lt;m> owned by the node that can record countable errors.</ins></p><table class="valuetable"><tr><th>CEC</th><th>Meaning</th></tr><tr><td class="bitfield">0b000</td><td><p>Does not implement the standard Corrected error counter model.</p></td></tr><tr><td class="bitfield">0b010</td><td><p>Implements an 8-bit Corrected error counter in <a href="ext-errnmisc0.html">ERR&lt;m>MISC0</a>[39:32].</p></td></tr><tr><td class="bitfield">0b100</td><td><p>Implements a 16-bit Corrected error counter in <a href="ext-errnmisc0.html">ERR&lt;m>MISC0</a>[47:32].</p></td></tr></table><p>All other values are reserved.</p><div class="note"><span class="note-header">Note</span><p>Implementations might include other error counter models, or might include the standard model and not indicate this in ERR&lt;n>FR.</p></div><h4 id="WhenERR&lt;n>FR.ED!0b00_CFI_11">CFI, bits [11:10]
                  <div style="font-size:smaller;"><br/>When ERR&lt;n>FR.FI != 0b00:
                </div></h4><p><del>Indicates whether the node implements a control for enabling fault handling interrupts on corrected errors.</del></p><p>Fault handling interrupt for corrected errors.<ins> Indicates whether the control for enabling fault handling interrupts on corrected errors are implemented.</ins></p><table class="valuetable"><tr><th>CFI</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Does not support <ins>the control for enabling fault handling interrupts on corrected errors.</ins><del>feature.</del> <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.CFI is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b10</td><td><p><ins>Control</ins><del>Feature</del> <ins>for enabling fault handling interrupts on corrected errors </ins>is<ins> supported and</ins> controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.CFI.</p></td></tr><tr><td class="bitfield">0b11</td><td><p><ins>Control</ins><del>Feature</del> <ins>for enabling fault handling interrupts on corrected errors </ins>is<ins> supported and</ins> controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.WCFI for writes and <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.RCFI for reads.</p></td></tr></table><p>All other values are reserved.</p><h4 id="WhenERR&lt;n>FR.ED!0b00_0_11"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenERR&lt;n>FR.ED!0b00_UE_9">UE, bits [9:8]
                  </h4><p><del>Indicates whether the node implements in-band uncorrected error reporting (External aborts), and, if so, whether the node implements controls for enabling and disabling the reporting.</del></p><p>In-band uncorrected error reporting.<ins> Indicates whether the in-band uncorrected error reporting (External Aborts) and associated controls are implemented.</ins></p><table class="valuetable"><tr><th>UE</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Does not support <ins>the in-band uncorrected error reporting (External Aborts).</ins><del>feature.</del> <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.UE is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b01</td><td><p><ins>In-band uncorrected error reporting (External Aborts) is supported and</ins><del>Feature</del> always enabled. <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.UE is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b10</td><td><p><ins>In-band</ins><del>Feature</del> <ins>uncorrected error reporting (External Aborts) </ins>is<ins> supported and</ins> controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.UE.</p></td></tr><tr><td class="bitfield">0b11</td><td><p><ins>In-band</ins><del>Feature</del> <ins>uncorrected error reporting (External Aborts) </ins>is<ins> supported and</ins> controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.WUE for writes and <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.RUE for reads.</p></td></tr></table><h4 id="WhenERR&lt;n>FR.ED!0b00_FI_7">FI, bits [7:6]
                  </h4><p><del>Indicates whether the node implements a fault handling interrupt, and, if so, whether the node implements controls for enabling and disabling the interrupt.</del></p><p>Fault handling interrupt.<ins> Indicates whether the fault handling interrupt and associated controls are implemented.</ins></p><table class="valuetable"><tr><th>FI</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Does not support <ins>the fault handling interrupt.</ins><del>feature.</del> <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.FI is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b01</td><td><p><ins>Fault handling interrupt is supported and</ins><del>Feature</del> always enabled. <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.FI is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b10</td><td><p><ins>Fault</ins><del>Feature</del> <ins>handling interrupt </ins>is<ins> supported and</ins> controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.FI.</p></td></tr><tr><td class="bitfield">0b11</td><td><p><ins>Fault</ins><del>Feature</del> <ins>handling interrupt </ins>is<ins> supported and</ins> controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.WFI for writes and <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.RFI for reads.</p></td></tr></table><h4 id="WhenERR&lt;n>FR.ED!0b00_UI_5">UI, bits [5:4]
                  </h4><p><del>Indicates whether the node implements an error recovery interrupt, and, if so, whether the node implements controls for enabling and disabling the interrupt.</del></p><p>Error recovery interrupt for uncorrected errors.<ins> Indicates whether the error handling interrupt and associated controls are implemented.</ins></p><table class="valuetable"><tr><th>UI</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Does not support <ins>the error handling interrupt.</ins><del>feature.</del> <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.UI is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b01</td><td><p><ins>Error handling interrupt is supported and</ins><del>Feature</del> always enabled. <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.UI is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b10</td><td><p><ins>Error</ins><del>Feature</del> <ins>handling interrupt </ins>is<ins> supported and</ins> controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.UI.</p></td></tr><tr><td class="bitfield">0b11</td><td><p><ins>Error</ins><del>Feature</del> <ins>handling interrupt </ins>is<ins> supported and</ins> controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.WUI for writes and <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.RUI for reads.</p></td></tr></table><h4 id="WhenERR&lt;n>FR.ED!0b00_IMPLEMENTATIONDEFINED_3">IMPLEMENTATION DEFINED, bits [3:2]
                  </h4><p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p><p><del>This field reads as an </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> value.</del></p><h4 id="WhenERR&lt;n>FR.ED!0b00_ED_1">ED, bits [1:0]
                  </h4><p><del>Indicates whether &lt;n> is the first record owned by the node, and, if it is, whether the node implements controls for enabling and disabling error reporting and logging.</del></p><p>Error reporting and logging.<ins> Indicates whether error record &lt;n> is the first record owned the node, and, if so, whether it implements the controls for enabling and disabling error reporting and logging.</ins></p><table class="valuetable"><tr><th>ED</th><th>Meaning</th></tr><tr><td class="bitfield">0b01</td><td><p><ins>Error reporting and logging</ins><del>Feature</del> always enabled. <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.ED is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b10</td><td><p><ins>Error reporting and logging</ins><del>Feature</del> is controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.ED.</p></td></tr></table><p><ins>All other values are reserved.</ins></p><p><del>The value </del><span class="binarynumber"><del>0b11</del></span><del> is reserved.</del></p><div class="text_after_fields"></div><h3>When ERR&lt;n>FR.ED == 0b00:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenERR&lt;n>FR.ED0b00_0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="30"><a href="#WhenERR&lt;n>FR.ED0b00_0_63">RES0</a></td><td class="lr" colspan="2"><a href="#WhenERR&lt;n>FR.ED0b00_ED_1">ED</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="WhenERR&lt;n>FR.ED0b00_0_63">
                Bits [63:2]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenERR&lt;n>FR.ED0b00_ED_1">ED, bits [1:0]
                  </h4><p><del>Indicates whether &lt;n> is the first record owned by the node, and, if it is, whether the node implements controls for enabling and disabling error reporting and logging.</del></p><p>Error reporting and logging.<ins> Indicates error record &lt;n> is not the first record owned the node.</ins></p><table class="valuetable"><tr><th>ED</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Error record &lt;n> is not the first record owned by the node.</p></td></tr></table><p><ins>This field reads as </ins><span class="binarynumber"><ins>0b00</ins></span><ins>.</ins></p><div class="text_after_fields"></div><h2>Accessing the ERR&lt;n>FR</h2><h4>ERR&lt;n>FR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>RAS</td><td><span class="hexnumber">0x000</span> + 64n</td><td>ERR&lt;n>FR</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>