

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Wed Mar  8 20:37:39 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2450|     2450|  24.500 us|  24.500 us|  2451|  2451|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152                    |dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160  |dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |grp_dct_Pipeline_DCT_Inner_Loop_fu_166                             |dct_Pipeline_DCT_Inner_Loop                             |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
        |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176  |dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |grp_dct_Pipeline_DCT_Inner_Loop1_fu_182                            |dct_Pipeline_DCT_Inner_Loop1                            |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
        |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192                    |dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop_DCT_Outer_Loop  |     1088|     1088|        17|          -|          -|    64|        no|
        |- Col_DCT_Loop_DCT_Outer_Loop  |     1088|     1088|        17|          -|          -|    64|        no|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 12 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 15 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_2_loc = alloca i64 1"   --->   Operation 18 'alloca' 'tmp_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_loc = alloca i64 1"   --->   Operation 19 'alloca' 'tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%row_outbuf = alloca i64 1" [dct.cpp:35]   --->   Operation 20 'alloca' 'row_outbuf' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%col_outbuf = alloca i64 1" [dct.cpp:36]   --->   Operation 21 'alloca' 'col_outbuf' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%col_inbuf = alloca i64 1" [dct.cpp:36]   --->   Operation 22 'alloca' 'col_inbuf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%buf_2d_in = alloca i64 1" [dct.cpp:108]   --->   Operation 23 'alloca' 'buf_2d_in' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%buf_2d_out = alloca i64 1" [dct.cpp:109]   --->   Operation 24 'alloca' 'buf_2d_out' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_RD_Loop_Row_RD_Loop_Col, i16 %buf_2d_in, i16 %input_r"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln37 = store i7 0, i7 %indvar_flatten6" [dct.cpp:37]   --->   Operation 26 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln37 = store i4 0, i4 %i" [dct.cpp:37]   --->   Operation 27 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln37 = store i4 0, i4 %k" [dct.cpp:37]   --->   Operation 28 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln106 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [dct.cpp:106]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_RD_Loop_Row_RD_Loop_Col, i16 %buf_2d_in, i16 %input_r"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln37 = br void %DCT_Inner_Loop.i.i" [dct.cpp:37]   --->   Operation 35 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.34>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i7 %indvar_flatten6" [dct.cpp:42]   --->   Operation 36 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.48ns)   --->   "%icmp_ln42 = icmp_eq  i7 %indvar_flatten6_load, i7 64" [dct.cpp:42]   --->   Operation 37 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.87ns)   --->   "%add_ln42_1 = add i7 %indvar_flatten6_load, i7 1" [dct.cpp:42]   --->   Operation 38 'add' 'add_ln42_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %_Z6dct_1dPsS_.exit.i, void %for.inc18.i.preheader" [dct.cpp:42]   --->   Operation 39 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [dct.cpp:18]   --->   Operation 40 'load' 'k_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [dct.cpp:42]   --->   Operation 41 'load' 'i_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln42 = add i4 %i_load, i4 1" [dct.cpp:42]   --->   Operation 42 'add' 'add_ln42' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.30ns)   --->   "%icmp_ln18 = icmp_eq  i4 %k_load, i4 8" [dct.cpp:18]   --->   Operation 43 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln42)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.02ns)   --->   "%select_ln42_1 = select i1 %icmp_ln18, i4 %add_ln42, i4 %i_load" [dct.cpp:42]   --->   Operation 44 'select' 'select_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i4 %select_ln42_1" [dct.cpp:24]   --->   Operation 45 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln18 = store i7 %add_ln42_1, i7 %indvar_flatten6" [dct.cpp:18]   --->   Operation 46 'store' 'store_ln18' <Predicate = (!icmp_ln42)> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln18 = store i4 %select_ln42_1, i4 %i" [dct.cpp:18]   --->   Operation 47 'store' 'store_ln18' <Predicate = (!icmp_ln42)> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%k_1 = alloca i32 1"   --->   Operation 48 'alloca' 'k_1' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 49 'alloca' 'i_1' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 50 'alloca' 'indvar_flatten20' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, i16 %row_outbuf, i16 %col_inbuf"   --->   Operation 51 'call' 'call_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln37 = store i7 0, i7 %indvar_flatten20" [dct.cpp:37]   --->   Operation 52 'store' 'store_ln37' <Predicate = (icmp_ln42)> <Delay = 1.58>
ST_3 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln37 = store i4 0, i4 %i_1" [dct.cpp:37]   --->   Operation 53 'store' 'store_ln37' <Predicate = (icmp_ln42)> <Delay = 1.58>
ST_3 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln37 = store i4 0, i4 %k_1" [dct.cpp:37]   --->   Operation 54 'store' 'store_ln37' <Predicate = (icmp_ln42)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.10>
ST_4 : Operation 55 [1/1] (1.02ns)   --->   "%select_ln42 = select i1 %icmp_ln18, i4 0, i4 %k_load" [dct.cpp:42]   --->   Operation 55 'select' 'select_ln42' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i4 %select_ln42" [dct.cpp:42]   --->   Operation 56 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln24, i3 0" [dct.cpp:24]   --->   Operation 57 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %select_ln42" [dct.cpp:21]   --->   Operation 58 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln42, i3 0" [dct.cpp:21]   --->   Operation 59 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.82ns)   --->   "%add_ln24_2 = add i6 %tmp_5, i6 %zext_ln21" [dct.cpp:24]   --->   Operation 60 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [2/2] (5.07ns)   --->   "%call_ln21 = call void @dct_Pipeline_DCT_Inner_Loop, i6 %tmp_6, i6 %tmp_5, i16 %buf_2d_in, i29 %tmp_loc, i15 %dct_coeff_table" [dct.cpp:21]   --->   Operation 61 'call' 'call_ln21' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln18 = add i4 %select_ln42, i4 1" [dct.cpp:18]   --->   Operation 62 'add' 'add_ln18' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln18 = store i4 %add_ln18, i4 %k" [dct.cpp:18]   --->   Operation 63 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln21 = call void @dct_Pipeline_DCT_Inner_Loop, i6 %tmp_6, i6 %tmp_5, i16 %buf_2d_in, i29 %tmp_loc, i15 %dct_coeff_table" [dct.cpp:21]   --->   Operation 64 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.71>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_DCT_Loop_DCT_Outer_Loop_str"   --->   Operation 65 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 66 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %add_ln24_2" [dct.cpp:24]   --->   Operation 67 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%row_outbuf_addr = getelementptr i16 %row_outbuf, i64 0, i64 %zext_ln24" [dct.cpp:24]   --->   Operation 68 'getelementptr' 'row_outbuf_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [dct.cpp:9]   --->   Operation 69 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_loc_load = load i29 %tmp_loc"   --->   Operation 70 'load' 'tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (2.46ns)   --->   "%add_ln24 = add i29 %tmp_loc_load, i29 4096" [dct.cpp:24]   --->   Operation 71 'add' 'add_ln24' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln24, i32 13, i32 28" [dct.cpp:24]   --->   Operation 72 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (3.25ns)   --->   "%store_ln24 = store i16 %trunc_ln2, i6 %row_outbuf_addr" [dct.cpp:24]   --->   Operation 73 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln18 = br void %DCT_Inner_Loop.i.i" [dct.cpp:18]   --->   Operation 74 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, i16 %row_outbuf, i16 %col_inbuf"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln37 = br void %DCT_Inner_Loop.i17.i" [dct.cpp:37]   --->   Operation 76 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 4.34>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i7 %indvar_flatten20" [dct.cpp:57]   --->   Operation 77 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.48ns)   --->   "%icmp_ln57 = icmp_eq  i7 %indvar_flatten20_load, i7 64" [dct.cpp:57]   --->   Operation 78 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (1.87ns)   --->   "%add_ln57_1 = add i7 %indvar_flatten20_load, i7 1" [dct.cpp:57]   --->   Operation 79 'add' 'add_ln57_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %_Z6dct_1dPsS_.exit37.i, void %for.inc50.i.preheader" [dct.cpp:57]   --->   Operation 80 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%k_1_load = load i4 %k_1" [dct.cpp:18]   --->   Operation 81 'load' 'k_1_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%i_1_load = load i4 %i_1" [dct.cpp:57]   --->   Operation 82 'load' 'i_1_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (1.73ns)   --->   "%add_ln57 = add i4 %i_1_load, i4 1" [dct.cpp:57]   --->   Operation 83 'add' 'add_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (1.30ns)   --->   "%icmp_ln18_1 = icmp_eq  i4 %k_1_load, i4 8" [dct.cpp:18]   --->   Operation 84 'icmp' 'icmp_ln18_1' <Predicate = (!icmp_ln57)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (1.02ns)   --->   "%select_ln57_1 = select i1 %icmp_ln18_1, i4 %add_ln57, i4 %i_1_load" [dct.cpp:57]   --->   Operation 85 'select' 'select_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln24_2 = trunc i4 %select_ln57_1" [dct.cpp:24]   --->   Operation 86 'trunc' 'trunc_ln24_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln18 = store i7 %add_ln57_1, i7 %indvar_flatten20" [dct.cpp:18]   --->   Operation 87 'store' 'store_ln18' <Predicate = (!icmp_ln57)> <Delay = 1.58>
ST_8 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln18 = store i4 %select_ln57_1, i4 %i_1" [dct.cpp:18]   --->   Operation 88 'store' 'store_ln18' <Predicate = (!icmp_ln57)> <Delay = 1.58>
ST_8 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, i16 %col_outbuf, i16 %buf_2d_out"   --->   Operation 89 'call' 'call_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 6.10>
ST_9 : Operation 90 [1/1] (1.02ns)   --->   "%select_ln57 = select i1 %icmp_ln18_1, i4 0, i4 %k_1_load" [dct.cpp:57]   --->   Operation 90 'select' 'select_ln57' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i4 %select_ln57" [dct.cpp:57]   --->   Operation 91 'trunc' 'trunc_ln57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln24_2, i3 0" [dct.cpp:24]   --->   Operation 92 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i4 %select_ln57" [dct.cpp:21]   --->   Operation 93 'zext' 'zext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln57, i3 0" [dct.cpp:21]   --->   Operation 94 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (1.82ns)   --->   "%add_ln24_3 = add i6 %tmp_s, i6 %zext_ln21_5" [dct.cpp:24]   --->   Operation 95 'add' 'add_ln24_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [2/2] (5.07ns)   --->   "%call_ln21 = call void @dct_Pipeline_DCT_Inner_Loop1, i6 %tmp_2, i6 %tmp_s, i16 %col_inbuf, i29 %tmp_2_loc, i15 %dct_coeff_table" [dct.cpp:21]   --->   Operation 96 'call' 'call_ln21' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 97 [1/1] (1.73ns)   --->   "%add_ln18_1 = add i4 %select_ln57, i4 1" [dct.cpp:18]   --->   Operation 97 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln18 = store i4 %add_ln18_1, i4 %k_1" [dct.cpp:18]   --->   Operation 98 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln21 = call void @dct_Pipeline_DCT_Inner_Loop1, i6 %tmp_2, i6 %tmp_s, i16 %col_inbuf, i29 %tmp_2_loc, i15 %dct_coeff_table" [dct.cpp:21]   --->   Operation 99 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 5.71>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Col_DCT_Loop_DCT_Outer_Loop_str"   --->   Operation 100 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 101 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i6 %add_ln24_3" [dct.cpp:24]   --->   Operation 102 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%col_outbuf_addr = getelementptr i16 %col_outbuf, i64 0, i64 %zext_ln24_1" [dct.cpp:24]   --->   Operation 103 'getelementptr' 'col_outbuf_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [dct.cpp:9]   --->   Operation 104 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_2_loc_load = load i29 %tmp_2_loc"   --->   Operation 105 'load' 'tmp_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (2.46ns)   --->   "%add_ln24_1 = add i29 %tmp_2_loc_load, i29 4096" [dct.cpp:24]   --->   Operation 106 'add' 'add_ln24_1' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln24_1, i32 13, i32 28" [dct.cpp:24]   --->   Operation 107 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln24 = store i16 %trunc_ln24_1, i6 %col_outbuf_addr" [dct.cpp:24]   --->   Operation 108 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln18 = br void %DCT_Inner_Loop.i17.i" [dct.cpp:18]   --->   Operation 109 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, i16 %col_outbuf, i16 %buf_2d_out"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 0.00>
ST_13 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_WR_Loop_Row_WR_Loop_Col, i16 %buf_2d_out, i16 %output_r"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 7> <Delay = 0.00>
ST_14 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_WR_Loop_Row_WR_Loop_Col, i16 %buf_2d_out, i16 %output_r"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [dct.cpp:118]   --->   Operation 113 'ret' 'ret_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 011111100000000]
i                     (alloca           ) [ 011111100000000]
indvar_flatten6       (alloca           ) [ 011111100000000]
tmp_2_loc             (alloca           ) [ 001111111111000]
tmp_loc               (alloca           ) [ 001111100000000]
row_outbuf            (alloca           ) [ 001111110000000]
col_outbuf            (alloca           ) [ 001111111111100]
col_inbuf             (alloca           ) [ 001111111111000]
buf_2d_in             (alloca           ) [ 001111100000000]
buf_2d_out            (alloca           ) [ 001111111111111]
store_ln37            (store            ) [ 000000000000000]
store_ln37            (store            ) [ 000000000000000]
store_ln37            (store            ) [ 000000000000000]
spectopmodule_ln106   (spectopmodule    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000]
call_ln0              (call             ) [ 000000000000000]
br_ln37               (br               ) [ 000000000000000]
indvar_flatten6_load  (load             ) [ 000000000000000]
icmp_ln42             (icmp             ) [ 000111100000000]
add_ln42_1            (add              ) [ 000000000000000]
br_ln42               (br               ) [ 000000000000000]
k_load                (load             ) [ 000010000000000]
i_load                (load             ) [ 000000000000000]
add_ln42              (add              ) [ 000000000000000]
icmp_ln18             (icmp             ) [ 000010000000000]
select_ln42_1         (select           ) [ 000000000000000]
trunc_ln24            (trunc            ) [ 000010000000000]
store_ln18            (store            ) [ 000000000000000]
store_ln18            (store            ) [ 000000000000000]
k_1                   (alloca           ) [ 000111111111000]
i_1                   (alloca           ) [ 000111111111000]
indvar_flatten20      (alloca           ) [ 000111111111000]
store_ln37            (store            ) [ 000000000000000]
store_ln37            (store            ) [ 000000000000000]
store_ln37            (store            ) [ 000000000000000]
select_ln42           (select           ) [ 000000000000000]
trunc_ln42            (trunc            ) [ 000000000000000]
tmp_5                 (bitconcatenate   ) [ 000001000000000]
zext_ln21             (zext             ) [ 000000000000000]
tmp_6                 (bitconcatenate   ) [ 000001000000000]
add_ln24_2            (add              ) [ 000001100000000]
add_ln18              (add              ) [ 000000000000000]
store_ln18            (store            ) [ 000000000000000]
call_ln21             (call             ) [ 000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000]
empty                 (speclooptripcount) [ 000000000000000]
zext_ln24             (zext             ) [ 000000000000000]
row_outbuf_addr       (getelementptr    ) [ 000000000000000]
specloopname_ln9      (specloopname     ) [ 000000000000000]
tmp_loc_load          (load             ) [ 000000000000000]
add_ln24              (add              ) [ 000000000000000]
trunc_ln2             (partselect       ) [ 000000000000000]
store_ln24            (store            ) [ 000000000000000]
br_ln18               (br               ) [ 000000000000000]
call_ln0              (call             ) [ 000000000000000]
br_ln37               (br               ) [ 000000000000000]
indvar_flatten20_load (load             ) [ 000000000000000]
icmp_ln57             (icmp             ) [ 000000001111000]
add_ln57_1            (add              ) [ 000000000000000]
br_ln57               (br               ) [ 000000000000000]
k_1_load              (load             ) [ 000000000100000]
i_1_load              (load             ) [ 000000000000000]
add_ln57              (add              ) [ 000000000000000]
icmp_ln18_1           (icmp             ) [ 000000000100000]
select_ln57_1         (select           ) [ 000000000000000]
trunc_ln24_2          (trunc            ) [ 000000000100000]
store_ln18            (store            ) [ 000000000000000]
store_ln18            (store            ) [ 000000000000000]
select_ln57           (select           ) [ 000000000000000]
trunc_ln57            (trunc            ) [ 000000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000010000]
zext_ln21_5           (zext             ) [ 000000000000000]
tmp_2                 (bitconcatenate   ) [ 000000000010000]
add_ln24_3            (add              ) [ 000000000011000]
add_ln18_1            (add              ) [ 000000000000000]
store_ln18            (store            ) [ 000000000000000]
call_ln21             (call             ) [ 000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000]
empty_13              (speclooptripcount) [ 000000000000000]
zext_ln24_1           (zext             ) [ 000000000000000]
col_outbuf_addr       (getelementptr    ) [ 000000000000000]
specloopname_ln9      (specloopname     ) [ 000000000000000]
tmp_2_loc_load        (load             ) [ 000000000000000]
add_ln24_1            (add              ) [ 000000000000000]
trunc_ln24_1          (partselect       ) [ 000000000000000]
store_ln24            (store            ) [ 000000000000000]
br_ln18               (br               ) [ 000000000000000]
call_ln0              (call             ) [ 000000000000000]
call_ln0              (call             ) [ 000000000000000]
ret_ln118             (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Pipeline_RD_Loop_Row_RD_Loop_Col"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Pipeline_DCT_Inner_Loop"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_DCT_Loop_DCT_Outer_Loop_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Pipeline_DCT_Inner_Loop1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_DCT_Loop_DCT_Outer_Loop_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Pipeline_WR_Loop_Row_WR_Loop_Col"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="k_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten6_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_2_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="29" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="row_outbuf_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="col_outbuf_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="col_inbuf_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buf_2d_in_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buf_2d_out_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="k_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_1/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvar_flatten20_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="row_outbuf_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln24_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/6 "/>
</bind>
</comp>

<comp id="140" class="1004" name="col_outbuf_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/11 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln24_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/11 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="16" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_dct_Pipeline_DCT_Inner_Loop_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="0" index="2" bw="6" slack="0"/>
<pin id="170" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="171" dir="0" index="4" bw="29" slack="3"/>
<pin id="172" dir="0" index="5" bw="15" slack="0"/>
<pin id="173" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_dct_Pipeline_DCT_Inner_Loop1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="6" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="187" dir="0" index="4" bw="29" slack="5"/>
<pin id="188" dir="0" index="5" bw="15" slack="0"/>
<pin id="189" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/9 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="16" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln37_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="7" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln37_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln37_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="indvar_flatten6_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="2"/>
<pin id="216" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln42_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="7" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln42_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="k_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="2"/>
<pin id="231" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="2"/>
<pin id="234" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln42_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln18_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln42_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_1/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln24_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln18_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="7" slack="2"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln18_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="2"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln37_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="7" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln37_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln37_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln42_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln42_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_5_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="3" slack="1"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln21_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_6_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln24_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln18_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln18_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="3"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln24_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="2"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_loc_load_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="29" slack="5"/>
<pin id="338" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_loc_load/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln24_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="29" slack="0"/>
<pin id="341" dir="0" index="1" bw="14" slack="0"/>
<pin id="342" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="29" slack="0"/>
<pin id="348" dir="0" index="2" bw="5" slack="0"/>
<pin id="349" dir="0" index="3" bw="6" slack="0"/>
<pin id="350" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="indvar_flatten20_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="2"/>
<pin id="358" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln57_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="0" index="1" bw="7" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln57_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="k_1_load_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="2"/>
<pin id="373" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1_load/8 "/>
</bind>
</comp>

<comp id="374" class="1004" name="i_1_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="2"/>
<pin id="376" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln57_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln18_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/8 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln57_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="4" slack="0"/>
<pin id="392" dir="0" index="2" bw="4" slack="0"/>
<pin id="393" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_1/8 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln24_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_2/8 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln18_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="0" index="1" bw="7" slack="2"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln18_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="4" slack="2"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln57_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/9 "/>
</bind>
</comp>

<comp id="417" class="1004" name="trunc_ln57_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/9 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_s_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="0"/>
<pin id="423" dir="0" index="1" bw="3" slack="1"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln21_5_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_5/9 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="0" index="1" bw="3" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln24_3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_3/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln18_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/9 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln18_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="4" slack="3"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln24_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="2"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/11 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_2_loc_load_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="29" slack="7"/>
<pin id="465" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_2_loc_load/11 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln24_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="29" slack="0"/>
<pin id="468" dir="0" index="1" bw="14" slack="0"/>
<pin id="469" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/11 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln24_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="0" index="1" bw="29" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="0" index="3" bw="6" slack="0"/>
<pin id="477" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_1/11 "/>
</bind>
</comp>

<comp id="483" class="1005" name="k_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="490" class="1005" name="i_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="497" class="1005" name="indvar_flatten6_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="7" slack="0"/>
<pin id="499" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_2_loc_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="29" slack="5"/>
<pin id="506" dir="1" index="1" bw="29" slack="5"/>
</pin_list>
<bind>
<opset="tmp_2_loc "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_loc_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="29" slack="3"/>
<pin id="512" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="tmp_loc "/>
</bind>
</comp>

<comp id="522" class="1005" name="icmp_ln18_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="527" class="1005" name="trunc_ln24_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="1"/>
<pin id="529" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="532" class="1005" name="k_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="539" class="1005" name="i_1_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="indvar_flatten20_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="7" slack="0"/>
<pin id="548" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_5_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="1"/>
<pin id="555" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="558" class="1005" name="tmp_6_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="6" slack="1"/>
<pin id="560" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="563" class="1005" name="add_ln24_2_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="6" slack="2"/>
<pin id="565" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln24_2 "/>
</bind>
</comp>

<comp id="574" class="1005" name="icmp_ln18_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="579" class="1005" name="trunc_ln24_2_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="3" slack="1"/>
<pin id="581" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_2 "/>
</bind>
</comp>

<comp id="584" class="1005" name="tmp_s_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="1"/>
<pin id="586" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_2_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="1"/>
<pin id="591" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="594" class="1005" name="add_ln24_3_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="2"/>
<pin id="596" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln24_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="56" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="56" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="108" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="166" pin=5"/></net>

<net id="181"><net_src comp="68" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="190"><net_src comp="70" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="182" pin=5"/></net>

<net id="197"><net_src comp="74" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="2" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="221"><net_src comp="214" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="214" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="34" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="229" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="235" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="232" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="223" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="247" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="14" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="14" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="284" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="301"><net_src comp="294" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="305"><net_src comp="284" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="42" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="290" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="314"><net_src comp="306" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="319"><net_src comp="294" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="302" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="284" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="332" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="60" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="62" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="64" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="66" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="355"><net_src comp="345" pin="4"/><net_sink comp="134" pin=1"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="32" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="356" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="34" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="381"><net_src comp="374" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="36" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="371" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="38" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="377" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="374" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="365" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="389" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="14" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="411" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="42" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="44" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="428"><net_src comp="421" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="432"><net_src comp="411" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="42" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="417" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="44" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="441"><net_src comp="433" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="446"><net_src comp="421" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="429" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="411" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="36" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="459" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="470"><net_src comp="463" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="60" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="62" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="64" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="66" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="482"><net_src comp="472" pin="4"/><net_sink comp="146" pin=1"/></net>

<net id="486"><net_src comp="76" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="489"><net_src comp="483" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="493"><net_src comp="80" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="500"><net_src comp="84" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="507"><net_src comp="88" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="182" pin=4"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="513"><net_src comp="92" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="166" pin=4"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="525"><net_src comp="241" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="530"><net_src comp="255" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="535"><net_src comp="116" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="542"><net_src comp="120" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="549"><net_src comp="124" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="556"><net_src comp="294" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="561"><net_src comp="306" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="566"><net_src comp="315" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="577"><net_src comp="383" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="582"><net_src comp="397" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="587"><net_src comp="421" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="592"><net_src comp="433" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="597"><net_src comp="442" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="459" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {13 14 }
 - Input state : 
	Port: dct : input_r | {1 2 }
	Port: dct : dct_coeff_table | {4 5 9 10 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln37 : 1
		store_ln37 : 1
		store_ln37 : 1
	State 2
	State 3
		icmp_ln42 : 1
		add_ln42_1 : 1
		br_ln42 : 2
		add_ln42 : 1
		icmp_ln18 : 1
		select_ln42_1 : 2
		trunc_ln24 : 3
		store_ln18 : 2
		store_ln18 : 3
		store_ln37 : 1
		store_ln37 : 1
		store_ln37 : 1
	State 4
		trunc_ln42 : 1
		zext_ln21 : 1
		tmp_6 : 2
		add_ln24_2 : 2
		call_ln21 : 3
		add_ln18 : 1
		store_ln18 : 2
	State 5
	State 6
		row_outbuf_addr : 1
		add_ln24 : 1
		trunc_ln2 : 2
		store_ln24 : 3
	State 7
	State 8
		icmp_ln57 : 1
		add_ln57_1 : 1
		br_ln57 : 2
		add_ln57 : 1
		icmp_ln18_1 : 1
		select_ln57_1 : 2
		trunc_ln24_2 : 3
		store_ln18 : 2
		store_ln18 : 3
	State 9
		trunc_ln57 : 1
		zext_ln21_5 : 1
		tmp_2 : 2
		add_ln24_3 : 2
		call_ln21 : 3
		add_ln18_1 : 1
		store_ln18 : 2
	State 10
	State 11
		col_outbuf_addr : 1
		add_ln24_1 : 1
		trunc_ln24_1 : 2
		store_ln24 : 3
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |          grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152          |    0    |  1.588  |    27   |    90   |
|          | grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_160 |    0    |  1.588  |    42   |   104   |
|   call   |               grp_dct_Pipeline_DCT_Inner_Loop_fu_166              |    1    |  6.4713 |   143   |    91   |
|          | grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_176 |    0    |  1.588  |    42   |   104   |
|          |              grp_dct_Pipeline_DCT_Inner_Loop1_fu_182              |    1    |  6.4713 |   143   |    91   |
|          |          grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192          |    0    |  1.588  |    32   |    90   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         add_ln42_1_fu_223                         |    0    |    0    |    0    |    14   |
|          |                          add_ln42_fu_235                          |    0    |    0    |    0    |    13   |
|          |                         add_ln24_2_fu_315                         |    0    |    0    |    0    |    14   |
|          |                          add_ln18_fu_321                          |    0    |    0    |    0    |    13   |
|    add   |                          add_ln24_fu_339                          |    0    |    0    |    0    |    36   |
|          |                         add_ln57_1_fu_365                         |    0    |    0    |    0    |    14   |
|          |                          add_ln57_fu_377                          |    0    |    0    |    0    |    13   |
|          |                         add_ln24_3_fu_442                         |    0    |    0    |    0    |    14   |
|          |                         add_ln18_1_fu_448                         |    0    |    0    |    0    |    13   |
|          |                         add_ln24_1_fu_466                         |    0    |    0    |    0    |    36   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          icmp_ln42_fu_217                         |    0    |    0    |    0    |    10   |
|   icmp   |                          icmp_ln18_fu_241                         |    0    |    0    |    0    |    9    |
|          |                          icmp_ln57_fu_359                         |    0    |    0    |    0    |    10   |
|          |                         icmp_ln18_1_fu_383                        |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        select_ln42_1_fu_247                       |    0    |    0    |    0    |    4    |
|  select  |                         select_ln42_fu_284                        |    0    |    0    |    0    |    4    |
|          |                        select_ln57_1_fu_389                       |    0    |    0    |    0    |    4    |
|          |                         select_ln57_fu_411                        |    0    |    0    |    0    |    4    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         trunc_ln24_fu_255                         |    0    |    0    |    0    |    0    |
|   trunc  |                         trunc_ln42_fu_290                         |    0    |    0    |    0    |    0    |
|          |                        trunc_ln24_2_fu_397                        |    0    |    0    |    0    |    0    |
|          |                         trunc_ln57_fu_417                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            tmp_5_fu_294                           |    0    |    0    |    0    |    0    |
|bitconcatenate|                            tmp_6_fu_306                           |    0    |    0    |    0    |    0    |
|          |                            tmp_s_fu_421                           |    0    |    0    |    0    |    0    |
|          |                            tmp_2_fu_433                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          zext_ln21_fu_302                         |    0    |    0    |    0    |    0    |
|   zext   |                          zext_ln24_fu_332                         |    0    |    0    |    0    |    0    |
|          |                         zext_ln21_5_fu_429                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln24_1_fu_459                        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                          trunc_ln2_fu_345                         |    0    |    0    |    0    |    0    |
|          |                        trunc_ln24_1_fu_472                        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                   |    2    | 19.2946 |   429   |   804   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|   buf_2d_in   |    1   |    0   |    0   |    0   |
|   buf_2d_out  |    1   |    0   |    0   |    0   |
|   col_inbuf   |    1   |    0   |    0   |    0   |
|   col_outbuf  |    1   |    0   |    0   |    0   |
|dct_coeff_table|    0   |   15   |   15   |    -   |
|   row_outbuf  |    1   |    0   |    0   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    5   |   15   |   15   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln24_2_reg_563   |    6   |
|   add_ln24_3_reg_594   |    6   |
|       i_1_reg_539      |    4   |
|        i_reg_490       |    4   |
|   icmp_ln18_1_reg_574  |    1   |
|    icmp_ln18_reg_522   |    1   |
|indvar_flatten20_reg_546|    7   |
| indvar_flatten6_reg_497|    7   |
|       k_1_reg_532      |    4   |
|        k_reg_483       |    4   |
|    tmp_2_loc_reg_504   |   29   |
|      tmp_2_reg_589     |    6   |
|      tmp_5_reg_553     |    6   |
|      tmp_6_reg_558     |    6   |
|     tmp_loc_reg_510    |   29   |
|      tmp_s_reg_584     |    6   |
|  trunc_ln24_2_reg_579  |    3   |
|   trunc_ln24_reg_527   |    3   |
+------------------------+--------+
|          Total         |   132  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
|  grp_dct_Pipeline_DCT_Inner_Loop_fu_166 |  p1  |   2  |   6  |   12   ||    9    |
|  grp_dct_Pipeline_DCT_Inner_Loop_fu_166 |  p2  |   2  |   6  |   12   ||    9    |
| grp_dct_Pipeline_DCT_Inner_Loop1_fu_182 |  p1  |   2  |   6  |   12   ||    9    |
| grp_dct_Pipeline_DCT_Inner_Loop1_fu_182 |  p2  |   2  |   6  |   12   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   48   ||  6.352  ||    36   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |   19   |   429  |   804  |    -   |
|   Memory  |    5   |    -   |    -   |   15   |   15   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   132  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   25   |   576  |   855  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
