<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="logical_ram_depth" TYPE="Integer" DEFAULT_VALUE="0" />
		<PARAMETER NAME="logical_ram_width" TYPE="Integer" DEFAULT_VALUE="0" />
		<PARAMETER NAME="address_width" TYPE="Integer" VALUE="0..6" DEFAULT_VALUE="0" />
		<PARAMETER NAME="byte_enable_mask_width" TYPE="Integer" DEFAULT_VALUE="0" />
		<PARAMETER NAME="first_bit_number" TYPE="Integer" DEFAULT_VALUE="0" />
		<PARAMETER NAME="data_width" TYPE="Integer" DEFAULT_VALUE="0" />
		<PARAMETER NAME="first_address" TYPE="Integer" DEFAULT_VALUE="0" />
		<PARAMETER NAME="last_address" TYPE="Integer" DEFAULT_VALUE="0" />
		<PARAMETER NAME="mixed_port_feed_through_mode" TYPE="String" VALUE="Dont Care|Old Data|New Data" DEFAULT_VALUE="Dont Care" />
		<PARAMETER NAME="init_file" TYPE="String" DEFAULT_VALUE="none" />
		<PARAMETER NAME="byte_size" TYPE="Integer" VALUE="0..10" DEFAULT_VALUE="1" />
		<PARAMETER NAME="port_b_address_clock" TYPE="String" VALUE="none|clock0|clock1" DEFAULT_VALUE="none" />
		<PARAMETER NAME="port_b_address_clear" TYPE="String" VALUE="none|clear0" DEFAULT_VALUE="none" />
		<PARAMETER NAME="port_b_data_out_clock" TYPE="String" VALUE="none|clock1" DEFAULT_VALUE="none" />
		<PARAMETER NAME="port_b_data_out_clear" TYPE="String" VALUE="none|clear1" DEFAULT_VALUE="none" />
		<PARAMETER NAME="logical_ram_name" TYPE="String" DEFAULT_VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="hardcopyiv_hram" />
		<PARAMETER NAME="mem_init0" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="lpm_hint" TYPE="STRING" VALUE="true" DEFAULT_VALUE_INDEX="0" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="clk0" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clk1" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="ena0" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="ena1" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="ena2" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="ena3" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="clr0" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clr1" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="portadatain" TYPE="INPUT" WIDTH="20" DEFAULT_VALUE="0" />
		<PORT NAME="portaaddr" TYPE="INPUT" WIDTH="6" DEFAULT_VALUE="0" />
		<PORT NAME="portabyteenamasks" TYPE="INPUT" WIDTH="2" DEFAULT_VALUE="0" SIM_DEFAULT_VALUE="1" />
		<PORT NAME="portbaddr" TYPE="INPUT" WIDTH="6" DEFAULT_VALUE="0" />
		<PORT NAME="portbdataout" TYPE="OUTPUT" WIDTH="20" DEFAULT_VALUE="0" />
		<PORT NAME="observablevirtualregout" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="observableenaregout" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="observableportadatainregout" TYPE="OUTPUT" WIDTH="20" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="observableportaaddressregout" TYPE="OUTPUT" WIDTH="6" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="observableportabytenaregout" TYPE="OUTPUT" WIDTH="2" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="observableportbaddressregout" TYPE="OUTPUT" WIDTH="6" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="observableportbmemoryregout" TYPE="OUTPUT" WIDTH="20" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="0" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="0" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
