Time: 22.5 ns Input File Line: 10
* Error: op_alu = '000000' instead of '110000'.
 Verify the op_alu generation.

Time: 22.5 ns Input File Line: 10
* Error: rf_wren = '0' instead of '1'.
 During R_OP, rf_wren has to be 1.

Time: 22.5 ns Input File Line: 10
* Error: sel_rC = '0' instead of '1'.
 During R_OP, sel_rC has to be 1.

Time: 22.5 ns Input File Line: 10
* Error: sel_b = '0' instead of '1'.
 During R_OP, sel_b has to be 1.

Time: 32.5 ns Input File Line: 12
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 52.5 ns Input File Line: 14
* Error: op_alu = '000000' instead of '100000'.
 Verify the op_alu generation.

Time: 52.5 ns Input File Line: 14
* Error: rf_wren = '0' instead of '1'.
 During R_OP, rf_wren has to be 1.

Time: 52.5 ns Input File Line: 14
* Error: sel_rC = '0' instead of '1'.
 During R_OP, sel_rC has to be 1.

Time: 52.5 ns Input File Line: 14
* Error: sel_b = '0' instead of '1'.
 During R_OP, sel_b has to be 1.

Time: 62.5 ns Input File Line: 16
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 82.5 ns Input File Line: 18
* Error: op_alu = '000000' instead of '011001'.
 Verify the op_alu generation.

Time: 82.5 ns Input File Line: 18
* Error: rf_wren = '0' instead of '1'.
 During R_OP, rf_wren has to be 1.

Time: 82.5 ns Input File Line: 18
* Error: sel_rC = '0' instead of '1'.
 During R_OP, sel_rC has to be 1.

Time: 82.5 ns Input File Line: 18
* Error: sel_b = '0' instead of '1'.
 During R_OP, sel_b has to be 1.

Time: 92.5 ns Input File Line: 20
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 112.5 ns Input File Line: 22
* Error: op_alu = '000000' instead of '110001'.
 Verify the op_alu generation.

Time: 112.5 ns Input File Line: 22
* Error: rf_wren = '0' instead of '1'.
 During R_OP, rf_wren has to be 1.

Time: 112.5 ns Input File Line: 22
* Error: sel_rC = '0' instead of '1'.
 During R_OP, sel_rC has to be 1.

Time: 112.5 ns Input File Line: 22
* Error: sel_b = '0' instead of '1'.
 During R_OP, sel_b has to be 1.

Time: 122.5 ns Input File Line: 24
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 162.5 ns Input File Line: 30
* Error: op_alu = '000000' instead of '011010'.
 Verify the op_alu generation.

Time: 162.5 ns Input File Line: 30
* Error: rf_wren = '0' instead of '1'.
 During R_OP, rf_wren has to be 1.

Time: 162.5 ns Input File Line: 30
* Error: sel_rC = '0' instead of '1'.
 During R_OP, sel_rC has to be 1.

Time: 162.5 ns Input File Line: 30
* Error: sel_b = '0' instead of '1'.
 During R_OP, sel_b has to be 1.

Time: 172.5 ns Input File Line: 32
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 192.5 ns Input File Line: 34
* Error: op_alu = '000000' instead of '110010'.
 Verify the op_alu generation.

Time: 192.5 ns Input File Line: 34
* Error: sel_b = '0' instead of '1'.
 During R_OP, sel_b has to be 1.

Time: 212.5 ns Input File Line: 38
* Error: op_alu = '000000' instead of '100010'.
 Verify the op_alu generation.

Time: 212.5 ns Input File Line: 38
* Error: rf_wren = '0' instead of '1'.
 During R_OP, rf_wren has to be 1.

Time: 212.5 ns Input File Line: 38
* Error: sel_rC = '0' instead of '1'.
 During R_OP, sel_rC has to be 1.

Time: 212.5 ns Input File Line: 38
* Error: sel_b = '0' instead of '1'.
 During R_OP, sel_b has to be 1.

Time: 222.5 ns Input File Line: 40
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 242.5 ns Input File Line: 42
* Error: op_alu = '000000' instead of '011011'.
 Verify the op_alu generation.

Time: 242.5 ns Input File Line: 42
* Error: rf_wren = '0' instead of '1'.
 During R_OP, rf_wren has to be 1.

Time: 242.5 ns Input File Line: 42
* Error: sel_rC = '0' instead of '1'.
 During R_OP, sel_rC has to be 1.

Time: 242.5 ns Input File Line: 42
* Error: sel_b = '0' instead of '1'.
 During R_OP, sel_b has to be 1.

Time: 252.5 ns Input File Line: 44
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 292.5 ns Input File Line: 50
* Error: op_alu = '000000' instead of '100011'.
 Verify the op_alu generation.

Time: 292.5 ns Input File Line: 50
* Error: rf_wren = '0' instead of '1'.
 During R_OP, rf_wren has to be 1.

Time: 292.5 ns Input File Line: 50
* Error: sel_rC = '0' instead of '1'.
 During R_OP, sel_rC has to be 1.

Time: 292.5 ns Input File Line: 50
* Error: sel_b = '0' instead of '1'.
 During R_OP, sel_b has to be 1.

Time: 302.5 ns Input File Line: 52
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 322.5 ns Input File Line: 54
* Error: op_alu = '000000' instead of '011100'.
 Verify the op_alu generation.

Time: 322.5 ns Input File Line: 54
* Error: rf_wren = '0' instead of '1'.
 During R_OP, rf_wren has to be 1.

Time: 322.5 ns Input File Line: 54
* Error: sel_rC = '0' instead of '1'.
 During R_OP, sel_rC has to be 1.

Time: 322.5 ns Input File Line: 54
* Error: sel_b = '0' instead of '1'.
 During R_OP, sel_b has to be 1.

Time: 332.5 ns Input File Line: 56
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 352.5 ns Input File Line: 58
* Error: op_alu = '000000' instead of '011101'.
 Verify the op_alu generation.

Time: 352.5 ns Input File Line: 58
* Error: rf_wren = '0' instead of '1'.
 During R_OP, rf_wren has to be 1.

Time: 352.5 ns Input File Line: 58
* Error: sel_rC = '0' instead of '1'.
 During R_OP, sel_rC has to be 1.

Time: 352.5 ns Input File Line: 58
* Error: sel_b = '0' instead of '1'.
 During R_OP, sel_b has to be 1.

Time: 362.5 ns Input File Line: 60
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 382.5 ns Input File Line: 62
* Error: op_alu = '000000' instead of '011110'.
 Verify the op_alu generation.

Time: 382.5 ns Input File Line: 62
* Error: rf_wren = '0' instead of '1'.
 During R_OP, rf_wren has to be 1.

Time: 382.5 ns Input File Line: 62
* Error: sel_rC = '0' instead of '1'.
 During R_OP, sel_rC has to be 1.

Time: 382.5 ns Input File Line: 62
* Error: sel_b = '0' instead of '1'.
 During R_OP, sel_b has to be 1.

Time: 392.5 ns Input File Line: 64
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 412.5 ns Input File Line: 66
* Error: rf_wren = '0' instead of '1'.
 During R_OP, rf_wren has to be 1.

Time: 412.5 ns Input File Line: 66
* Error: sel_rC = '0' instead of '1'.
 During R_OP, sel_rC has to be 1.

Time: 412.5 ns Input File Line: 66
* Error: sel_b = '0' instead of '1'.
 During R_OP, sel_b has to be 1.

Time: 422.5 ns Input File Line: 68
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 442.5 ns Input File Line: 70
* Error: op_alu = '000000' instead of '001000'.
 Verify the op_alu generation.

Time: 442.5 ns Input File Line: 70
* Error: rf_wren = '0' instead of '1'.
 During R_OP, rf_wren has to be 1.

Time: 442.5 ns Input File Line: 70
* Error: sel_rC = '0' instead of '1'.
 During R_OP, sel_rC has to be 1.

Time: 442.5 ns Input File Line: 70
* Error: sel_b = '0' instead of '1'.
 During R_OP, sel_b has to be 1.

Time: 452.5 ns Input File Line: 72
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 472.5 ns Input File Line: 74
* Error: op_alu = '000000' instead of '110111'.
 Verify the op_alu generation.

Time: 472.5 ns Input File Line: 74
* Error: rf_wren = '0' instead of '1'.
 During R_OP, rf_wren has to be 1.

Time: 472.5 ns Input File Line: 74
* Error: sel_rC = '0' instead of '1'.
 During R_OP, sel_rC has to be 1.

Time: 472.5 ns Input File Line: 74
* Error: sel_b = '0' instead of '1'.
 During R_OP, sel_b has to be 1.

Time: 482.5 ns Input File Line: 77
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 502.5 ns Input File Line: 79
* Error: op_alu = '000000' instead of '110000'.
 Verify the op_alu generation.

Time: 502.5 ns Input File Line: 79
* Error: rf_wren = '0' instead of '1'.
 During RI_OP, rf_wren has to be 1.

Time: 502.5 ns Input File Line: 79
* Error: sel_rC = '0' instead of '1'.
 During RI_OP, sel_rC has to be 1.

Time: 512.5 ns Input File Line: 81
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 532.5 ns Input File Line: 83
* Error: rf_wren = '0' instead of '1'.
 During RI_OP, rf_wren has to be 1.

Time: 532.5 ns Input File Line: 83
* Error: sel_rC = '0' instead of '1'.
 During RI_OP, sel_rC has to be 1.

Time: 542.5 ns Input File Line: 85
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 622.5 ns Input File Line: 100
* Error: imm_signed = '0' instead of '1'.
 During UI_OP, imm_signed has to be 1.

Time: 622.5 ns Input File Line: 100
* Error: rf_wren = '0' instead of '1'.
 During I_OP, rf_wren has to be 1.

Time: 637.5 ns Input File Line: 104
* Error: imm_signed = '0' instead of '1'.
 During UI_OP, imm_signed has to be 1.

Time: 637.5 ns Input File Line: 104
* Error: rf_wren = '0' instead of '1'.
 During I_OP, rf_wren has to be 1.

Time: 652.5 ns Input File Line: 108
* Error: op_alu = '000000' instead of '011011'.
 Verify the op_alu generation.

Time: 652.5 ns Input File Line: 108
* Error: imm_signed = '0' instead of '1'.
 During UI_OP, imm_signed has to be 1.

Time: 652.5 ns Input File Line: 108
* Error: rf_wren = '0' instead of '1'.
 During I_OP, rf_wren has to be 1.

Time: 667.5 ns Input File Line: 112
* Error: op_alu = '000000' instead of '011100'.
 Verify the op_alu generation.

Time: 667.5 ns Input File Line: 112
* Error: imm_signed = '0' instead of '1'.
 During UI_OP, imm_signed has to be 1.

Time: 667.5 ns Input File Line: 112
* Error: rf_wren = '0' instead of '1'.
 During I_OP, rf_wren has to be 1.

Time: 682.5 ns Input File Line: 117
* Error: rf_wren = '0' instead of '1'.
 During UI_OP, rf_wren has to be 1.

Time: 697.5 ns Input File Line: 121
* Error: rf_wren = '0' instead of '1'.
 During UI_OP, rf_wren has to be 1.

Time: 712.5 ns Input File Line: 125
* Error: rf_wren = '0' instead of '1'.
 During UI_OP, rf_wren has to be 1.

Time: 727.5 ns Input File Line: 129
* Error: op_alu = '000000' instead of '011101'.
 Verify the op_alu generation.

Time: 727.5 ns Input File Line: 129
* Error: rf_wren = '0' instead of '1'.
 During UI_OP, rf_wren has to be 1.

Time: 742.5 ns Input File Line: 133
* Error: op_alu = '000000' instead of '011110'.
 Verify the op_alu generation.

Time: 742.5 ns Input File Line: 133
* Error: rf_wren = '0' instead of '1'.
 During UI_OP, rf_wren has to be 1.

Time: 802.5 ns Input File Line: 149
* Error: branch_op = '0' instead of '1'.
 During BRANCH, branch_op has to be 1.

Time: 802.5 ns Input File Line: 149
* Error: branch_op = '0' instead of '1'.
 During BRANCH, branch_op has to be 1.

Time: 802.5 ns Input File Line: 149
* Error: sel_b = '0' instead of '1'.
 During BRANCH, sel_b has to be 1.

Time: 802.5 ns Input File Line: 149
* Error: pc_add_imm = '0' instead of '1'.
 During BRANCH, pc_add_imm has to be 1.

Time: 817.5 ns Input File Line: 152
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 832.5 ns Input File Line: 153
* Error: PC enable count = 2 instead of 1.
 Before the Execute states, the PC must be enabled only once.

Time: 837.5 ns Input File Line: 154
* Error: branch_op = '0' instead of '1'.
 During BRANCH, branch_op has to be 1.

Time: 837.5 ns Input File Line: 154
* Error: branch_op = '0' instead of '1'.
 During BRANCH, branch_op has to be 1.

Time: 837.5 ns Input File Line: 154
* Error: sel_b = '0' instead of '1'.
 During BRANCH, sel_b has to be 1.

Time: 837.5 ns Input File Line: 154
* Error: pc_add_imm = '0' instead of '1'.
 During BRANCH, pc_add_imm has to be 1.

Time: 852.5 ns Input File Line: 157
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 867.5 ns Input File Line: 158
* Error: PC enable count = 2 instead of 1.
 Before the Execute states, the PC must be enabled only once.

Time: 872.5 ns Input File Line: 159
* Error: branch_op = '0' instead of '1'.
 During BRANCH, branch_op has to be 1.

Time: 872.5 ns Input File Line: 159
* Error: branch_op = '0' instead of '1'.
 During BRANCH, branch_op has to be 1.

Time: 872.5 ns Input File Line: 159
* Error: sel_b = '0' instead of '1'.
 During BRANCH, sel_b has to be 1.

Time: 872.5 ns Input File Line: 159
* Error: pc_add_imm = '0' instead of '1'.
 During BRANCH, pc_add_imm has to be 1.

Time: 887.5 ns Input File Line: 162
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 902.5 ns Input File Line: 163
* Error: PC enable count = 2 instead of 1.
 Before the Execute states, the PC must be enabled only once.

Time: 907.5 ns Input File Line: 164
* Error: branch_op = '0' instead of '1'.
 During BRANCH, branch_op has to be 1.

Time: 907.5 ns Input File Line: 164
* Error: branch_op = '0' instead of '1'.
 During BRANCH, branch_op has to be 1.

Time: 907.5 ns Input File Line: 164
* Error: sel_b = '0' instead of '1'.
 During BRANCH, sel_b has to be 1.

Time: 907.5 ns Input File Line: 164
* Error: pc_add_imm = '0' instead of '1'.
 During BRANCH, pc_add_imm has to be 1.

Time: 922.5 ns Input File Line: 167
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 937.5 ns Input File Line: 168
* Error: PC enable count = 2 instead of 1.
 Before the Execute states, the PC must be enabled only once.

Time: 942.5 ns Input File Line: 169
* Error: branch_op = '0' instead of '1'.
 During BRANCH, branch_op has to be 1.

Time: 942.5 ns Input File Line: 169
* Error: branch_op = '0' instead of '1'.
 During BRANCH, branch_op has to be 1.

Time: 942.5 ns Input File Line: 169
* Error: sel_b = '0' instead of '1'.
 During BRANCH, sel_b has to be 1.

Time: 942.5 ns Input File Line: 169
* Error: pc_add_imm = '0' instead of '1'.
 During BRANCH, pc_add_imm has to be 1.

Time: 957.5 ns Input File Line: 172
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 972.5 ns Input File Line: 173
* Error: PC enable count = 2 instead of 1.
 Before the Execute states, the PC must be enabled only once.

Time: 977.5 ns Input File Line: 174
* Error: branch_op = '0' instead of '1'.
 During BRANCH, branch_op has to be 1.

Time: 977.5 ns Input File Line: 174
* Error: branch_op = '0' instead of '1'.
 During BRANCH, branch_op has to be 1.

Time: 977.5 ns Input File Line: 174
* Error: sel_b = '0' instead of '1'.
 During BRANCH, sel_b has to be 1.

Time: 977.5 ns Input File Line: 174
* Error: pc_add_imm = '0' instead of '1'.
 During BRANCH, pc_add_imm has to be 1.

Time: 992.5 ns Input File Line: 177
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 1007.5 ns Input File Line: 178
* Error: PC enable count = 2 instead of 1.
 Before the Execute states, the PC must be enabled only once.

Time: 1012.5 ns Input File Line: 179
* Error: branch_op = '0' instead of '1'.
 During BRANCH, branch_op has to be 1.

Time: 1012.5 ns Input File Line: 179
* Error: branch_op = '0' instead of '1'.
 During BRANCH, branch_op has to be 1.

Time: 1012.5 ns Input File Line: 179
* Error: sel_b = '0' instead of '1'.
 During BRANCH, sel_b has to be 1.

Time: 1012.5 ns Input File Line: 179
* Error: pc_add_imm = '0' instead of '1'.
 During BRANCH, pc_add_imm has to be 1.

Time: 1027.5 ns Input File Line: 183
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 1042.5 ns Input File Line: 184
* Error: PC enable count = 2 instead of 1.
 Before the Execute states, the PC must be enabled only once.

Time: 1047.5 ns Input File Line: 185
* Error: sel_rC = '1' instead of '0'.
 During CALL, sel_rC has to be 0.

Time: 1047.5 ns Input File Line: 185
* Error: pc_en = '0' instead of '1'.
 During CALL, pc_en has to be 1.

Time: 1067.5 ns Input File Line: 191
* Error: pc_sel_a = '0' instead of '1'.
 During CALLR, pc_sel_a has to be 1.

Time: 1067.5 ns Input File Line: 191
* Error: rf_wren = '0' instead of '1'.
 During CALLR, rf_wren has to be 1.

Time: 1067.5 ns Input File Line: 191
* Error: pc_en = '0' instead of '1'.
 During CALLR, pc_en has to be 1.

Time: 1067.5 ns Input File Line: 191
* Error: sel_pc = '0' instead of '1'.
 During CALLR, sel_pc has to be 1.

Time: 1067.5 ns Input File Line: 191
* Error: sel_rC = '0' instead of '1'.
 During CALLR, sel_rC or sel_ra has to be 1.

Time: 1077.5 ns Input File Line: 195
* Error: rf_wren = '1' instead of '0'.
 During FETCH, rf_wren has to be 0.

Time: 1137.5 ns Input File Line: 208
* Error: pc_sel_imm = '0' instead of '1'.
 During JMPI, pc_sel_imm has to be 1.

Time: 1137.5 ns Input File Line: 208
* Error: pc_en = '0' instead of '1'.
 During JMPI, pc_en has to be 1.

