```verilog
module top_module(
    input [1:0] A,    // 2-bit input A
    input [1:0] B,    // 2-bit input B
    output reg z      // 1-bit output z
);

    always @(*) begin
        // Compare the two 2-bit inputs A and B
        if (A == B)
            z = 1'b1; // Assert z if inputs are equal
        else
            z = 1'b0; // Deassert z if inputs are not equal
    end

endmodule
```
