INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/CRC_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRC_chk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_rx_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_rx_ctl_top
INFO: [VRFC 10-2458] undeclared symbol mac_rx_que_fifo_full, assumed default net type wire [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl_top.v:75]
INFO: [VRFC 10-2458] undeclared symbol mac_rx_que_fifo_almost_full, assumed default net type wire [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl_top.v:76]
INFO: [VRFC 10-2458] undeclared symbol mac_rx_que_fifo_overflow, assumed default net type wire [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl_top.v:77]
INFO: [VRFC 10-2458] undeclared symbol mac_rx_que_fifo_wr_en, assumed default net type wire [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl_top.v:79]
INFO: [VRFC 10-2458] undeclared symbol mac_rx_que_fifo_din, assumed default net type wire [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl_top.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_MAC_rx_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MAC_rx_ctl
