# Reading pref.tcl
# do counter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/yasit/OneDrive\ -\ University\ of\ Moratuwa/Documents/Verilog/New\ folder {C:/Users/yasit/OneDrive - University of Moratuwa/Documents/Verilog/New folder/baudGenerator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:48:59 on Aug 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/yasit/OneDrive - University of Moratuwa/Documents/Verilog/New folder" C:/Users/yasit/OneDrive - University of Moratuwa/Documents/Verilog/New folder/baudGenerator.v 
# -- Compiling module baudGenerator
# 
# Top level modules:
# 	baudGenerator
# End time: 14:48:59 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/yasit/OneDrive\ -\ University\ of\ Moratuwa/Documents/Verilog/New\ folder {C:/Users/yasit/OneDrive - University of Moratuwa/Documents/Verilog/New folder/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:00 on Aug 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/yasit/OneDrive - University of Moratuwa/Documents/Verilog/New folder" C:/Users/yasit/OneDrive - University of Moratuwa/Documents/Verilog/New folder/counter.v 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 14:49:00 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/yasit/OneDrive\ -\ University\ of\ Moratuwa/Documents/Verilog/New\ folder {C:/Users/yasit/OneDrive - University of Moratuwa/Documents/Verilog/New folder/TBcounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:00 on Aug 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/yasit/OneDrive - University of Moratuwa/Documents/Verilog/New folder" C:/Users/yasit/OneDrive - University of Moratuwa/Documents/Verilog/New folder/TBcounter.v 
# -- Compiling module TBcounter
# 
# Top level modules:
# 	TBcounter
# End time: 14:49:00 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.TBcounter
# vsim work.TBcounter 
# Start time: 14:49:03 on Aug 30,2024
# Loading work.TBcounter
# Loading work.counter
# Loading work.baudGenerator
add wave -position end  sim:/TBcounter/CLK
add wave -position end  sim:/TBcounter/SEL
add wave -position end  sim:/TBcounter/OUT
force -freeze sim:/TBcounter/CLK 1 0, 0 {1000 ps} -r 2000
run
run
run
# End time: 14:49:57 on Aug 30,2024, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
