Date: 06 Jun 1999 14:52:51 -0400
From: "Stefan Monnier" <monnier+lists/linux/kernel/news/@tequila.cs.yale.edu>
Subject: Re: EPIC
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/1999/6/6/95

>>>>> "David" == David S Miller <davem@redhat.com> writes:
> Thus, if the UltraSparc I-cache has been pushing 16bytes per clock for
> a few years now, I am very sure 32bytes per clock from some cpu vendor
> is just around the corner. :-)
PowerPC-601 (aka the very first PowerPC) already had such a 8x32bit
bus between the cache and the CPU.  It was done this way because the cache
was shared between instruction and data, so by reading 8 insts at a time,
the cache was more often available for data accesses.
	Stefan
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at 
http://www.tux.org/lkml/