<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: DMA Burst Length</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">DMA Burst Length<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___l_l___driver.html">STM32F4xx_LL_Driver</a> &raquo; <a class="el" href="group___t_i_m___l_l.html">TIM</a> &raquo; <a class="el" href="group___t_i_m___l_l___exported___constants.html">TIM Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga774536a8640a026a11e19d437979b9fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga774536a8640a026a11e19d437979b9fa">LL_TIM_DMABURST_LENGTH_1TRANSFER</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga774536a8640a026a11e19d437979b9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb6f2b75558bd5aaea60ea21e72fadac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gaeb6f2b75558bd5aaea60ea21e72fadac">LL_TIM_DMABURST_LENGTH_2TRANSFERS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a></td></tr>
<tr class="separator:gaeb6f2b75558bd5aaea60ea21e72fadac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c2952a189d2cf25791313b5ab92ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gac0c2952a189d2cf25791313b5ab92ed8">LL_TIM_DMABURST_LENGTH_3TRANSFERS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a></td></tr>
<tr class="separator:gac0c2952a189d2cf25791313b5ab92ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651e940e37c6069fed3bec13eaed3e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga651e940e37c6069fed3bec13eaed3e88">LL_TIM_DMABURST_LENGTH_4TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a> |  <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td></tr>
<tr class="separator:ga651e940e37c6069fed3bec13eaed3e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e52cb8207a18b47c5f5a0f95b200cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga84e52cb8207a18b47c5f5a0f95b200cc">LL_TIM_DMABURST_LENGTH_5TRANSFERS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a></td></tr>
<tr class="separator:ga84e52cb8207a18b47c5f5a0f95b200cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf46771ea4dac5a1956d6f2fba572599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gaaf46771ea4dac5a1956d6f2fba572599">LL_TIM_DMABURST_LENGTH_6TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td></tr>
<tr class="separator:gaaf46771ea4dac5a1956d6f2fba572599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b5351150b8169c9a51bb77b96850f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gaf7b5351150b8169c9a51bb77b96850f4">LL_TIM_DMABURST_LENGTH_7TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>)</td></tr>
<tr class="separator:gaf7b5351150b8169c9a51bb77b96850f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac611d74fbb70cb2de050cec58ab37fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gac611d74fbb70cb2de050cec58ab37fc9">LL_TIM_DMABURST_LENGTH_8TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td></tr>
<tr class="separator:gac611d74fbb70cb2de050cec58ab37fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eaf43500fdca291f9ad013da7a2336d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga4eaf43500fdca291f9ad013da7a2336d">LL_TIM_DMABURST_LENGTH_9TRANSFERS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a></td></tr>
<tr class="separator:ga4eaf43500fdca291f9ad013da7a2336d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae548da08d26c27a83e317268a92df7fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gae548da08d26c27a83e317268a92df7fb">LL_TIM_DMABURST_LENGTH_10TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td></tr>
<tr class="separator:gae548da08d26c27a83e317268a92df7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd4ad3cc3414e1f6e824d9b2e0a1eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gabdd4ad3cc3414e1f6e824d9b2e0a1eed">LL_TIM_DMABURST_LENGTH_11TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>)</td></tr>
<tr class="separator:gabdd4ad3cc3414e1f6e824d9b2e0a1eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadbe38d1f20850842f3dd0e289447a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gaadbe38d1f20850842f3dd0e289447a84">LL_TIM_DMABURST_LENGTH_12TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td></tr>
<tr class="separator:gaadbe38d1f20850842f3dd0e289447a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a086a8877e251077ff7e115b23c20d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga3a086a8877e251077ff7e115b23c20d9">LL_TIM_DMABURST_LENGTH_13TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>)</td></tr>
<tr class="separator:ga3a086a8877e251077ff7e115b23c20d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a43c417b698b0dbf56bb34c43e8ab70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga1a43c417b698b0dbf56bb34c43e8ab70">LL_TIM_DMABURST_LENGTH_14TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td></tr>
<tr class="separator:ga1a43c417b698b0dbf56bb34c43e8ab70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e08610e4be903acf5c8ac19ae45b229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga6e08610e4be903acf5c8ac19ae45b229">LL_TIM_DMABURST_LENGTH_15TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>)</td></tr>
<tr class="separator:ga6e08610e4be903acf5c8ac19ae45b229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b0ba04cce043dc49e3e90fd5352478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga76b0ba04cce043dc49e3e90fd5352478">LL_TIM_DMABURST_LENGTH_16TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td></tr>
<tr class="separator:ga76b0ba04cce043dc49e3e90fd5352478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01d6b98eb22cdcd6c9a5a9dd5117f27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#gae01d6b98eb22cdcd6c9a5a9dd5117f27">LL_TIM_DMABURST_LENGTH_17TRANSFERS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a></td></tr>
<tr class="separator:gae01d6b98eb22cdcd6c9a5a9dd5117f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga484504dd19886c92525ee1a13213fae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___l_l___e_c___d_m_a_b_u_r_s_t___l_e_n_g_t_h.html#ga484504dd19886c92525ee1a13213fae2">LL_TIM_DMABURST_LENGTH_18TRANSFERS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a> |  <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td></tr>
<tr class="separator:ga484504dd19886c92525ee1a13213fae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gae548da08d26c27a83e317268a92df7fb" name="gae548da08d26c27a83e317268a92df7fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae548da08d26c27a83e317268a92df7fb">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_10TRANSFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_10TRANSFERS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 10 registers starting from the DMA burst base address </p>

</div>
</div>
<a id="gabdd4ad3cc3414e1f6e824d9b2e0a1eed" name="gabdd4ad3cc3414e1f6e824d9b2e0a1eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdd4ad3cc3414e1f6e824d9b2e0a1eed">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_11TRANSFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_11TRANSFERS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 11 registers starting from the DMA burst base address </p>

</div>
</div>
<a id="gaadbe38d1f20850842f3dd0e289447a84" name="gaadbe38d1f20850842f3dd0e289447a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadbe38d1f20850842f3dd0e289447a84">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_12TRANSFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_12TRANSFERS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 12 registers starting from the DMA burst base address </p>

</div>
</div>
<a id="ga3a086a8877e251077ff7e115b23c20d9" name="ga3a086a8877e251077ff7e115b23c20d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a086a8877e251077ff7e115b23c20d9">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_13TRANSFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_13TRANSFERS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 13 registers starting from the DMA burst base address </p>

</div>
</div>
<a id="ga1a43c417b698b0dbf56bb34c43e8ab70" name="ga1a43c417b698b0dbf56bb34c43e8ab70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a43c417b698b0dbf56bb34c43e8ab70">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_14TRANSFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_14TRANSFERS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 14 registers starting from the DMA burst base address </p>

</div>
</div>
<a id="ga6e08610e4be903acf5c8ac19ae45b229" name="ga6e08610e4be903acf5c8ac19ae45b229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e08610e4be903acf5c8ac19ae45b229">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_15TRANSFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_15TRANSFERS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 15 registers starting from the DMA burst base address </p>

</div>
</div>
<a id="ga76b0ba04cce043dc49e3e90fd5352478" name="ga76b0ba04cce043dc49e3e90fd5352478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76b0ba04cce043dc49e3e90fd5352478">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_16TRANSFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_16TRANSFERS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 16 registers starting from the DMA burst base address </p>

</div>
</div>
<a id="gae01d6b98eb22cdcd6c9a5a9dd5117f27" name="gae01d6b98eb22cdcd6c9a5a9dd5117f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae01d6b98eb22cdcd6c9a5a9dd5117f27">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_17TRANSFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_17TRANSFERS&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 17 registers starting from the DMA burst base address </p>

</div>
</div>
<a id="ga484504dd19886c92525ee1a13213fae2" name="ga484504dd19886c92525ee1a13213fae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga484504dd19886c92525ee1a13213fae2">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_18TRANSFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_18TRANSFERS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a> |  <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 18 registers starting from the DMA burst base address </p>

</div>
</div>
<a id="ga774536a8640a026a11e19d437979b9fa" name="ga774536a8640a026a11e19d437979b9fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga774536a8640a026a11e19d437979b9fa">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_1TRANSFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_1TRANSFER&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 1 register starting from the DMA burst base address </p>

</div>
</div>
<a id="gaeb6f2b75558bd5aaea60ea21e72fadac" name="gaeb6f2b75558bd5aaea60ea21e72fadac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb6f2b75558bd5aaea60ea21e72fadac">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_2TRANSFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_2TRANSFERS&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 2 registers starting from the DMA burst base address </p>

</div>
</div>
<a id="gac0c2952a189d2cf25791313b5ab92ed8" name="gac0c2952a189d2cf25791313b5ab92ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0c2952a189d2cf25791313b5ab92ed8">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_3TRANSFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_3TRANSFERS&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 3 registers starting from the DMA burst base address </p>

</div>
</div>
<a id="ga651e940e37c6069fed3bec13eaed3e88" name="ga651e940e37c6069fed3bec13eaed3e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga651e940e37c6069fed3bec13eaed3e88">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_4TRANSFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_4TRANSFERS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a> |  <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 4 registers starting from the DMA burst base address </p>

</div>
</div>
<a id="ga84e52cb8207a18b47c5f5a0f95b200cc" name="ga84e52cb8207a18b47c5f5a0f95b200cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84e52cb8207a18b47c5f5a0f95b200cc">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_5TRANSFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_5TRANSFERS&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 5 registers starting from the DMA burst base address </p>

</div>
</div>
<a id="gaaf46771ea4dac5a1956d6f2fba572599" name="gaaf46771ea4dac5a1956d6f2fba572599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf46771ea4dac5a1956d6f2fba572599">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_6TRANSFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_6TRANSFERS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 6 registers starting from the DMA burst base address </p>

</div>
</div>
<a id="gaf7b5351150b8169c9a51bb77b96850f4" name="gaf7b5351150b8169c9a51bb77b96850f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7b5351150b8169c9a51bb77b96850f4">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_7TRANSFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_7TRANSFERS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 7 registers starting from the DMA burst base address </p>

</div>
</div>
<a id="gac611d74fbb70cb2de050cec58ab37fc9" name="gac611d74fbb70cb2de050cec58ab37fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac611d74fbb70cb2de050cec58ab37fc9">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_8TRANSFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_8TRANSFERS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 1 registers starting from the DMA burst base address </p>

</div>
</div>
<a id="ga4eaf43500fdca291f9ad013da7a2336d" name="ga4eaf43500fdca291f9ad013da7a2336d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4eaf43500fdca291f9ad013da7a2336d">&#9670;&nbsp;</a></span>LL_TIM_DMABURST_LENGTH_9TRANSFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_TIM_DMABURST_LENGTH_9TRANSFERS&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Transfer is done to 9 registers starting from the DMA burst base address </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
