// Seed: 3364829192
module module_0;
  for (id_1 = -1; id_1; id_1 = -1 ? 1 : id_1) begin : LABEL_0
    logic id_2;
  end
  assign id_1 = id_1;
  integer id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd39
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6[id_4 : 1]
);
  input logic [7:0] id_6;
  input wire id_5;
  input wire _id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_1;
  assign id_2 = id_6;
endmodule
