read -sv run_verilog_mid/adder_32b_22_70_9a91dd5b93df1d496785faff6283243d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_22_70_9a91dd5b93df1d496785faff6283243d_yosys.v
