                   SYNTHESIS REPORT
====================Information====================
commit date: Sat_Jan_1_13:26:43_2022_+0800
top_name: ysyx_210760
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
260000.9  260000.9  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
26105  26105  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210760
Date   : Sat Jan  1 14:07:43 2022
****************************************
    
Number of ports:                         8738
Number of nets:                         34345
Number of cells:                        26373
Number of combinational cells:          22184
Number of sequential cells:              3921
Number of macros/black boxes:               0
Number of buf/inv:                       5700
Number of references:                       5
Combinational area:             159732.653881
Buf/Inv area:                    26453.560711
Noncombinational area:          100268.291361
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                260000.945242
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  ------------------------
ysyx_210760                       260000.9452    100.0     774.6048       0.0000  0.0000  ysyx_210760
core                              251594.6004     96.8       5.3792       0.0000  0.0000  ysyx_210760_Core_0
core/csr                           42144.6876     16.2   25779.8159   16364.8717  0.0000  ysyx_210760_CSR_0
core/decode                        23527.2759      9.0   23527.2759       0.0000  0.0000  ysyx_210760_Decode_0
core/dr                             3819.2321      1.5    1301.7664    2517.4657  0.0000  ysyx_210760_DR_0
core/er                            14907.1083      5.7    5215.1344    9691.9739  0.0000  ysyx_210760_ER_0
core/ex                            25935.8127     10.0   25935.8127       0.0000  0.0000  ysyx_210760_Execution_0
core/fetch                          5423.5784      2.1    3737.1992    1686.3793  0.0000  ysyx_210760_InstFetch_0
core/lr                            15268.8595      5.9    5038.9656   10229.8939  0.0000  ysyx_210760_LR_0
core/lsu                            7967.9400      3.1    7942.3888      25.5512  0.0000  ysyx_210760_LSU_0
core/rf                           100768.5551     38.8   50074.9726   50693.5825  0.0000  ysyx_210760_RegFile_0
core/wb                             2270.0224      0.9    2270.0224       0.0000  0.0000  ysyx_210760_WB_0
core/wr                             9556.1490      3.7    3156.2456    6399.9034  0.0000  ysyx_210760_WR_0
s_a_brid                            3328.3800      1.3    2432.7432     895.6368  0.0000  ysyx_210760_S_A_BRIDGE_0
u_axi_rw                            4303.3601      1.7    2540.3272    1763.0329  0.0000  ysyx_210760_AXI_RW_0
--------------------------------  -----------  -------  -----------  -----------  ------  ------------------------
Total                                                   159732.6539  100268.2914  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210760
Date   : Sat Jan  1 14:07:40 2022
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: core/dr/io_dr_to_id_inst_r_reg_24_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/dr/io_dr_to_id_inst_r_reg_12_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/dr/io_dr_to_id_inst_r_reg_24_/CK (LVT_DGRNQHDV4)
                                                        0.0000    0.0000 #   0.0000 r
  core/dr/io_dr_to_id_inst_r_reg_24_/Q (LVT_DGRNQHDV4)
                                                        0.0317    0.2249     0.2249 f
  core/dr/io_dr_to_id_inst[24] (net)            2                 0.0000     0.2249 f
  core/dr/io_dr_to_id_inst[24] (ysyx_210760_DR_0)                 0.0000     0.2249 f
  core/dr_io_dr_to_id_inst[24] (net)                              0.0000     0.2249 f
  core/decode/io_if_to_id_inst[24] (ysyx_210760_Decode_0)         0.0000     0.2249 f
  core/decode/io_if_to_id_inst[24] (net)                          0.0000     0.2249 f
  core/decode/U610/I (LVT_BUFHDV2)                      0.0317    0.0000     0.2249 f
  core/decode/U610/Z (LVT_BUFHDV2)                      0.1699    0.1813     0.4062 f
  core/decode/io_rs2_addr[4] (net)             15                 0.0000     0.4062 f
  core/decode/U592/A2 (LVT_NOR2HDV2)                    0.1699    0.0000     0.4062 f
  core/decode/U592/ZN (LVT_NOR2HDV2)                    0.1112    0.0901     0.4963 r
  core/decode/n28 (net)                         1                 0.0000     0.4963 r
  core/decode/U625/A1 (LVT_NAND3HDV2)                   0.1112    0.0000     0.4963 r
  core/decode/U625/ZN (LVT_NAND3HDV2)                   0.1058    0.0764     0.5727 f
  core/decode/n29 (net)                         1                 0.0000     0.5727 f
  core/decode/U626/A2 (LVT_NOR2HDV2)                    0.1058    0.0000     0.5727 f
  core/decode/U626/ZN (LVT_NOR2HDV2)                    0.1007    0.0815     0.6542 r
  core/decode/n36 (net)                         1                 0.0000     0.6542 r
  core/decode/U641/A1 (LVT_NAND3HDV2)                   0.1007    0.0000     0.6542 r
  core/decode/U641/ZN (LVT_NAND3HDV2)                   0.1042    0.0824     0.7366 f
  core/decode/n2325 (net)                       2                 0.0000     0.7366 f
  core/decode/U642/A1 (LVT_NOR2HDV2)                    0.1042    0.0000     0.7366 f
  core/decode/U642/ZN (LVT_NOR2HDV2)                    0.1175    0.0803     0.8169 r
  core/decode/n40 (net)                         1                 0.0000     0.8169 r
  core/decode/U648/B1 (LVT_AO22HDV4)                    0.1175    0.0000     0.8169 r
  core/decode/U648/Z (LVT_AO22HDV4)                     0.0716    0.1330     0.9498 r
  core/decode/n42 (net)                         2                 0.0000     0.9498 r
  core/decode/U649/I (LVT_INHDV2)                       0.0716    0.0000     0.9498 r
  core/decode/U649/ZN (LVT_INHDV2)                      0.0530    0.0486     0.9984 f
  core/decode/n2399 (net)                       3                 0.0000     0.9984 f
  core/decode/U650/A1 (LVT_NAND2HDV2)                   0.0530    0.0000     0.9984 f
  core/decode/U650/ZN (LVT_NAND2HDV2)                   0.1247    0.0675     1.0659 r
  core/decode/n94 (net)                         2                 0.0000     1.0659 r
  core/decode/U651/I (LVT_INHDV4)                       0.1247    0.0000     1.0659 r
  core/decode/U651/ZN (LVT_INHDV4)                      0.0669    0.0586     1.1245 f
  core/decode/io_rs1_addr[2] (net)              8                 0.0000     1.1245 f
  core/decode/io_rs1_addr[2] (ysyx_210760_Decode_0)               0.0000     1.1245 f
  core/decode_io_rs1_addr[2] (net)                                0.0000     1.1245 f
  core/rf/io_rs1_addr[2] (ysyx_210760_RegFile_0)                  0.0000     1.1245 f
  core/rf/io_rs1_addr[2] (net)                                    0.0000     1.1245 f
  core/rf/U203/A1 (LVT_AND2HDV4)                        0.0669    0.0000     1.1245 f
  core/rf/U203/Z (LVT_AND2HDV4)                         0.0418    0.0970     1.2215 f
  core/rf/n77 (net)                             2                 0.0000     1.2215 f
  core/rf/U133/A1 (LVT_NAND2HDV2)                       0.0418    0.0000     1.2215 f
  core/rf/U133/ZN (LVT_NAND2HDV2)                       0.1528    0.0880     1.3096 r
  core/rf/n95 (net)                             4                 0.0000     1.3096 r
  core/rf/U359/A1 (LVT_NOR2HDV2)                        0.1528    0.0000     1.3096 r
  core/rf/U359/ZN (LVT_NOR2HDV2)                        0.0806    0.0513     1.3609 f
  core/rf/n129 (net)                            1                 0.0000     1.3609 f
  core/rf/U3/I (LVT_BUFHDV6)                            0.0806    0.0000     1.3609 f
  core/rf/U3/Z (LVT_BUFHDV6)                            0.2388    0.2271     1.5880 f
  core/rf/n44 (net)                            64                 0.0000     1.5880 f
  core/rf/U6094/A1 (LVT_AOI22HDV1)                      0.2388    0.0000     1.5880 f
  core/rf/U6094/ZN (LVT_AOI22HDV1)                      0.1629    0.1506     1.7386 r
  core/rf/n3965 (net)                           1                 0.0000     1.7386 r
  core/rf/U6097/A2 (LVT_NAND4HDV1)                      0.1629    0.0000     1.7386 r
  core/rf/U6097/ZN (LVT_NAND4HDV1)                      0.1270    0.1085     1.8470 f
  core/rf/n3973 (net)                           1                 0.0000     1.8470 f
  core/rf/U6103/A3 (LVT_OR4HDV1)                        0.1270    0.0000     1.8470 f
  core/rf/U6103/Z (LVT_OR4HDV1)                         0.1143    0.3857     2.2328 f
  core/rf/io_rs1_data[4] (net)                  1                 0.0000     2.2328 f
  core/rf/io_rs1_data[4] (ysyx_210760_RegFile_0)                  0.0000     2.2328 f
  core/rf_io_rs1_data[4] (net)                                    0.0000     2.2328 f
  core/decode/io_rs1_data[4] (ysyx_210760_Decode_0)               0.0000     2.2328 f
  core/decode/io_rs1_data[4] (net)                                0.0000     2.2328 f
  core/decode/U794/A1 (LVT_AOI21HDV1)                   0.1143    0.0000     2.2328 f
  core/decode/U794/ZN (LVT_AOI21HDV1)                   0.1469    0.1124     2.3451 r
  core/decode/n268 (net)                        1                 0.0000     2.3451 r
  core/decode/U585/A2 (LVT_NAND2HDV2)                   0.1469    0.0000     2.3451 r
  core/decode/U585/ZN (LVT_NAND2HDV2)                   0.1209    0.1002     2.4453 f
  core/decode/n1002 (net)                       5                 0.0000     2.4453 f
  core/decode/U795/I (LVT_INHDV2)                       0.1209    0.0000     2.4453 f
  core/decode/U795/ZN (LVT_INHDV2)                      0.1054    0.0844     2.5297 r
  core/decode/n2655 (net)                       5                 0.0000     2.5297 r
  core/decode/U1542/A1 (LVT_OR2HDV1)                    0.1054    0.0000     2.5297 r
  core/decode/U1542/Z (LVT_OR2HDV1)                     0.0757    0.1135     2.6432 r
  core/decode/n1149 (net)                       2                 0.0000     2.6432 r
  core/decode/U814/A1 (LVT_NAND3HDV1)                   0.0757    0.0000     2.6432 r
  core/decode/U814/ZN (LVT_NAND3HDV1)                   0.1061    0.0747     2.7179 f
  core/decode/n289 (net)                        1                 0.0000     2.7179 f
  core/decode/U815/B (LVT_OAI21HDV1)                    0.1061    0.0000     2.7179 f
  core/decode/U815/ZN (LVT_OAI21HDV1)                   0.1617    0.0634     2.7813 r
  core/decode/n308 (net)                        1                 0.0000     2.7813 r
  core/decode/U106/A2 (LVT_OAI21HDV2)                   0.1617    0.0000     2.7813 r
  core/decode/U106/ZN (LVT_OAI21HDV2)                   0.0871    0.0794     2.8607 f
  core/decode/n321 (net)                        1                 0.0000     2.8607 f
  core/decode/U851/A1 (LVT_NAND2HDV2)                   0.0871    0.0000     2.8607 f
  core/decode/U851/ZN (LVT_NAND2HDV2)                   0.0548    0.0486     2.9094 r
  core/decode/n329 (net)                        1                 0.0000     2.9094 r
  core/decode/U411/A1 (LVT_AOI21HDV2)                   0.0548    0.0000     2.9094 r
  core/decode/U411/ZN (LVT_AOI21HDV2)                   0.0692    0.0582     2.9676 f
  core/decode/n330 (net)                        1                 0.0000     2.9676 f
  core/decode/U410/B (LVT_OAI21HDV2)                    0.0692    0.0000     2.9676 f
  core/decode/U410/ZN (LVT_OAI21HDV2)                   0.1367    0.0492     3.0168 r
  core/decode/n367 (net)                        1                 0.0000     3.0168 r
  core/decode/U906/A1 (LVT_NAND2HDV2)                   0.1367    0.0000     3.0168 r
  core/decode/U906/ZN (LVT_NAND2HDV2)                   0.0657    0.0580     3.0748 f
  core/decode/n382 (net)                        1                 0.0000     3.0748 f
  core/decode/U926/A1 (LVT_NAND2HDV2)                   0.0657    0.0000     3.0748 f
  core/decode/U926/ZN (LVT_NAND2HDV2)                   0.0551    0.0451     3.1199 r
  core/decode/n418 (net)                        1                 0.0000     3.1199 r
  core/decode/U978/A1 (LVT_NAND2HDV2)                   0.0551    0.0000     3.1199 r
  core/decode/U978/ZN (LVT_NAND2HDV2)                   0.0601    0.0452     3.1651 f
  core/decode/n432 (net)                        1                 0.0000     3.1651 f
  core/decode/U997/A1 (LVT_NAND2HDV2)                   0.0601    0.0000     3.1651 f
  core/decode/U997/ZN (LVT_NAND2HDV2)                   0.0594    0.0436     3.2087 r
  core/decode/n476 (net)                        1                 0.0000     3.2087 r
  core/decode/U1058/A1 (LVT_NAND2HDV2)                  0.0594    0.0000     3.2087 r
  core/decode/U1058/ZN (LVT_NAND2HDV2)                  0.0601    0.0461     3.2548 f
  core/decode/n497 (net)                        1                 0.0000     3.2548 f
  core/decode/U1082/A1 (LVT_NAND2HDV2)                  0.0601    0.0000     3.2548 f
  core/decode/U1082/ZN (LVT_NAND2HDV2)                  0.0551    0.0436     3.2985 r
  core/decode/n542 (net)                        1                 0.0000     3.2985 r
  core/decode/U1127/A1 (LVT_NAND2HDV2)                  0.0551    0.0000     3.2985 r
  core/decode/U1127/ZN (LVT_NAND2HDV2)                  0.0596    0.0452     3.3437 f
  core/decode/n558 (net)                        1                 0.0000     3.3437 f
  core/decode/U1142/A1 (LVT_NAND2HDV2)                  0.0596    0.0000     3.3437 f
  core/decode/U1142/ZN (LVT_NAND2HDV2)                  0.0557    0.0435     3.3872 r
  core/decode/n605 (net)                        1                 0.0000     3.3872 r
  core/decode/U1171/A1 (LVT_NAND2HDV2)                  0.0557    0.0000     3.3872 r
  core/decode/U1171/ZN (LVT_NAND2HDV2)                  0.0602    0.0453     3.4325 f
  core/decode/n623 (net)                        1                 0.0000     3.4325 f
  core/decode/U1184/A1 (LVT_NAND2HDV2)                  0.0602    0.0000     3.4325 f
  core/decode/U1184/ZN (LVT_NAND2HDV2)                  0.0544    0.0437     3.4761 r
  core/decode/n681 (net)                        1                 0.0000     3.4761 r
  core/decode/U1209/A1 (LVT_NAND2HDV2)                  0.0544    0.0000     3.4761 r
  core/decode/U1209/ZN (LVT_NAND2HDV2)                  0.0595    0.0450     3.5211 f
  core/decode/n698 (net)                        1                 0.0000     3.5211 f
  core/decode/U1221/A1 (LVT_NAND2HDV2)                  0.0595    0.0000     3.5211 f
  core/decode/U1221/ZN (LVT_NAND2HDV2)                  0.0568    0.0435     3.5646 r
  core/decode/n741 (net)                        1                 0.0000     3.5646 r
  core/decode/U1231/A1 (LVT_NAND2HDV2)                  0.0568    0.0000     3.5646 r
  core/decode/U1231/ZN (LVT_NAND2HDV2)                  0.0583    0.0446     3.6092 f
  core/decode/n747 (net)                        1                 0.0000     3.6092 f
  core/decode/U1234/B1 (LVT_AOI22HDV2)                  0.0583    0.0000     3.6092 f
  core/decode/U1234/ZN (LVT_AOI22HDV2)                  0.1633    0.0846     3.6939 r
  core/decode/n748 (net)                        1                 0.0000     3.6939 r
  core/decode/U109/A1 (LVT_NOR2HDV2)                    0.1633    0.0000     3.6939 r
  core/decode/U109/ZN (LVT_NOR2HDV2)                    0.0662    0.0454     3.7393 f
  core/decode/n761 (net)                        1                 0.0000     3.7393 f
  core/decode/U1236/A1 (LVT_OAI22HDV2)                  0.0662    0.0000     3.7393 f
  core/decode/U1236/ZN (LVT_OAI22HDV2)                  0.2033    0.0791     3.8184 r
  core/decode/n762 (net)                        1                 0.0000     3.8184 r
  core/decode/U118/I (LVT_INHDV2)                       0.2033    0.0000     3.8184 r
  core/decode/U118/ZN (LVT_INHDV2)                      0.0586    0.0446     3.8630 f
  core/decode/n763 (net)                        1                 0.0000     3.8630 f
  core/decode/U1237/B (LVT_AOI21HDV2)                   0.0586    0.0000     3.8630 f
  core/decode/U1237/ZN (LVT_AOI21HDV2)                  0.1373    0.0793     3.9423 r
  core/decode/n764 (net)                        1                 0.0000     3.9423 r
  core/decode/U1238/B (LVT_IAO21HDV2)                   0.1373    0.0000     3.9423 r
  core/decode/U1238/ZN (LVT_IAO21HDV2)                  0.0621    0.0503     3.9926 f
  core/decode/n766 (net)                        1                 0.0000     3.9926 f
  core/decode/U1239/B (LVT_AOI21HDV2)                   0.0621    0.0000     3.9926 f
  core/decode/U1239/ZN (LVT_AOI21HDV2)                  0.1302    0.0800     4.0726 r
  core/decode/n767 (net)                        1                 0.0000     4.0726 r
  core/decode/U442/I (LVT_INHDV2)                       0.1302    0.0000     4.0726 r
  core/decode/U442/ZN (LVT_INHDV2)                      0.0456    0.0389     4.1115 f
  core/decode/n768 (net)                        1                 0.0000     4.1115 f
  core/decode/U35/B (LVT_IOA21HDV2)                     0.0456    0.0000     4.1115 f
  core/decode/U35/ZN (LVT_IOA21HDV2)                    0.0688    0.0452     4.1568 r
  core/decode/n782 (net)                        1                 0.0000     4.1568 r
  core/decode/U34/A1 (LVT_AOI21HDV2)                    0.0688    0.0000     4.1568 r
  core/decode/U34/ZN (LVT_AOI21HDV2)                    0.0900    0.0609     4.2177 f
  core/decode/n783 (net)                        1                 0.0000     4.2177 f
  core/decode/U1240/B (LVT_AOI21HDV2)                   0.0900    0.0000     4.2177 f
  core/decode/U1240/ZN (LVT_AOI21HDV2)                  0.1362    0.0872     4.3049 r
  core/decode/n784 (net)                        1                 0.0000     4.3049 r
  core/decode/U1241/B (LVT_IAO21HDV2)                   0.1362    0.0000     4.3049 r
  core/decode/U1241/ZN (LVT_IAO21HDV2)                  0.0618    0.0502     4.3551 f
  core/decode/n785 (net)                        1                 0.0000     4.3551 f
  core/decode/U1242/B (LVT_AOI21HDV2)                   0.0618    0.0000     4.3551 f
  core/decode/U1242/ZN (LVT_AOI21HDV2)                  0.1345    0.0801     4.4352 r
  core/decode/n786 (net)                        1                 0.0000     4.4352 r
  core/decode/U1243/B (LVT_IAO21HDV2)                   0.1345    0.0000     4.4352 r
  core/decode/U1243/ZN (LVT_IAO21HDV2)                  0.0615    0.0500     4.4852 f
  core/decode/n787 (net)                        1                 0.0000     4.4852 f
  core/decode/U1244/B (LVT_AOI21HDV2)                   0.0615    0.0000     4.4852 f
  core/decode/U1244/ZN (LVT_AOI21HDV2)                  0.1278    0.0800     4.5652 r
  core/decode/n788 (net)                        1                 0.0000     4.5652 r
  core/decode/U1245/B (LVT_IAO21HDV2)                   0.1278    0.0000     4.5652 r
  core/decode/U1245/ZN (LVT_IAO21HDV2)                  0.0605    0.0491     4.6143 f
  core/decode/n790 (net)                        1                 0.0000     4.6143 f
  core/decode/U1246/B (LVT_AOI21HDV2)                   0.0605    0.0000     4.6143 f
  core/decode/U1246/ZN (LVT_AOI21HDV2)                  0.1269    0.0798     4.6941 r
  core/decode/n791 (net)                        1                 0.0000     4.6941 r
  core/decode/U1247/B (LVT_IAO21HDV2)                   0.1269    0.0000     4.6941 r
  core/decode/U1247/ZN (LVT_IAO21HDV2)                  0.0612    0.0496     4.7437 f
  core/decode/n793 (net)                        1                 0.0000     4.7437 f
  core/decode/U1248/B (LVT_IAO21HDV2)                   0.0612    0.0000     4.7437 f
  core/decode/U1248/ZN (LVT_IAO21HDV2)                  0.0913    0.0720     4.8157 r
  core/decode/n796 (net)                        1                 0.0000     4.8157 r
  core/decode/U137/A1 (LVT_NOR2HDV1)                    0.0913    0.0000     4.8157 r
  core/decode/U137/ZN (LVT_NOR2HDV1)                    0.0687    0.0448     4.8604 f
  core/decode/n797 (net)                        1                 0.0000     4.8604 f
  core/decode/U1249/B (LVT_AOI21HDV2)                   0.0687    0.0000     4.8604 f
  core/decode/U1249/ZN (LVT_AOI21HDV2)                  0.1272    0.0826     4.9430 r
  core/decode/n798 (net)                        1                 0.0000     4.9430 r
  core/decode/U1250/A1 (LVT_NOR2HDV2)                   0.1272    0.0000     4.9430 r
  core/decode/U1250/ZN (LVT_NOR2HDV2)                   0.0670    0.0517     4.9947 f
  core/decode/n811 (net)                        1                 0.0000     4.9947 f
  core/decode/U1253/A1 (LVT_OAI21HDV4)                  0.0670    0.0000     4.9947 f
  core/decode/U1253/ZN (LVT_OAI21HDV4)                  0.1264    0.0898     5.0845 r
  core/decode/n1441 (net)                       1                 0.0000     5.0845 r
  core/decode/U1694/A1 (LVT_NAND2HDV4)                  0.1264    0.0000     5.0845 r
  core/decode/U1694/ZN (LVT_NAND2HDV4)                  0.0728    0.0648     5.1493 f
  core/decode/io_id_to_if_jump (net)            3                 0.0000     5.1493 f
  core/decode/io_id_to_if_jump (ysyx_210760_Decode_0)             0.0000     5.1493 f
  core/decode_io_id_to_if_jump (net)                              0.0000     5.1493 f
  core/fetch/io_id_to_if_jump (ysyx_210760_InstFetch_0)           0.0000     5.1493 f
  core/fetch/io_id_to_if_jump (net)                               0.0000     5.1493 f
  core/fetch/U262/A1 (LVT_NAND2HDV4)                    0.0728    0.0000     5.1493 f
  core/fetch/U262/ZN (LVT_NAND2HDV4)                    0.0587    0.0467     5.1960 r
  core/fetch/n282 (net)                         1                 0.0000     5.1960 r
  core/fetch/U263/I (LVT_INHDV4)                        0.0587    0.0000     5.1960 r
  core/fetch/U263/ZN (LVT_INHDV4)                       0.0331    0.0329     5.2288 f
  core/fetch/io_ds_stall (net)                  2                 0.0000     5.2288 f
  core/fetch/io_ds_stall (ysyx_210760_InstFetch_0)                0.0000     5.2288 f
  core/fetch_io_ds_stall (net)                                    0.0000     5.2288 f
  core/decode/io_ds_stall (ysyx_210760_Decode_0)                  0.0000     5.2288 f
  core/decode/io_ds_stall (net)                                   0.0000     5.2288 f
  core/decode/U560/A1 (LVT_AND2HDV8)                    0.0331    0.0000     5.2288 f
  core/decode/U560/Z (LVT_AND2HDV8)                     0.0569    0.0957     5.3245 f
  core/decode/io_csr_stall (net)                4                 0.0000     5.3245 f
  core/decode/io_csr_stall (ysyx_210760_Decode_0)                 0.0000     5.3245 f
  core/decode_io_csr_stall (net)                                  0.0000     5.3245 f
  core/wb/io_csr_stall (ysyx_210760_WB_0)                         0.0000     5.3245 f
  core/wb/io_csr_stall (net)                                      0.0000     5.3245 f
  core/wb/U57/A1 (LVT_NAND2HDV8)                        0.0569    0.0000     5.3245 f
  core/wb/U57/ZN (LVT_NAND2HDV8)                        0.0618    0.0396     5.3641 r
  core/wb/io_ws_allowin (net)                   3                 0.0000     5.3641 r
  core/wb/io_ws_allowin (ysyx_210760_WB_0)                        0.0000     5.3641 r
  core/wb_io_ws_allowin (net)                                     0.0000     5.3641 r
  core/lsu/io_ws_allowin (ysyx_210760_LSU_0)                      0.0000     5.3641 r
  core/lsu/io_ws_allowin (net)                                    0.0000     5.3641 r
  core/lsu/U619/A1 (LVT_NAND2HDV4)                      0.0618    0.0000     5.3641 r
  core/lsu/U619/ZN (LVT_NAND2HDV4)                      0.0496    0.0458     5.4098 f
  core/lsu/n459 (net)                           1                 0.0000     5.4098 f
  core/lsu/U620/A1 (LVT_NAND2HDV4)                      0.0496    0.0000     5.4098 f
  core/lsu/U620/ZN (LVT_NAND2HDV4)                      0.1000    0.0635     5.4733 r
  core/lsu/io_ls_allowin (net)                  4                 0.0000     5.4733 r
  core/lsu/io_ls_allowin (ysyx_210760_LSU_0)                      0.0000     5.4733 r
  core/lsu_io_ls_allowin (net)                                    0.0000     5.4733 r
  core/ex/io_ls_allowin (ysyx_210760_Execution_0)                 0.0000     5.4733 r
  core/ex/io_ls_allowin (net)                                     0.0000     5.4733 r
  core/ex/U926/I (LVT_INHDV4)                           0.1000    0.0000     5.4733 r
  core/ex/U926/ZN (LVT_INHDV4)                          0.0377    0.0338     5.5071 f
  core/ex/n219 (net)                            1                 0.0000     5.5071 f
  core/ex/U927/A1 (LVT_NAND2HDV4)                       0.0377    0.0000     5.5071 f
  core/ex/U927/ZN (LVT_NAND2HDV4)                       0.0747    0.0472     5.5543 r
  core/ex/io_es_allowin (net)                   4                 0.0000     5.5543 r
  core/ex/io_es_allowin (ysyx_210760_Execution_0)                 0.0000     5.5543 r
  core/ex_io_es_allowin (net)                                     0.0000     5.5543 r
  core/decode/io_es_allowin (ysyx_210760_Decode_0)                0.0000     5.5543 r
  core/decode/io_es_allowin (net)                                 0.0000     5.5543 r
  core/decode/U32/A1 (LVT_NAND2HDV2)                    0.0747    0.0000     5.5543 r
  core/decode/U32/ZN (LVT_NAND2HDV2)                    0.0752    0.0622     5.6166 f
  core/decode/n1452 (net)                       1                 0.0000     5.6166 f
  core/decode/U1698/A1 (LVT_NAND2HDV4)                  0.0752    0.0000     5.6166 f
  core/decode/U1698/ZN (LVT_NAND2HDV4)                  0.1039    0.0718     5.6883 r
  core/decode/io_ds_allowin (net)               5                 0.0000     5.6883 r
  core/decode/io_ds_allowin (ysyx_210760_Decode_0)                0.0000     5.6883 r
  core/decode_io_ds_allowin (net)                                 0.0000     5.6883 r
  core/dr/io_ds_allowin (ysyx_210760_DR_0)                        0.0000     5.6883 r
  core/dr/io_ds_allowin (net)                                     0.0000     5.6883 r
  core/dr/U31/I (LVT_INHDV4)                            0.1039    0.0000     5.6883 r
  core/dr/U31/ZN (LVT_INHDV4)                           0.0451    0.0411     5.7294 f
  core/dr/n114 (net)                            2                 0.0000     5.7294 f
  core/dr/U4/A1 (LVT_NOR2HDV2)                          0.0451    0.0000     5.7294 f
  core/dr/U4/ZN (LVT_NOR2HDV2)                          0.2006    0.1158     5.8452 r
  core/dr/n122 (net)                            4                 0.0000     5.8452 r
  core/dr/U5/I (LVT_INHDV2)                             0.2006    0.0000     5.8452 r
  core/dr/U5/ZN (LVT_INHDV2)                            0.0733    0.0603     5.9054 f
  core/dr/n117 (net)                            2                 0.0000     5.9054 f
  core/dr/U11/I (LVT_INHDV2)                            0.0733    0.0000     5.9054 f
  core/dr/U11/ZN (LVT_INHDV2)                           0.2048    0.1329     6.0383 r
  core/dr/n3 (net)                             17                 0.0000     6.0383 r
  core/dr/U50/A1 (LVT_AO22HDV1)                         0.2048    0.0000     6.0383 r
  core/dr/U50/Z (LVT_AO22HDV1)                          0.0652    0.1905     6.2288 r
  core/dr/n17 (net)                             1                 0.0000     6.2288 r
  core/dr/io_dr_to_id_inst_r_reg_12_/D (LVT_DGRNQHDV4)
                                                        0.0652    0.0000     6.2288 r
  data arrival time                                                          6.2288
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/dr/io_dr_to_id_inst_r_reg_12_/CK (LVT_DGRNQHDV4)           0.0000     6.3500 r
  library setup time                                             -0.1211     6.2289
  data required time                                                         6.2289
  ------------------------------------------------------------------------------------
  data required time                                                         6.2289
  data arrival time                                                         -6.2288
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0001
  Startpoint: core/lr/io_lr_to_lsu_imm_r_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/dr/io_dr_to_id_inst_r_reg_3_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/lr/io_lr_to_lsu_imm_r_reg_8_/CK (LVT_DQHDV1)     0.0000    0.0000 #   0.0000 r
  core/lr/io_lr_to_lsu_imm_r_reg_8_/Q (LVT_DQHDV1)      0.1085    0.2597     0.2597 r
  core/lr/io_lr_to_lsu_imm[8] (net)             3                 0.0000     0.2597 r
  core/lr/io_lr_to_lsu_imm[8] (ysyx_210760_LR_0)                  0.0000     0.2597 r
  core/lr_io_lr_to_lsu_imm[8] (net)                               0.0000     0.2597 r
  core/lsu/io_ex_to_lsu_imm[8] (ysyx_210760_LSU_0)                0.0000     0.2597 r
  core/lsu/io_ex_to_lsu_imm[8] (net)                              0.0000     0.2597 r
  core/lsu/U249/A2 (LVT_NAND2HDV1)                      0.1085    0.0000     0.2597 r
  core/lsu/U249/ZN (LVT_NAND2HDV1)                      0.1175    0.0950     0.3547 f
  core/lsu/n298 (net)                           3                 0.0000     0.3547 f
  core/lsu/U18/A2 (LVT_OAI21HDV2)                       0.1175    0.0000     0.3547 f
  core/lsu/U18/ZN (LVT_OAI21HDV2)                       0.2029    0.1477     0.5024 r
  core/lsu/n315 (net)                           3                 0.0000     0.5024 r
  core/lsu/U257/A2 (LVT_AOI21HDV2)                      0.2029    0.0000     0.5024 r
  core/lsu/U257/ZN (LVT_AOI21HDV2)                      0.1200    0.1051     0.6075 f
  core/lsu/n280 (net)                           3                 0.0000     0.6075 f
  core/lsu/U278/A1 (LVT_OAI21HDV2)                      0.1200    0.0000     0.6075 f
  core/lsu/U278/ZN (LVT_OAI21HDV2)                      0.1420    0.1107     0.7182 r
  core/lsu/n51 (net)                            1                 0.0000     0.7182 r
  core/lsu/U189/B (LVT_AO21HDV4)                        0.1420    0.0000     0.7182 r
  core/lsu/U189/Z (LVT_AO21HDV4)                        0.0638    0.1041     0.8223 r
  core/lsu/n11 (net)                            1                 0.0000     0.8223 r
  core/lsu/U15/I (LVT_INHDV6)                           0.0638    0.0000     0.8223 r
  core/lsu/U15/ZN (LVT_INHDV6)                          0.0696    0.0592     0.8816 f
  core/lsu/n214 (net)                          16                 0.0000     0.8816 f
  core/lsu/U410/A1 (LVT_OAI21HDV1)                      0.0696    0.0000     0.8816 f
  core/lsu/U410/ZN (LVT_OAI21HDV1)                      0.1799    0.1213     1.0029 r
  core/lsu/n189 (net)                           1                 0.0000     1.0029 r
  core/lsu/U13/A1 (LVT_XNOR2HDV2)                       0.1799    0.0000     1.0029 r
  core/lsu/U13/ZN (LVT_XNOR2HDV2)                       0.0766    0.1878     1.1906 f
  core/lsu/n756 (net)                           2                 0.0000     1.1906 f
  core/lsu/U412/A2 (LVT_NOR2HDV2)                       0.0766    0.0000     1.1906 f
  core/lsu/U412/ZN (LVT_NOR2HDV2)                       0.0930    0.0768     1.2675 r
  core/lsu/n219 (net)                           1                 0.0000     1.2675 r
  core/lsu/U431/A3 (LVT_AND4HDV4)                       0.0930    0.0000     1.2675 r
  core/lsu/U431/Z (LVT_AND4HDV4)                        0.0682    0.1744     1.4418 r
  core/lsu/n222 (net)                           1                 0.0000     1.4418 r
  core/lsu/U432/A2 (LVT_NAND2HDV4)                      0.0682    0.0000     1.4418 r
  core/lsu/U432/ZN (LVT_NAND2HDV4)                      0.0671    0.0607     1.5026 f
  core/lsu/n339 (net)                           2                 0.0000     1.5026 f
  core/lsu/U496/A1 (LVT_NOR2HDV4)                       0.0671    0.0000     1.5026 f
  core/lsu/U496/ZN (LVT_NOR2HDV4)                       0.1457    0.0951     1.5977 r
  core/lsu/io_lsu_to_csr_is_mtime (net)         4                 0.0000     1.5977 r
  core/lsu/U497/A2 (LVT_NOR2HDV4)                       0.1457    0.0000     1.5977 r
  core/lsu/U497/ZN (LVT_NOR2HDV4)                       0.0886    0.0801     1.6777 f
  core/lsu/io_lsu_to_csr_is_clint_BAR (net)     4                 0.0000     1.6777 f
  core/lsu/io_lsu_to_csr_is_clint_BAR (ysyx_210760_LSU_0)         0.0000     1.6777 f
  core/lsu_io_lsu_to_csr_is_clint (net)                           0.0000     1.6777 f
  core/csr/io_csr_to_lsu_is_clint_BAR (ysyx_210760_CSR_0)         0.0000     1.6777 f
  core/csr/io_csr_to_lsu_is_clint_BAR (net)                       0.0000     1.6777 f
  core/csr/U1068/I (LVT_INHDV4)                         0.0886    0.0000     1.6777 f
  core/csr/U1068/ZN (LVT_INHDV4)                        0.0587    0.0515     1.7293 r
  core/csr/n483 (net)                           3                 0.0000     1.7293 r
  core/csr/U1070/A1 (LVT_NAND4HDV4)                     0.0587    0.0000     1.7293 r
  core/csr/U1070/ZN (LVT_NAND4HDV4)                     0.2403    0.1271     1.8564 f
  core/csr/n1448 (net)                          7                 0.0000     1.8564 f
  core/csr/U1071/I (LVT_INHDV4)                         0.2403    0.0000     1.8564 f
  core/csr/U1071/ZN (LVT_INHDV4)                        0.1439    0.1210     1.9774 r
  core/csr/n1452 (net)                         14                 0.0000     1.9774 r
  core/csr/U2227/A1 (LVT_IOA22HDV1)                     0.1439    0.0000     1.9774 r
  core/csr/U2227/ZN (LVT_IOA22HDV1)                     0.1403    0.1361     2.1135 r
  core/csr/io_csr_to_lsu_rdata[3] (net)         1                 0.0000     2.1135 r
  core/csr/io_csr_to_lsu_rdata[3] (ysyx_210760_CSR_0)             0.0000     2.1135 r
  core/csr_io_csr_to_lsu_rdata[3] (net)                           0.0000     2.1135 r
  core/lsu/io_lsu_to_csr_rdata[3] (ysyx_210760_LSU_0)             0.0000     2.1135 r
  core/lsu/io_lsu_to_csr_rdata[3] (net)                           0.0000     2.1135 r
  core/lsu/U113/A1 (LVT_IOA21HDV1)                      0.1403    0.0000     2.1135 r
  core/lsu/U113/ZN (LVT_IOA21HDV1)                      0.1212    0.1641     2.2776 r
  core/lsu/io_lsu_fwd_lsu_res[3] (net)          3                 0.0000     2.2776 r
  core/lsu/io_lsu_fwd_lsu_res[3] (ysyx_210760_LSU_0)              0.0000     2.2776 r
  core/lsu_io_lsu_fwd_lsu_res[3] (net)                            0.0000     2.2776 r
  core/decode/io_fwd_lsu_lsu_res[3] (ysyx_210760_Decode_0)        0.0000     2.2776 r
  core/decode/io_fwd_lsu_lsu_res[3] (net)                         0.0000     2.2776 r
  core/decode/U800/I (LVT_INHDV1)                       0.1212    0.0000     2.2776 r
  core/decode/U800/ZN (LVT_INHDV1)                      0.0416    0.0350     2.3127 f
  core/decode/n278 (net)                        1                 0.0000     2.3127 f
  core/decode/U571/A1 (LVT_OA211HDV2)                   0.0416    0.0000     2.3127 f
  core/decode/U571/Z (LVT_OA211HDV2)                    0.1270    0.2623     2.5749 f
  core/decode/n22 (net)                         7                 0.0000     2.5749 f
  core/decode/U810/A1 (LVT_OAI22HDV1)                   0.1270    0.0000     2.5749 f
  core/decode/U810/ZN (LVT_OAI22HDV1)                   0.2273    0.1123     2.6872 r
  core/decode/n285 (net)                        1                 0.0000     2.6872 r
  core/decode/U811/C (LVT_AOI211HDV2)                   0.2273    0.0000     2.6872 r
  core/decode/U811/ZN (LVT_AOI211HDV2)                  0.1076    0.0568     2.7440 f
  core/decode/n309 (net)                        1                 0.0000     2.7440 f
  core/decode/U106/A1 (LVT_OAI21HDV2)                   0.1076    0.0000     2.7440 f
  core/decode/U106/ZN (LVT_OAI21HDV2)                   0.1351    0.1045     2.8486 r
  core/decode/n321 (net)                        1                 0.0000     2.8486 r
  core/decode/U851/A1 (LVT_NAND2HDV2)                   0.1351    0.0000     2.8486 r
  core/decode/U851/ZN (LVT_NAND2HDV2)                   0.0652    0.0577     2.9062 f
  core/decode/n329 (net)                        1                 0.0000     2.9062 f
  core/decode/U411/A1 (LVT_AOI21HDV2)                   0.0652    0.0000     2.9062 f
  core/decode/U411/ZN (LVT_AOI21HDV2)                   0.1175    0.0884     2.9946 r
  core/decode/n330 (net)                        1                 0.0000     2.9946 r
  core/decode/U410/B (LVT_OAI21HDV2)                    0.1175    0.0000     2.9946 r
  core/decode/U410/ZN (LVT_OAI21HDV2)                   0.0735    0.0680     3.0627 f
  core/decode/n367 (net)                        1                 0.0000     3.0627 f
  core/decode/U906/A1 (LVT_NAND2HDV2)                   0.0735    0.0000     3.0627 f
  core/decode/U906/ZN (LVT_NAND2HDV2)                   0.0542    0.0469     3.1095 r
  core/decode/n382 (net)                        1                 0.0000     3.1095 r
  core/decode/U926/A1 (LVT_NAND2HDV2)                   0.0542    0.0000     3.1095 r
  core/decode/U926/ZN (LVT_NAND2HDV2)                   0.0498    0.0450     3.1545 f
  core/decode/n418 (net)                        1                 0.0000     3.1545 f
  core/decode/U978/A1 (LVT_NAND2HDV2)                   0.0498    0.0000     3.1545 f
  core/decode/U978/ZN (LVT_NAND2HDV2)                   0.0558    0.0410     3.1955 r
  core/decode/n432 (net)                        1                 0.0000     3.1955 r
  core/decode/U997/A1 (LVT_NAND2HDV2)                   0.0558    0.0000     3.1955 r
  core/decode/U997/ZN (LVT_NAND2HDV2)                   0.0512    0.0453     3.2408 f
  core/decode/n476 (net)                        1                 0.0000     3.2408 f
  core/decode/U1058/A1 (LVT_NAND2HDV2)                  0.0512    0.0000     3.2408 f
  core/decode/U1058/ZN (LVT_NAND2HDV2)                  0.0559    0.0414     3.2822 r
  core/decode/n497 (net)                        1                 0.0000     3.2822 r
  core/decode/U1082/A1 (LVT_NAND2HDV2)                  0.0559    0.0000     3.2822 r
  core/decode/U1082/ZN (LVT_NAND2HDV2)                  0.0501    0.0453     3.3276 f
  core/decode/n542 (net)                        1                 0.0000     3.3276 f
  core/decode/U1127/A1 (LVT_NAND2HDV2)                  0.0501    0.0000     3.3276 f
  core/decode/U1127/ZN (LVT_NAND2HDV2)                  0.0548    0.0411     3.3686 r
  core/decode/n558 (net)                        1                 0.0000     3.3686 r
  core/decode/U1142/A1 (LVT_NAND2HDV2)                  0.0548    0.0000     3.3686 r
  core/decode/U1142/ZN (LVT_NAND2HDV2)                  0.0553    0.0451     3.4137 f
  core/decode/n605 (net)                        1                 0.0000     3.4137 f
  core/decode/U1171/A1 (LVT_NAND2HDV2)                  0.0553    0.0000     3.4137 f
  core/decode/U1171/ZN (LVT_NAND2HDV2)                  0.0548    0.0424     3.4562 r
  core/decode/n623 (net)                        1                 0.0000     3.4562 r
  core/decode/U1184/A1 (LVT_NAND2HDV2)                  0.0548    0.0000     3.4562 r
  core/decode/U1184/ZN (LVT_NAND2HDV2)                  0.0589    0.0451     3.5013 f
  core/decode/n681 (net)                        1                 0.0000     3.5013 f
  core/decode/U1209/A1 (LVT_NAND2HDV2)                  0.0589    0.0000     3.5013 f
  core/decode/U1209/ZN (LVT_NAND2HDV2)                  0.0544    0.0433     3.5446 r
  core/decode/n698 (net)                        1                 0.0000     3.5446 r
  core/decode/U1221/A1 (LVT_NAND2HDV2)                  0.0544    0.0000     3.5446 r
  core/decode/U1221/ZN (LVT_NAND2HDV2)                  0.0500    0.0450     3.5896 f
  core/decode/n741 (net)                        1                 0.0000     3.5896 f
  core/decode/U1231/A1 (LVT_NAND2HDV2)                  0.0500    0.0000     3.5896 f
  core/decode/U1231/ZN (LVT_NAND2HDV2)                  0.0551    0.0410     3.6306 r
  core/decode/n747 (net)                        1                 0.0000     3.6306 r
  core/decode/U1234/B1 (LVT_AOI22HDV2)                  0.0551    0.0000     3.6306 r
  core/decode/U1234/ZN (LVT_AOI22HDV2)                  0.1204    0.0498     3.6803 f
  core/decode/n748 (net)                        1                 0.0000     3.6803 f
  core/decode/U109/A1 (LVT_NOR2HDV2)                    0.1204    0.0000     3.6803 f
  core/decode/U109/ZN (LVT_NOR2HDV2)                    0.1043    0.0818     3.7622 r
  core/decode/n761 (net)                        1                 0.0000     3.7622 r
  core/decode/U1236/A1 (LVT_OAI22HDV2)                  0.1043    0.0000     3.7622 r
  core/decode/U1236/ZN (LVT_OAI22HDV2)                  0.0881    0.0676     3.8298 f
  core/decode/n762 (net)                        1                 0.0000     3.8298 f
  core/decode/U118/I (LVT_INHDV2)                       0.0881    0.0000     3.8298 f
  core/decode/U118/ZN (LVT_INHDV2)                      0.0528    0.0467     3.8765 r
  core/decode/n763 (net)                        1                 0.0000     3.8765 r
  core/decode/U1237/B (LVT_AOI21HDV2)                   0.0528    0.0000     3.8765 r
  core/decode/U1237/ZN (LVT_AOI21HDV2)                  0.0950    0.0347     3.9112 f
  core/decode/n764 (net)                        1                 0.0000     3.9112 f
  core/decode/U1238/B (LVT_IAO21HDV2)                   0.0950    0.0000     3.9112 f
  core/decode/U1238/ZN (LVT_IAO21HDV2)                  0.1014    0.0829     3.9941 r
  core/decode/n766 (net)                        1                 0.0000     3.9941 r
  core/decode/U1239/B (LVT_AOI21HDV2)                   0.1014    0.0000     3.9941 r
  core/decode/U1239/ZN (LVT_AOI21HDV2)                  0.0870    0.0416     4.0357 f
  core/decode/n767 (net)                        1                 0.0000     4.0357 f
  core/decode/U442/I (LVT_INHDV2)                       0.0870    0.0000     4.0357 f
  core/decode/U442/ZN (LVT_INHDV2)                      0.0518    0.0459     4.0816 r
  core/decode/n768 (net)                        1                 0.0000     4.0816 r
  core/decode/U35/B (LVT_IOA21HDV2)                     0.0518    0.0000     4.0816 r
  core/decode/U35/ZN (LVT_IOA21HDV2)                    0.0659    0.0498     4.1314 f
  core/decode/n782 (net)                        1                 0.0000     4.1314 f
  core/decode/U34/A1 (LVT_AOI21HDV2)                    0.0659    0.0000     4.1314 f
  core/decode/U34/ZN (LVT_AOI21HDV2)                    0.1249    0.0891     4.2205 r
  core/decode/n783 (net)                        1                 0.0000     4.2205 r
  core/decode/U1240/B (LVT_AOI21HDV2)                   0.1249    0.0000     4.2205 r
  core/decode/U1240/ZN (LVT_AOI21HDV2)                  0.0937    0.0444     4.2649 f
  core/decode/n784 (net)                        1                 0.0000     4.2649 f
  core/decode/U1241/B (LVT_IAO21HDV2)                   0.0937    0.0000     4.2649 f
  core/decode/U1241/ZN (LVT_IAO21HDV2)                  0.1012    0.0827     4.3476 r
  core/decode/n785 (net)                        1                 0.0000     4.3476 r
  core/decode/U1242/B (LVT_AOI21HDV2)                   0.1012    0.0000     4.3476 r
  core/decode/U1242/ZN (LVT_AOI21HDV2)                  0.0921    0.0418     4.3894 f
  core/decode/n786 (net)                        1                 0.0000     4.3894 f
  core/decode/U1243/B (LVT_IAO21HDV2)                   0.0921    0.0000     4.3894 f
  core/decode/U1243/ZN (LVT_IAO21HDV2)                  0.1010    0.0825     4.4720 r
  core/decode/n787 (net)                        1                 0.0000     4.4720 r
  core/decode/U1244/B (LVT_AOI21HDV2)                   0.1010    0.0000     4.4720 r
  core/decode/U1244/ZN (LVT_AOI21HDV2)                  0.0879    0.0418     4.5138 f
  core/decode/n788 (net)                        1                 0.0000     4.5138 f
  core/decode/U1245/B (LVT_IAO21HDV2)                   0.0879    0.0000     4.5138 f
  core/decode/U1245/ZN (LVT_IAO21HDV2)                  0.1000    0.0820     4.5958 r
  core/decode/n790 (net)                        1                 0.0000     4.5958 r
  core/decode/U1246/B (LVT_AOI21HDV2)                   0.1000    0.0000     4.5958 r
  core/decode/U1246/ZN (LVT_AOI21HDV2)                  0.0838    0.0417     4.6375 f
  core/decode/n791 (net)                        1                 0.0000     4.6375 f
  core/decode/U1247/B (LVT_IAO21HDV2)                   0.0838    0.0000     4.6375 f
  core/decode/U1247/ZN (LVT_IAO21HDV2)                  0.0987    0.0808     4.7182 r
  core/decode/n793 (net)                        1                 0.0000     4.7182 r
  core/decode/U1248/B (LVT_IAO21HDV2)                   0.0987    0.0000     4.7182 r
  core/decode/U1248/ZN (LVT_IAO21HDV2)                  0.0562    0.0423     4.7605 f
  core/decode/n796 (net)                        1                 0.0000     4.7605 f
  core/decode/U137/A1 (LVT_NOR2HDV1)                    0.0562    0.0000     4.7605 f
  core/decode/U137/ZN (LVT_NOR2HDV1)                    0.1218    0.0822     4.8428 r
  core/decode/n797 (net)                        1                 0.0000     4.8428 r
  core/decode/U1249/B (LVT_AOI21HDV2)                   0.1218    0.0000     4.8428 r
  core/decode/U1249/ZN (LVT_AOI21HDV2)                  0.0799    0.0430     4.8858 f
  core/decode/n798 (net)                        1                 0.0000     4.8858 f
  core/decode/U1250/A1 (LVT_NOR2HDV2)                   0.0799    0.0000     4.8858 f
  core/decode/U1250/ZN (LVT_NOR2HDV2)                   0.1399    0.0968     4.9827 r
  core/decode/n811 (net)                        1                 0.0000     4.9827 r
  core/decode/U1253/A1 (LVT_OAI21HDV4)                  0.1399    0.0000     4.9827 r
  core/decode/U1253/ZN (LVT_OAI21HDV4)                  0.0864    0.0645     5.0471 f
  core/decode/n1441 (net)                       1                 0.0000     5.0471 f
  core/decode/U1694/A1 (LVT_NAND2HDV4)                  0.0864    0.0000     5.0471 f
  core/decode/U1694/ZN (LVT_NAND2HDV4)                  0.0682    0.0564     5.1035 r
  core/decode/io_id_to_if_jump (net)            3                 0.0000     5.1035 r
  core/decode/io_id_to_if_jump (ysyx_210760_Decode_0)             0.0000     5.1035 r
  core/decode_io_id_to_if_jump (net)                              0.0000     5.1035 r
  core/fetch/io_id_to_if_jump (ysyx_210760_InstFetch_0)           0.0000     5.1035 r
  core/fetch/io_id_to_if_jump (net)                               0.0000     5.1035 r
  core/fetch/U262/A1 (LVT_NAND2HDV4)                    0.0682    0.0000     5.1035 r
  core/fetch/U262/ZN (LVT_NAND2HDV4)                    0.0560    0.0473     5.1508 f
  core/fetch/n282 (net)                         1                 0.0000     5.1508 f
  core/fetch/U263/I (LVT_INHDV4)                        0.0560    0.0000     5.1508 f
  core/fetch/U263/ZN (LVT_INHDV4)                       0.0465    0.0411     5.1919 r
  core/fetch/io_ds_stall (net)                  2                 0.0000     5.1919 r
  core/fetch/io_ds_stall (ysyx_210760_InstFetch_0)                0.0000     5.1919 r
  core/fetch_io_ds_stall (net)                                    0.0000     5.1919 r
  core/decode/io_ds_stall (ysyx_210760_Decode_0)                  0.0000     5.1919 r
  core/decode/io_ds_stall (net)                                   0.0000     5.1919 r
  core/decode/U560/A1 (LVT_AND2HDV8)                    0.0465    0.0000     5.1919 r
  core/decode/U560/Z (LVT_AND2HDV8)                     0.0759    0.1021     5.2940 r
  core/decode/io_csr_stall (net)                4                 0.0000     5.2940 r
  core/decode/io_csr_stall (ysyx_210760_Decode_0)                 0.0000     5.2940 r
  core/decode_io_csr_stall (net)                                  0.0000     5.2940 r
  core/wb/io_csr_stall (ysyx_210760_WB_0)                         0.0000     5.2940 r
  core/wb/io_csr_stall (net)                                      0.0000     5.2940 r
  core/wb/U57/A1 (LVT_NAND2HDV8)                        0.0759    0.0000     5.2940 r
  core/wb/U57/ZN (LVT_NAND2HDV8)                        0.0609    0.0455     5.3395 f
  core/wb/io_ws_allowin (net)                   3                 0.0000     5.3395 f
  core/wb/io_ws_allowin (ysyx_210760_WB_0)                        0.0000     5.3395 f
  core/wb_io_ws_allowin (net)                                     0.0000     5.3395 f
  core/lsu/io_ws_allowin (ysyx_210760_LSU_0)                      0.0000     5.3395 f
  core/lsu/io_ws_allowin (net)                                    0.0000     5.3395 f
  core/lsu/U619/A1 (LVT_NAND2HDV4)                      0.0609    0.0000     5.3395 f
  core/lsu/U619/ZN (LVT_NAND2HDV4)                      0.0557    0.0429     5.3825 r
  core/lsu/n459 (net)                           1                 0.0000     5.3825 r
  core/lsu/U620/A1 (LVT_NAND2HDV4)                      0.0557    0.0000     5.3825 r
  core/lsu/U620/ZN (LVT_NAND2HDV4)                      0.0962    0.0680     5.4504 f
  core/lsu/io_ls_allowin (net)                  4                 0.0000     5.4504 f
  core/lsu/io_ls_allowin (ysyx_210760_LSU_0)                      0.0000     5.4504 f
  core/lsu_io_ls_allowin (net)                                    0.0000     5.4504 f
  core/ex/io_ls_allowin (ysyx_210760_Execution_0)                 0.0000     5.4504 f
  core/ex/io_ls_allowin (net)                                     0.0000     5.4504 f
  core/ex/U926/I (LVT_INHDV4)                           0.0962    0.0000     5.4504 f
  core/ex/U926/ZN (LVT_INHDV4)                          0.0489    0.0433     5.4937 r
  core/ex/n219 (net)                            1                 0.0000     5.4937 r
  core/ex/U927/A1 (LVT_NAND2HDV4)                       0.0489    0.0000     5.4937 r
  core/ex/U927/ZN (LVT_NAND2HDV4)                       0.0689    0.0532     5.5468 f
  core/ex/io_es_allowin (net)                   4                 0.0000     5.5468 f
  core/ex/io_es_allowin (ysyx_210760_Execution_0)                 0.0000     5.5468 f
  core/ex_io_es_allowin (net)                                     0.0000     5.5468 f
  core/decode/io_es_allowin (ysyx_210760_Decode_0)                0.0000     5.5468 f
  core/decode/io_es_allowin (net)                                 0.0000     5.5468 f
  core/decode/U32/A1 (LVT_NAND2HDV2)                    0.0689    0.0000     5.5468 f
  core/decode/U32/ZN (LVT_NAND2HDV2)                    0.0760    0.0576     5.6044 r
  core/decode/n1452 (net)                       1                 0.0000     5.6044 r
  core/decode/U1698/A1 (LVT_NAND2HDV4)                  0.0760    0.0000     5.6044 r
  core/decode/U1698/ZN (LVT_NAND2HDV4)                  0.0997    0.0743     5.6787 f
  core/decode/io_ds_allowin (net)               5                 0.0000     5.6787 f
  core/decode/io_ds_allowin (ysyx_210760_Decode_0)                0.0000     5.6787 f
  core/decode_io_ds_allowin (net)                                 0.0000     5.6787 f
  core/dr/io_ds_allowin (ysyx_210760_DR_0)                        0.0000     5.6787 f
  core/dr/io_ds_allowin (net)                                     0.0000     5.6787 f
  core/dr/U31/I (LVT_INHDV4)                            0.0997    0.0000     5.6787 f
  core/dr/U31/ZN (LVT_INHDV4)                           0.0607    0.0531     5.7318 r
  core/dr/n114 (net)                            2                 0.0000     5.7318 r
  core/dr/U4/A1 (LVT_NOR2HDV2)                          0.0607    0.0000     5.7318 r
  core/dr/U4/ZN (LVT_NOR2HDV2)                          0.0976    0.0538     5.7857 f
  core/dr/n122 (net)                            4                 0.0000     5.7857 f
  core/dr/U7/I (LVT_BUFHDV2)                            0.0976    0.0000     5.7857 f
  core/dr/U7/Z (LVT_BUFHDV2)                            0.1261    0.1735     5.9592 f
  core/dr/n102 (net)                           15                 0.0000     5.9592 f
  core/dr/U39/A1 (LVT_AO22HDV1)                         0.1261    0.0000     5.9592 f
  core/dr/U39/Z (LVT_AO22HDV1)                          0.0726    0.2420     6.2012 f
  core/dr/n8 (net)                              1                 0.0000     6.2012 f
  core/dr/io_dr_to_id_inst_r_reg_3_/D (LVT_DQHDV1)      0.0726    0.0000     6.2012 f
  data arrival time                                                          6.2012
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/dr/io_dr_to_id_inst_r_reg_3_/CK (LVT_DQHDV1)               0.0000     6.3500 r
  library setup time                                             -0.1485     6.2015
  data required time                                                         6.2015
  ------------------------------------------------------------------------------------
  data required time                                                         6.2015
  data arrival time                                                         -6.2012
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0003
  Startpoint: core/lr/io_lr_to_lsu_imm_r_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/dr/io_dr_to_id_inst_r_reg_8_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/lr/io_lr_to_lsu_imm_r_reg_8_/CK (LVT_DQHDV1)     0.0000    0.0000 #   0.0000 r
  core/lr/io_lr_to_lsu_imm_r_reg_8_/Q (LVT_DQHDV1)      0.1085    0.2597     0.2597 r
  core/lr/io_lr_to_lsu_imm[8] (net)             3                 0.0000     0.2597 r
  core/lr/io_lr_to_lsu_imm[8] (ysyx_210760_LR_0)                  0.0000     0.2597 r
  core/lr_io_lr_to_lsu_imm[8] (net)                               0.0000     0.2597 r
  core/lsu/io_ex_to_lsu_imm[8] (ysyx_210760_LSU_0)                0.0000     0.2597 r
  core/lsu/io_ex_to_lsu_imm[8] (net)                              0.0000     0.2597 r
  core/lsu/U249/A2 (LVT_NAND2HDV1)                      0.1085    0.0000     0.2597 r
  core/lsu/U249/ZN (LVT_NAND2HDV1)                      0.1175    0.0950     0.3547 f
  core/lsu/n298 (net)                           3                 0.0000     0.3547 f
  core/lsu/U18/A2 (LVT_OAI21HDV2)                       0.1175    0.0000     0.3547 f
  core/lsu/U18/ZN (LVT_OAI21HDV2)                       0.2029    0.1477     0.5024 r
  core/lsu/n315 (net)                           3                 0.0000     0.5024 r
  core/lsu/U257/A2 (LVT_AOI21HDV2)                      0.2029    0.0000     0.5024 r
  core/lsu/U257/ZN (LVT_AOI21HDV2)                      0.1200    0.1051     0.6075 f
  core/lsu/n280 (net)                           3                 0.0000     0.6075 f
  core/lsu/U278/A1 (LVT_OAI21HDV2)                      0.1200    0.0000     0.6075 f
  core/lsu/U278/ZN (LVT_OAI21HDV2)                      0.1420    0.1107     0.7182 r
  core/lsu/n51 (net)                            1                 0.0000     0.7182 r
  core/lsu/U189/B (LVT_AO21HDV4)                        0.1420    0.0000     0.7182 r
  core/lsu/U189/Z (LVT_AO21HDV4)                        0.0638    0.1041     0.8223 r
  core/lsu/n11 (net)                            1                 0.0000     0.8223 r
  core/lsu/U15/I (LVT_INHDV6)                           0.0638    0.0000     0.8223 r
  core/lsu/U15/ZN (LVT_INHDV6)                          0.0696    0.0592     0.8816 f
  core/lsu/n214 (net)                          16                 0.0000     0.8816 f
  core/lsu/U410/A1 (LVT_OAI21HDV1)                      0.0696    0.0000     0.8816 f
  core/lsu/U410/ZN (LVT_OAI21HDV1)                      0.1799    0.1213     1.0029 r
  core/lsu/n189 (net)                           1                 0.0000     1.0029 r
  core/lsu/U13/A1 (LVT_XNOR2HDV2)                       0.1799    0.0000     1.0029 r
  core/lsu/U13/ZN (LVT_XNOR2HDV2)                       0.0766    0.1878     1.1906 f
  core/lsu/n756 (net)                           2                 0.0000     1.1906 f
  core/lsu/U412/A2 (LVT_NOR2HDV2)                       0.0766    0.0000     1.1906 f
  core/lsu/U412/ZN (LVT_NOR2HDV2)                       0.0930    0.0768     1.2675 r
  core/lsu/n219 (net)                           1                 0.0000     1.2675 r
  core/lsu/U431/A3 (LVT_AND4HDV4)                       0.0930    0.0000     1.2675 r
  core/lsu/U431/Z (LVT_AND4HDV4)                        0.0682    0.1744     1.4418 r
  core/lsu/n222 (net)                           1                 0.0000     1.4418 r
  core/lsu/U432/A2 (LVT_NAND2HDV4)                      0.0682    0.0000     1.4418 r
  core/lsu/U432/ZN (LVT_NAND2HDV4)                      0.0671    0.0607     1.5026 f
  core/lsu/n339 (net)                           2                 0.0000     1.5026 f
  core/lsu/U496/A1 (LVT_NOR2HDV4)                       0.0671    0.0000     1.5026 f
  core/lsu/U496/ZN (LVT_NOR2HDV4)                       0.1457    0.0951     1.5977 r
  core/lsu/io_lsu_to_csr_is_mtime (net)         4                 0.0000     1.5977 r
  core/lsu/U497/A2 (LVT_NOR2HDV4)                       0.1457    0.0000     1.5977 r
  core/lsu/U497/ZN (LVT_NOR2HDV4)                       0.0886    0.0801     1.6777 f
  core/lsu/io_lsu_to_csr_is_clint_BAR (net)     4                 0.0000     1.6777 f
  core/lsu/io_lsu_to_csr_is_clint_BAR (ysyx_210760_LSU_0)         0.0000     1.6777 f
  core/lsu_io_lsu_to_csr_is_clint (net)                           0.0000     1.6777 f
  core/csr/io_csr_to_lsu_is_clint_BAR (ysyx_210760_CSR_0)         0.0000     1.6777 f
  core/csr/io_csr_to_lsu_is_clint_BAR (net)                       0.0000     1.6777 f
  core/csr/U1068/I (LVT_INHDV4)                         0.0886    0.0000     1.6777 f
  core/csr/U1068/ZN (LVT_INHDV4)                        0.0587    0.0515     1.7293 r
  core/csr/n483 (net)                           3                 0.0000     1.7293 r
  core/csr/U1070/A1 (LVT_NAND4HDV4)                     0.0587    0.0000     1.7293 r
  core/csr/U1070/ZN (LVT_NAND4HDV4)                     0.2403    0.1271     1.8564 f
  core/csr/n1448 (net)                          7                 0.0000     1.8564 f
  core/csr/U1071/I (LVT_INHDV4)                         0.2403    0.0000     1.8564 f
  core/csr/U1071/ZN (LVT_INHDV4)                        0.1439    0.1210     1.9774 r
  core/csr/n1452 (net)                         14                 0.0000     1.9774 r
  core/csr/U2227/A1 (LVT_IOA22HDV1)                     0.1439    0.0000     1.9774 r
  core/csr/U2227/ZN (LVT_IOA22HDV1)                     0.1403    0.1361     2.1135 r
  core/csr/io_csr_to_lsu_rdata[3] (net)         1                 0.0000     2.1135 r
  core/csr/io_csr_to_lsu_rdata[3] (ysyx_210760_CSR_0)             0.0000     2.1135 r
  core/csr_io_csr_to_lsu_rdata[3] (net)                           0.0000     2.1135 r
  core/lsu/io_lsu_to_csr_rdata[3] (ysyx_210760_LSU_0)             0.0000     2.1135 r
  core/lsu/io_lsu_to_csr_rdata[3] (net)                           0.0000     2.1135 r
  core/lsu/U113/A1 (LVT_IOA21HDV1)                      0.1403    0.0000     2.1135 r
  core/lsu/U113/ZN (LVT_IOA21HDV1)                      0.1212    0.1641     2.2776 r
  core/lsu/io_lsu_fwd_lsu_res[3] (net)          3                 0.0000     2.2776 r
  core/lsu/io_lsu_fwd_lsu_res[3] (ysyx_210760_LSU_0)              0.0000     2.2776 r
  core/lsu_io_lsu_fwd_lsu_res[3] (net)                            0.0000     2.2776 r
  core/decode/io_fwd_lsu_lsu_res[3] (ysyx_210760_Decode_0)        0.0000     2.2776 r
  core/decode/io_fwd_lsu_lsu_res[3] (net)                         0.0000     2.2776 r
  core/decode/U800/I (LVT_INHDV1)                       0.1212    0.0000     2.2776 r
  core/decode/U800/ZN (LVT_INHDV1)                      0.0416    0.0350     2.3127 f
  core/decode/n278 (net)                        1                 0.0000     2.3127 f
  core/decode/U571/A1 (LVT_OA211HDV2)                   0.0416    0.0000     2.3127 f
  core/decode/U571/Z (LVT_OA211HDV2)                    0.1270    0.2623     2.5749 f
  core/decode/n22 (net)                         7                 0.0000     2.5749 f
  core/decode/U810/A1 (LVT_OAI22HDV1)                   0.1270    0.0000     2.5749 f
  core/decode/U810/ZN (LVT_OAI22HDV1)                   0.2273    0.1123     2.6872 r
  core/decode/n285 (net)                        1                 0.0000     2.6872 r
  core/decode/U811/C (LVT_AOI211HDV2)                   0.2273    0.0000     2.6872 r
  core/decode/U811/ZN (LVT_AOI211HDV2)                  0.1076    0.0568     2.7440 f
  core/decode/n309 (net)                        1                 0.0000     2.7440 f
  core/decode/U106/A1 (LVT_OAI21HDV2)                   0.1076    0.0000     2.7440 f
  core/decode/U106/ZN (LVT_OAI21HDV2)                   0.1351    0.1045     2.8486 r
  core/decode/n321 (net)                        1                 0.0000     2.8486 r
  core/decode/U851/A1 (LVT_NAND2HDV2)                   0.1351    0.0000     2.8486 r
  core/decode/U851/ZN (LVT_NAND2HDV2)                   0.0652    0.0577     2.9062 f
  core/decode/n329 (net)                        1                 0.0000     2.9062 f
  core/decode/U411/A1 (LVT_AOI21HDV2)                   0.0652    0.0000     2.9062 f
  core/decode/U411/ZN (LVT_AOI21HDV2)                   0.1175    0.0884     2.9946 r
  core/decode/n330 (net)                        1                 0.0000     2.9946 r
  core/decode/U410/B (LVT_OAI21HDV2)                    0.1175    0.0000     2.9946 r
  core/decode/U410/ZN (LVT_OAI21HDV2)                   0.0735    0.0680     3.0627 f
  core/decode/n367 (net)                        1                 0.0000     3.0627 f
  core/decode/U906/A1 (LVT_NAND2HDV2)                   0.0735    0.0000     3.0627 f
  core/decode/U906/ZN (LVT_NAND2HDV2)                   0.0542    0.0469     3.1095 r
  core/decode/n382 (net)                        1                 0.0000     3.1095 r
  core/decode/U926/A1 (LVT_NAND2HDV2)                   0.0542    0.0000     3.1095 r
  core/decode/U926/ZN (LVT_NAND2HDV2)                   0.0498    0.0450     3.1545 f
  core/decode/n418 (net)                        1                 0.0000     3.1545 f
  core/decode/U978/A1 (LVT_NAND2HDV2)                   0.0498    0.0000     3.1545 f
  core/decode/U978/ZN (LVT_NAND2HDV2)                   0.0558    0.0410     3.1955 r
  core/decode/n432 (net)                        1                 0.0000     3.1955 r
  core/decode/U997/A1 (LVT_NAND2HDV2)                   0.0558    0.0000     3.1955 r
  core/decode/U997/ZN (LVT_NAND2HDV2)                   0.0512    0.0453     3.2408 f
  core/decode/n476 (net)                        1                 0.0000     3.2408 f
  core/decode/U1058/A1 (LVT_NAND2HDV2)                  0.0512    0.0000     3.2408 f
  core/decode/U1058/ZN (LVT_NAND2HDV2)                  0.0559    0.0414     3.2822 r
  core/decode/n497 (net)                        1                 0.0000     3.2822 r
  core/decode/U1082/A1 (LVT_NAND2HDV2)                  0.0559    0.0000     3.2822 r
  core/decode/U1082/ZN (LVT_NAND2HDV2)                  0.0501    0.0453     3.3276 f
  core/decode/n542 (net)                        1                 0.0000     3.3276 f
  core/decode/U1127/A1 (LVT_NAND2HDV2)                  0.0501    0.0000     3.3276 f
  core/decode/U1127/ZN (LVT_NAND2HDV2)                  0.0548    0.0411     3.3686 r
  core/decode/n558 (net)                        1                 0.0000     3.3686 r
  core/decode/U1142/A1 (LVT_NAND2HDV2)                  0.0548    0.0000     3.3686 r
  core/decode/U1142/ZN (LVT_NAND2HDV2)                  0.0553    0.0451     3.4137 f
  core/decode/n605 (net)                        1                 0.0000     3.4137 f
  core/decode/U1171/A1 (LVT_NAND2HDV2)                  0.0553    0.0000     3.4137 f
  core/decode/U1171/ZN (LVT_NAND2HDV2)                  0.0548    0.0424     3.4562 r
  core/decode/n623 (net)                        1                 0.0000     3.4562 r
  core/decode/U1184/A1 (LVT_NAND2HDV2)                  0.0548    0.0000     3.4562 r
  core/decode/U1184/ZN (LVT_NAND2HDV2)                  0.0589    0.0451     3.5013 f
  core/decode/n681 (net)                        1                 0.0000     3.5013 f
  core/decode/U1209/A1 (LVT_NAND2HDV2)                  0.0589    0.0000     3.5013 f
  core/decode/U1209/ZN (LVT_NAND2HDV2)                  0.0544    0.0433     3.5446 r
  core/decode/n698 (net)                        1                 0.0000     3.5446 r
  core/decode/U1221/A1 (LVT_NAND2HDV2)                  0.0544    0.0000     3.5446 r
  core/decode/U1221/ZN (LVT_NAND2HDV2)                  0.0500    0.0450     3.5896 f
  core/decode/n741 (net)                        1                 0.0000     3.5896 f
  core/decode/U1231/A1 (LVT_NAND2HDV2)                  0.0500    0.0000     3.5896 f
  core/decode/U1231/ZN (LVT_NAND2HDV2)                  0.0551    0.0410     3.6306 r
  core/decode/n747 (net)                        1                 0.0000     3.6306 r
  core/decode/U1234/B1 (LVT_AOI22HDV2)                  0.0551    0.0000     3.6306 r
  core/decode/U1234/ZN (LVT_AOI22HDV2)                  0.1204    0.0498     3.6803 f
  core/decode/n748 (net)                        1                 0.0000     3.6803 f
  core/decode/U109/A1 (LVT_NOR2HDV2)                    0.1204    0.0000     3.6803 f
  core/decode/U109/ZN (LVT_NOR2HDV2)                    0.1043    0.0818     3.7622 r
  core/decode/n761 (net)                        1                 0.0000     3.7622 r
  core/decode/U1236/A1 (LVT_OAI22HDV2)                  0.1043    0.0000     3.7622 r
  core/decode/U1236/ZN (LVT_OAI22HDV2)                  0.0881    0.0676     3.8298 f
  core/decode/n762 (net)                        1                 0.0000     3.8298 f
  core/decode/U118/I (LVT_INHDV2)                       0.0881    0.0000     3.8298 f
  core/decode/U118/ZN (LVT_INHDV2)                      0.0528    0.0467     3.8765 r
  core/decode/n763 (net)                        1                 0.0000     3.8765 r
  core/decode/U1237/B (LVT_AOI21HDV2)                   0.0528    0.0000     3.8765 r
  core/decode/U1237/ZN (LVT_AOI21HDV2)                  0.0950    0.0347     3.9112 f
  core/decode/n764 (net)                        1                 0.0000     3.9112 f
  core/decode/U1238/B (LVT_IAO21HDV2)                   0.0950    0.0000     3.9112 f
  core/decode/U1238/ZN (LVT_IAO21HDV2)                  0.1014    0.0829     3.9941 r
  core/decode/n766 (net)                        1                 0.0000     3.9941 r
  core/decode/U1239/B (LVT_AOI21HDV2)                   0.1014    0.0000     3.9941 r
  core/decode/U1239/ZN (LVT_AOI21HDV2)                  0.0870    0.0416     4.0357 f
  core/decode/n767 (net)                        1                 0.0000     4.0357 f
  core/decode/U442/I (LVT_INHDV2)                       0.0870    0.0000     4.0357 f
  core/decode/U442/ZN (LVT_INHDV2)                      0.0518    0.0459     4.0816 r
  core/decode/n768 (net)                        1                 0.0000     4.0816 r
  core/decode/U35/B (LVT_IOA21HDV2)                     0.0518    0.0000     4.0816 r
  core/decode/U35/ZN (LVT_IOA21HDV2)                    0.0659    0.0498     4.1314 f
  core/decode/n782 (net)                        1                 0.0000     4.1314 f
  core/decode/U34/A1 (LVT_AOI21HDV2)                    0.0659    0.0000     4.1314 f
  core/decode/U34/ZN (LVT_AOI21HDV2)                    0.1249    0.0891     4.2205 r
  core/decode/n783 (net)                        1                 0.0000     4.2205 r
  core/decode/U1240/B (LVT_AOI21HDV2)                   0.1249    0.0000     4.2205 r
  core/decode/U1240/ZN (LVT_AOI21HDV2)                  0.0937    0.0444     4.2649 f
  core/decode/n784 (net)                        1                 0.0000     4.2649 f
  core/decode/U1241/B (LVT_IAO21HDV2)                   0.0937    0.0000     4.2649 f
  core/decode/U1241/ZN (LVT_IAO21HDV2)                  0.1012    0.0827     4.3476 r
  core/decode/n785 (net)                        1                 0.0000     4.3476 r
  core/decode/U1242/B (LVT_AOI21HDV2)                   0.1012    0.0000     4.3476 r
  core/decode/U1242/ZN (LVT_AOI21HDV2)                  0.0921    0.0418     4.3894 f
  core/decode/n786 (net)                        1                 0.0000     4.3894 f
  core/decode/U1243/B (LVT_IAO21HDV2)                   0.0921    0.0000     4.3894 f
  core/decode/U1243/ZN (LVT_IAO21HDV2)                  0.1010    0.0825     4.4720 r
  core/decode/n787 (net)                        1                 0.0000     4.4720 r
  core/decode/U1244/B (LVT_AOI21HDV2)                   0.1010    0.0000     4.4720 r
  core/decode/U1244/ZN (LVT_AOI21HDV2)                  0.0879    0.0418     4.5138 f
  core/decode/n788 (net)                        1                 0.0000     4.5138 f
  core/decode/U1245/B (LVT_IAO21HDV2)                   0.0879    0.0000     4.5138 f
  core/decode/U1245/ZN (LVT_IAO21HDV2)                  0.1000    0.0820     4.5958 r
  core/decode/n790 (net)                        1                 0.0000     4.5958 r
  core/decode/U1246/B (LVT_AOI21HDV2)                   0.1000    0.0000     4.5958 r
  core/decode/U1246/ZN (LVT_AOI21HDV2)                  0.0838    0.0417     4.6375 f
  core/decode/n791 (net)                        1                 0.0000     4.6375 f
  core/decode/U1247/B (LVT_IAO21HDV2)                   0.0838    0.0000     4.6375 f
  core/decode/U1247/ZN (LVT_IAO21HDV2)                  0.0987    0.0808     4.7182 r
  core/decode/n793 (net)                        1                 0.0000     4.7182 r
  core/decode/U1248/B (LVT_IAO21HDV2)                   0.0987    0.0000     4.7182 r
  core/decode/U1248/ZN (LVT_IAO21HDV2)                  0.0562    0.0423     4.7605 f
  core/decode/n796 (net)                        1                 0.0000     4.7605 f
  core/decode/U137/A1 (LVT_NOR2HDV1)                    0.0562    0.0000     4.7605 f
  core/decode/U137/ZN (LVT_NOR2HDV1)                    0.1218    0.0822     4.8428 r
  core/decode/n797 (net)                        1                 0.0000     4.8428 r
  core/decode/U1249/B (LVT_AOI21HDV2)                   0.1218    0.0000     4.8428 r
  core/decode/U1249/ZN (LVT_AOI21HDV2)                  0.0799    0.0430     4.8858 f
  core/decode/n798 (net)                        1                 0.0000     4.8858 f
  core/decode/U1250/A1 (LVT_NOR2HDV2)                   0.0799    0.0000     4.8858 f
  core/decode/U1250/ZN (LVT_NOR2HDV2)                   0.1399    0.0968     4.9827 r
  core/decode/n811 (net)                        1                 0.0000     4.9827 r
  core/decode/U1253/A1 (LVT_OAI21HDV4)                  0.1399    0.0000     4.9827 r
  core/decode/U1253/ZN (LVT_OAI21HDV4)                  0.0864    0.0645     5.0471 f
  core/decode/n1441 (net)                       1                 0.0000     5.0471 f
  core/decode/U1694/A1 (LVT_NAND2HDV4)                  0.0864    0.0000     5.0471 f
  core/decode/U1694/ZN (LVT_NAND2HDV4)                  0.0682    0.0564     5.1035 r
  core/decode/io_id_to_if_jump (net)            3                 0.0000     5.1035 r
  core/decode/io_id_to_if_jump (ysyx_210760_Decode_0)             0.0000     5.1035 r
  core/decode_io_id_to_if_jump (net)                              0.0000     5.1035 r
  core/fetch/io_id_to_if_jump (ysyx_210760_InstFetch_0)           0.0000     5.1035 r
  core/fetch/io_id_to_if_jump (net)                               0.0000     5.1035 r
  core/fetch/U262/A1 (LVT_NAND2HDV4)                    0.0682    0.0000     5.1035 r
  core/fetch/U262/ZN (LVT_NAND2HDV4)                    0.0560    0.0473     5.1508 f
  core/fetch/n282 (net)                         1                 0.0000     5.1508 f
  core/fetch/U263/I (LVT_INHDV4)                        0.0560    0.0000     5.1508 f
  core/fetch/U263/ZN (LVT_INHDV4)                       0.0465    0.0411     5.1919 r
  core/fetch/io_ds_stall (net)                  2                 0.0000     5.1919 r
  core/fetch/io_ds_stall (ysyx_210760_InstFetch_0)                0.0000     5.1919 r
  core/fetch_io_ds_stall (net)                                    0.0000     5.1919 r
  core/decode/io_ds_stall (ysyx_210760_Decode_0)                  0.0000     5.1919 r
  core/decode/io_ds_stall (net)                                   0.0000     5.1919 r
  core/decode/U560/A1 (LVT_AND2HDV8)                    0.0465    0.0000     5.1919 r
  core/decode/U560/Z (LVT_AND2HDV8)                     0.0759    0.1021     5.2940 r
  core/decode/io_csr_stall (net)                4                 0.0000     5.2940 r
  core/decode/io_csr_stall (ysyx_210760_Decode_0)                 0.0000     5.2940 r
  core/decode_io_csr_stall (net)                                  0.0000     5.2940 r
  core/wb/io_csr_stall (ysyx_210760_WB_0)                         0.0000     5.2940 r
  core/wb/io_csr_stall (net)                                      0.0000     5.2940 r
  core/wb/U57/A1 (LVT_NAND2HDV8)                        0.0759    0.0000     5.2940 r
  core/wb/U57/ZN (LVT_NAND2HDV8)                        0.0609    0.0455     5.3395 f
  core/wb/io_ws_allowin (net)                   3                 0.0000     5.3395 f
  core/wb/io_ws_allowin (ysyx_210760_WB_0)                        0.0000     5.3395 f
  core/wb_io_ws_allowin (net)                                     0.0000     5.3395 f
  core/lsu/io_ws_allowin (ysyx_210760_LSU_0)                      0.0000     5.3395 f
  core/lsu/io_ws_allowin (net)                                    0.0000     5.3395 f
  core/lsu/U619/A1 (LVT_NAND2HDV4)                      0.0609    0.0000     5.3395 f
  core/lsu/U619/ZN (LVT_NAND2HDV4)                      0.0557    0.0429     5.3825 r
  core/lsu/n459 (net)                           1                 0.0000     5.3825 r
  core/lsu/U620/A1 (LVT_NAND2HDV4)                      0.0557    0.0000     5.3825 r
  core/lsu/U620/ZN (LVT_NAND2HDV4)                      0.0962    0.0680     5.4504 f
  core/lsu/io_ls_allowin (net)                  4                 0.0000     5.4504 f
  core/lsu/io_ls_allowin (ysyx_210760_LSU_0)                      0.0000     5.4504 f
  core/lsu_io_ls_allowin (net)                                    0.0000     5.4504 f
  core/ex/io_ls_allowin (ysyx_210760_Execution_0)                 0.0000     5.4504 f
  core/ex/io_ls_allowin (net)                                     0.0000     5.4504 f
  core/ex/U926/I (LVT_INHDV4)                           0.0962    0.0000     5.4504 f
  core/ex/U926/ZN (LVT_INHDV4)                          0.0489    0.0433     5.4937 r
  core/ex/n219 (net)                            1                 0.0000     5.4937 r
  core/ex/U927/A1 (LVT_NAND2HDV4)                       0.0489    0.0000     5.4937 r
  core/ex/U927/ZN (LVT_NAND2HDV4)                       0.0689    0.0532     5.5468 f
  core/ex/io_es_allowin (net)                   4                 0.0000     5.5468 f
  core/ex/io_es_allowin (ysyx_210760_Execution_0)                 0.0000     5.5468 f
  core/ex_io_es_allowin (net)                                     0.0000     5.5468 f
  core/decode/io_es_allowin (ysyx_210760_Decode_0)                0.0000     5.5468 f
  core/decode/io_es_allowin (net)                                 0.0000     5.5468 f
  core/decode/U32/A1 (LVT_NAND2HDV2)                    0.0689    0.0000     5.5468 f
  core/decode/U32/ZN (LVT_NAND2HDV2)                    0.0760    0.0576     5.6044 r
  core/decode/n1452 (net)                       1                 0.0000     5.6044 r
  core/decode/U1698/A1 (LVT_NAND2HDV4)                  0.0760    0.0000     5.6044 r
  core/decode/U1698/ZN (LVT_NAND2HDV4)                  0.0997    0.0743     5.6787 f
  core/decode/io_ds_allowin (net)               5                 0.0000     5.6787 f
  core/decode/io_ds_allowin (ysyx_210760_Decode_0)                0.0000     5.6787 f
  core/decode_io_ds_allowin (net)                                 0.0000     5.6787 f
  core/dr/io_ds_allowin (ysyx_210760_DR_0)                        0.0000     5.6787 f
  core/dr/io_ds_allowin (net)                                     0.0000     5.6787 f
  core/dr/U31/I (LVT_INHDV4)                            0.0997    0.0000     5.6787 f
  core/dr/U31/ZN (LVT_INHDV4)                           0.0607    0.0531     5.7318 r
  core/dr/n114 (net)                            2                 0.0000     5.7318 r
  core/dr/U4/A1 (LVT_NOR2HDV2)                          0.0607    0.0000     5.7318 r
  core/dr/U4/ZN (LVT_NOR2HDV2)                          0.0976    0.0538     5.7857 f
  core/dr/n122 (net)                            4                 0.0000     5.7857 f
  core/dr/U7/I (LVT_BUFHDV2)                            0.0976    0.0000     5.7857 f
  core/dr/U7/Z (LVT_BUFHDV2)                            0.1261    0.1735     5.9592 f
  core/dr/n102 (net)                           15                 0.0000     5.9592 f
  core/dr/U46/A1 (LVT_AO22HDV1)                         0.1261    0.0000     5.9592 f
  core/dr/U46/Z (LVT_AO22HDV1)                          0.0725    0.2420     6.2012 f
  core/dr/n13 (net)                             1                 0.0000     6.2012 f
  core/dr/io_dr_to_id_inst_r_reg_8_/D (LVT_DQHDV1)      0.0725    0.0000     6.2012 f
  data arrival time                                                          6.2012
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/dr/io_dr_to_id_inst_r_reg_8_/CK (LVT_DQHDV1)               0.0000     6.3500 r
  library setup time                                             -0.1485     6.2015
  data required time                                                         6.2015
  ------------------------------------------------------------------------------------
  data required time                                                         6.2015
  data arrival time                                                         -6.2012
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0003
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1497
    Unconnected ports (LINT-28)                                   285
    Feedthrough (LINT-29)                                         950
    Shorted outputs (LINT-31)                                     150
    Constant outputs (LINT-52)                                    112
Cells                                                              33
    Connected to power or ground (LINT-32)                         32
    Nets connected to multiple pins on same cell (LINT-33)          1
Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210760', net 's_a_brid_io_dram_addr_ok' driven by pin 's_a_brid/io_dram_addr_ok' has no loads. (LINT-2)
Warning: In design 'ysyx_210760', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[63]' is connected directly to output port 'io_axi_w_data_o[63]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[62]' is connected directly to output port 'io_axi_w_data_o[62]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[61]' is connected directly to output port 'io_axi_w_data_o[61]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[60]' is connected directly to output port 'io_axi_w_data_o[60]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[59]' is connected directly to output port 'io_axi_w_data_o[59]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[58]' is connected directly to output port 'io_axi_w_data_o[58]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[57]' is connected directly to output port 'io_axi_w_data_o[57]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[56]' is connected directly to output port 'io_axi_w_data_o[56]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[55]' is connected directly to output port 'io_axi_w_data_o[55]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[54]' is connected directly to output port 'io_axi_w_data_o[54]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[53]' is connected directly to output port 'io_axi_w_data_o[53]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[52]' is connected directly to output port 'io_axi_w_data_o[52]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[51]' is connected directly to output port 'io_axi_w_data_o[51]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[50]' is connected directly to output port 'io_axi_w_data_o[50]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[49]' is connected directly to output port 'io_axi_w_data_o[49]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[48]' is connected directly to output port 'io_axi_w_data_o[48]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[47]' is connected directly to output port 'io_axi_w_data_o[47]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[46]' is connected directly to output port 'io_axi_w_data_o[46]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[45]' is connected directly to output port 'io_axi_w_data_o[45]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[44]' is connected directly to output port 'io_axi_w_data_o[44]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[43]' is connected directly to output port 'io_axi_w_data_o[43]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[42]' is connected directly to output port 'io_axi_w_data_o[42]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[41]' is connected directly to output port 'io_axi_w_data_o[41]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[40]' is connected directly to output port 'io_axi_w_data_o[40]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[39]' is connected directly to output port 'io_axi_w_data_o[39]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[38]' is connected directly to output port 'io_axi_w_data_o[38]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[37]' is connected directly to output port 'io_axi_w_data_o[37]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[36]' is connected directly to output port 'io_axi_w_data_o[36]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[35]' is connected directly to output port 'io_axi_w_data_o[35]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[34]' is connected directly to output port 'io_axi_w_data_o[34]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[33]' is connected directly to output port 'io_axi_w_data_o[33]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[32]' is connected directly to output port 'io_axi_w_data_o[32]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[31]' is connected directly to output port 'io_axi_w_data_o[31]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[30]' is connected directly to output port 'io_axi_w_data_o[30]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[29]' is connected directly to output port 'io_axi_w_data_o[29]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[28]' is connected directly to output port 'io_axi_w_data_o[28]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[27]' is connected directly to output port 'io_axi_w_data_o[27]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[26]' is connected directly to output port 'io_axi_w_data_o[26]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[25]' is connected directly to output port 'io_axi_w_data_o[25]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[24]' is connected directly to output port 'io_axi_w_data_o[24]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[23]' is connected directly to output port 'io_axi_w_data_o[23]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[22]' is connected directly to output port 'io_axi_w_data_o[22]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[21]' is connected directly to output port 'io_axi_w_data_o[21]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[20]' is connected directly to output port 'io_axi_w_data_o[20]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[19]' is connected directly to output port 'io_axi_w_data_o[19]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[18]' is connected directly to output port 'io_axi_w_data_o[18]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[17]' is connected directly to output port 'io_axi_w_data_o[17]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[16]' is connected directly to output port 'io_axi_w_data_o[16]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[15]' is connected directly to output port 'io_axi_w_data_o[15]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[14]' is connected directly to output port 'io_axi_w_data_o[14]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[13]' is connected directly to output port 'io_axi_w_data_o[13]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[12]' is connected directly to output port 'io_axi_w_data_o[12]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[11]' is connected directly to output port 'io_axi_w_data_o[11]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[10]' is connected directly to output port 'io_axi_w_data_o[10]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[9]' is connected directly to output port 'io_axi_w_data_o[9]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[8]' is connected directly to output port 'io_axi_w_data_o[8]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[7]' is connected directly to output port 'io_axi_w_data_o[7]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[6]' is connected directly to output port 'io_axi_w_data_o[6]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[5]' is connected directly to output port 'io_axi_w_data_o[5]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[4]' is connected directly to output port 'io_axi_w_data_o[4]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[3]' is connected directly to output port 'io_axi_w_data_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[2]' is connected directly to output port 'io_axi_w_data_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[1]' is connected directly to output port 'io_axi_w_data_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[0]' is connected directly to output port 'io_axi_w_data_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[31]' is connected directly to output port 'io_axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[31]' is connected directly to output port 'io_axi_aw_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[30]' is connected directly to output port 'io_axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[30]' is connected directly to output port 'io_axi_aw_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[29]' is connected directly to output port 'io_axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[29]' is connected directly to output port 'io_axi_aw_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[28]' is connected directly to output port 'io_axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[28]' is connected directly to output port 'io_axi_aw_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[27]' is connected directly to output port 'io_axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[27]' is connected directly to output port 'io_axi_aw_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[26]' is connected directly to output port 'io_axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[26]' is connected directly to output port 'io_axi_aw_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[25]' is connected directly to output port 'io_axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[25]' is connected directly to output port 'io_axi_aw_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[24]' is connected directly to output port 'io_axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[24]' is connected directly to output port 'io_axi_aw_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[23]' is connected directly to output port 'io_axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[23]' is connected directly to output port 'io_axi_aw_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[22]' is connected directly to output port 'io_axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[22]' is connected directly to output port 'io_axi_aw_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[21]' is connected directly to output port 'io_axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[21]' is connected directly to output port 'io_axi_aw_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[20]' is connected directly to output port 'io_axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[20]' is connected directly to output port 'io_axi_aw_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[19]' is connected directly to output port 'io_axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[19]' is connected directly to output port 'io_axi_aw_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[18]' is connected directly to output port 'io_axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[18]' is connected directly to output port 'io_axi_aw_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[17]' is connected directly to output port 'io_axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[17]' is connected directly to output port 'io_axi_aw_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[16]' is connected directly to output port 'io_axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[16]' is connected directly to output port 'io_axi_aw_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[15]' is connected directly to output port 'io_axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[15]' is connected directly to output port 'io_axi_aw_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[14]' is connected directly to output port 'io_axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[14]' is connected directly to output port 'io_axi_aw_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[13]' is connected directly to output port 'io_axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[13]' is connected directly to output port 'io_axi_aw_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[12]' is connected directly to output port 'io_axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[12]' is connected directly to output port 'io_axi_aw_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[11]' is connected directly to output port 'io_axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[11]' is connected directly to output port 'io_axi_aw_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[10]' is connected directly to output port 'io_axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[10]' is connected directly to output port 'io_axi_aw_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[9]' is connected directly to output port 'io_axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[9]' is connected directly to output port 'io_axi_aw_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[8]' is connected directly to output port 'io_axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[8]' is connected directly to output port 'io_axi_aw_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[7]' is connected directly to output port 'io_axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[7]' is connected directly to output port 'io_axi_aw_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[6]' is connected directly to output port 'io_axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[6]' is connected directly to output port 'io_axi_aw_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[5]' is connected directly to output port 'io_axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[5]' is connected directly to output port 'io_axi_aw_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[4]' is connected directly to output port 'io_axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[4]' is connected directly to output port 'io_axi_aw_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[3]' is connected directly to output port 'io_axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[3]' is connected directly to output port 'io_axi_aw_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[2]' is connected directly to output port 'io_axi_ar_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[2]' is connected directly to output port 'io_axi_aw_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[1]' is connected directly to output port 'io_axi_ar_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[1]' is connected directly to output port 'io_axi_aw_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[0]' is connected directly to output port 'io_axi_ar_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[0]' is connected directly to output port 'io_axi_aw_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_size_i[1]' is connected directly to output port 'io_axi_ar_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_size_i[1]' is connected directly to output port 'io_axi_aw_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_size_i[0]' is connected directly to output port 'io_axi_ar_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_size_i[0]' is connected directly to output port 'io_axi_aw_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[7]' is connected directly to output port 'io_axi_w_strb_o[7]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[6]' is connected directly to output port 'io_axi_w_strb_o[6]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[5]' is connected directly to output port 'io_axi_w_strb_o[5]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[4]' is connected directly to output port 'io_axi_w_strb_o[4]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[3]' is connected directly to output port 'io_axi_w_strb_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[2]' is connected directly to output port 'io_axi_w_strb_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[1]' is connected directly to output port 'io_axi_w_strb_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[0]' is connected directly to output port 'io_axi_w_strb_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[3]' is connected directly to output port 'io_axi_ar_id_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[3]' is connected directly to output port 'io_axi_aw_id_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[2]' is connected directly to output port 'io_axi_ar_id_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[2]' is connected directly to output port 'io_axi_aw_id_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[1]' is connected directly to output port 'io_axi_ar_id_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[1]' is connected directly to output port 'io_axi_aw_id_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[0]' is connected directly to output port 'io_axi_ar_id_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[0]' is connected directly to output port 'io_axi_aw_id_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[63]' is connected directly to output port 'io_id_to_ex_pc[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[62]' is connected directly to output port 'io_id_to_ex_pc[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[61]' is connected directly to output port 'io_id_to_ex_pc[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[60]' is connected directly to output port 'io_id_to_ex_pc[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[59]' is connected directly to output port 'io_id_to_ex_pc[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[58]' is connected directly to output port 'io_id_to_ex_pc[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[57]' is connected directly to output port 'io_id_to_ex_pc[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[56]' is connected directly to output port 'io_id_to_ex_pc[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[55]' is connected directly to output port 'io_id_to_ex_pc[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[54]' is connected directly to output port 'io_id_to_ex_pc[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[53]' is connected directly to output port 'io_id_to_ex_pc[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[52]' is connected directly to output port 'io_id_to_ex_pc[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[51]' is connected directly to output port 'io_id_to_ex_pc[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[50]' is connected directly to output port 'io_id_to_ex_pc[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[49]' is connected directly to output port 'io_id_to_ex_pc[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[48]' is connected directly to output port 'io_id_to_ex_pc[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[47]' is connected directly to output port 'io_id_to_ex_pc[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[46]' is connected directly to output port 'io_id_to_ex_pc[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[45]' is connected directly to output port 'io_id_to_ex_pc[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[44]' is connected directly to output port 'io_id_to_ex_pc[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[43]' is connected directly to output port 'io_id_to_ex_pc[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[42]' is connected directly to output port 'io_id_to_ex_pc[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[41]' is connected directly to output port 'io_id_to_ex_pc[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[40]' is connected directly to output port 'io_id_to_ex_pc[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[39]' is connected directly to output port 'io_id_to_ex_pc[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[38]' is connected directly to output port 'io_id_to_ex_pc[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[37]' is connected directly to output port 'io_id_to_ex_pc[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[36]' is connected directly to output port 'io_id_to_ex_pc[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[35]' is connected directly to output port 'io_id_to_ex_pc[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[34]' is connected directly to output port 'io_id_to_ex_pc[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[33]' is connected directly to output port 'io_id_to_ex_pc[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[32]' is connected directly to output port 'io_id_to_ex_pc[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[31]' is connected directly to output port 'io_id_to_ex_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[30]' is connected directly to output port 'io_id_to_ex_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[29]' is connected directly to output port 'io_id_to_ex_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[28]' is connected directly to output port 'io_id_to_ex_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[27]' is connected directly to output port 'io_id_to_ex_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[26]' is connected directly to output port 'io_id_to_ex_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[25]' is connected directly to output port 'io_id_to_ex_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[24]' is connected directly to output port 'io_id_to_ex_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[23]' is connected directly to output port 'io_id_to_ex_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[22]' is connected directly to output port 'io_id_to_ex_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[21]' is connected directly to output port 'io_id_to_ex_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[20]' is connected directly to output port 'io_id_to_ex_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[19]' is connected directly to output port 'io_id_to_ex_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[18]' is connected directly to output port 'io_id_to_ex_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[17]' is connected directly to output port 'io_id_to_ex_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[16]' is connected directly to output port 'io_id_to_ex_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[15]' is connected directly to output port 'io_id_to_ex_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[14]' is connected directly to output port 'io_id_to_ex_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[13]' is connected directly to output port 'io_id_to_ex_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[12]' is connected directly to output port 'io_id_to_ex_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[11]' is connected directly to output port 'io_id_to_ex_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[10]' is connected directly to output port 'io_id_to_ex_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[9]' is connected directly to output port 'io_id_to_ex_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[8]' is connected directly to output port 'io_id_to_ex_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[7]' is connected directly to output port 'io_id_to_ex_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[6]' is connected directly to output port 'io_id_to_ex_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[5]' is connected directly to output port 'io_id_to_ex_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[4]' is connected directly to output port 'io_id_to_ex_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[3]' is connected directly to output port 'io_id_to_ex_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[2]' is connected directly to output port 'io_id_to_ex_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[1]' is connected directly to output port 'io_id_to_ex_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[0]' is connected directly to output port 'io_id_to_ex_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_inst[24]' is connected directly to output port 'io_rs2_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_inst[23]' is connected directly to output port 'io_rs2_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_inst[22]' is connected directly to output port 'io_rs2_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_inst[21]' is connected directly to output port 'io_rs2_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_inst[20]' is connected directly to output port 'io_rs2_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_csr_to_id_csr_jump' is connected directly to output port 'io_intr_flush'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_es_valid' is connected directly to output port 'io_es_to_ls_valid'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[7]' is connected directly to output port 'io_ex_to_lsu_lsuop[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[6]' is connected directly to output port 'io_ex_to_lsu_lsuop[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[5]' is connected directly to output port 'io_ex_to_lsu_lsuop[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[4]' is connected directly to output port 'io_ex_to_lsu_lsuop[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[3]' is connected directly to output port 'io_ex_to_lsu_lsuop[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[2]' is connected directly to output port 'io_ex_to_lsu_lsuop[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[1]' is connected directly to output port 'io_ex_to_lsu_lsuop[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[0]' is connected directly to output port 'io_ex_to_lsu_lsuop[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[11]' is connected directly to output port 'io_ex_to_lsu_rv64op[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[10]' is connected directly to output port 'io_ex_to_lsu_rv64op[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[9]' is connected directly to output port 'io_ex_to_lsu_rv64op[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[8]' is connected directly to output port 'io_ex_to_lsu_rv64op[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[7]' is connected directly to output port 'io_ex_to_lsu_rv64op[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[6]' is connected directly to output port 'io_ex_to_lsu_rv64op[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[5]' is connected directly to output port 'io_ex_to_lsu_rv64op[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[4]' is connected directly to output port 'io_ex_to_lsu_rv64op[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[3]' is connected directly to output port 'io_ex_to_lsu_rv64op[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[2]' is connected directly to output port 'io_ex_to_lsu_rv64op[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[1]' is connected directly to output port 'io_ex_to_lsu_rv64op[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[0]' is connected directly to output port 'io_ex_to_lsu_rv64op[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[63]' is connected directly to output port 'io_ex_to_lsu_src1[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[62]' is connected directly to output port 'io_ex_to_lsu_src1[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[61]' is connected directly to output port 'io_ex_to_lsu_src1[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[60]' is connected directly to output port 'io_ex_to_lsu_src1[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[59]' is connected directly to output port 'io_ex_to_lsu_src1[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[58]' is connected directly to output port 'io_ex_to_lsu_src1[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[57]' is connected directly to output port 'io_ex_to_lsu_src1[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[56]' is connected directly to output port 'io_ex_to_lsu_src1[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[55]' is connected directly to output port 'io_ex_to_lsu_src1[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[54]' is connected directly to output port 'io_ex_to_lsu_src1[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[53]' is connected directly to output port 'io_ex_to_lsu_src1[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[52]' is connected directly to output port 'io_ex_to_lsu_src1[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[51]' is connected directly to output port 'io_ex_to_lsu_src1[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[50]' is connected directly to output port 'io_ex_to_lsu_src1[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[49]' is connected directly to output port 'io_ex_to_lsu_src1[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[48]' is connected directly to output port 'io_ex_to_lsu_src1[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[47]' is connected directly to output port 'io_ex_to_lsu_src1[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[46]' is connected directly to output port 'io_ex_to_lsu_src1[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[45]' is connected directly to output port 'io_ex_to_lsu_src1[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[44]' is connected directly to output port 'io_ex_to_lsu_src1[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[43]' is connected directly to output port 'io_ex_to_lsu_src1[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[42]' is connected directly to output port 'io_ex_to_lsu_src1[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[41]' is connected directly to output port 'io_ex_to_lsu_src1[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[40]' is connected directly to output port 'io_ex_to_lsu_src1[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[39]' is connected directly to output port 'io_ex_to_lsu_src1[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[38]' is connected directly to output port 'io_ex_to_lsu_src1[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[37]' is connected directly to output port 'io_ex_to_lsu_src1[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[36]' is connected directly to output port 'io_ex_to_lsu_src1[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[35]' is connected directly to output port 'io_ex_to_lsu_src1[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[34]' is connected directly to output port 'io_ex_to_lsu_src1[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[33]' is connected directly to output port 'io_ex_to_lsu_src1[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[32]' is connected directly to output port 'io_ex_to_lsu_src1[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[31]' is connected directly to output port 'io_ex_to_lsu_src1[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[30]' is connected directly to output port 'io_ex_to_lsu_src1[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[29]' is connected directly to output port 'io_ex_to_lsu_src1[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[28]' is connected directly to output port 'io_ex_to_lsu_src1[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[27]' is connected directly to output port 'io_ex_to_lsu_src1[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[26]' is connected directly to output port 'io_ex_to_lsu_src1[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[25]' is connected directly to output port 'io_ex_to_lsu_src1[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[24]' is connected directly to output port 'io_ex_to_lsu_src1[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[23]' is connected directly to output port 'io_ex_to_lsu_src1[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[22]' is connected directly to output port 'io_ex_to_lsu_src1[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[21]' is connected directly to output port 'io_ex_to_lsu_src1[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[20]' is connected directly to output port 'io_ex_to_lsu_src1[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[19]' is connected directly to output port 'io_ex_to_lsu_src1[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[18]' is connected directly to output port 'io_ex_to_lsu_src1[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[17]' is connected directly to output port 'io_ex_to_lsu_src1[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[16]' is connected directly to output port 'io_ex_to_lsu_src1[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[15]' is connected directly to output port 'io_ex_to_lsu_src1[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[14]' is connected directly to output port 'io_ex_to_lsu_src1[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[13]' is connected directly to output port 'io_ex_to_lsu_src1[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[12]' is connected directly to output port 'io_ex_to_lsu_src1[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[11]' is connected directly to output port 'io_ex_to_lsu_src1[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[10]' is connected directly to output port 'io_ex_to_lsu_src1[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[9]' is connected directly to output port 'io_ex_to_lsu_src1[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[8]' is connected directly to output port 'io_ex_to_lsu_src1[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[7]' is connected directly to output port 'io_ex_to_lsu_src1[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[6]' is connected directly to output port 'io_ex_to_lsu_src1[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[5]' is connected directly to output port 'io_ex_to_lsu_src1[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[4]' is connected directly to output port 'io_ex_to_lsu_src1[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[3]' is connected directly to output port 'io_ex_to_lsu_src1[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[2]' is connected directly to output port 'io_ex_to_lsu_src1[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[1]' is connected directly to output port 'io_ex_to_lsu_src1[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[0]' is connected directly to output port 'io_ex_to_lsu_src1[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[63]' is connected directly to output port 'io_ex_to_lsu_src2[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[62]' is connected directly to output port 'io_ex_to_lsu_src2[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[61]' is connected directly to output port 'io_ex_to_lsu_src2[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[60]' is connected directly to output port 'io_ex_to_lsu_src2[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[59]' is connected directly to output port 'io_ex_to_lsu_src2[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[58]' is connected directly to output port 'io_ex_to_lsu_src2[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[57]' is connected directly to output port 'io_ex_to_lsu_src2[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[56]' is connected directly to output port 'io_ex_to_lsu_src2[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[55]' is connected directly to output port 'io_ex_to_lsu_src2[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[54]' is connected directly to output port 'io_ex_to_lsu_src2[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[53]' is connected directly to output port 'io_ex_to_lsu_src2[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[52]' is connected directly to output port 'io_ex_to_lsu_src2[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[51]' is connected directly to output port 'io_ex_to_lsu_src2[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[50]' is connected directly to output port 'io_ex_to_lsu_src2[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[49]' is connected directly to output port 'io_ex_to_lsu_src2[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[48]' is connected directly to output port 'io_ex_to_lsu_src2[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[47]' is connected directly to output port 'io_ex_to_lsu_src2[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[46]' is connected directly to output port 'io_ex_to_lsu_src2[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[45]' is connected directly to output port 'io_ex_to_lsu_src2[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[44]' is connected directly to output port 'io_ex_to_lsu_src2[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[43]' is connected directly to output port 'io_ex_to_lsu_src2[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[42]' is connected directly to output port 'io_ex_to_lsu_src2[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[41]' is connected directly to output port 'io_ex_to_lsu_src2[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[40]' is connected directly to output port 'io_ex_to_lsu_src2[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[39]' is connected directly to output port 'io_ex_to_lsu_src2[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[38]' is connected directly to output port 'io_ex_to_lsu_src2[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[37]' is connected directly to output port 'io_ex_to_lsu_src2[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[36]' is connected directly to output port 'io_ex_to_lsu_src2[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[35]' is connected directly to output port 'io_ex_to_lsu_src2[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[34]' is connected directly to output port 'io_ex_to_lsu_src2[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[33]' is connected directly to output port 'io_ex_to_lsu_src2[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[32]' is connected directly to output port 'io_ex_to_lsu_src2[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[31]' is connected directly to output port 'io_ex_to_lsu_src2[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[30]' is connected directly to output port 'io_ex_to_lsu_src2[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[29]' is connected directly to output port 'io_ex_to_lsu_src2[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[28]' is connected directly to output port 'io_ex_to_lsu_src2[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[27]' is connected directly to output port 'io_ex_to_lsu_src2[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[26]' is connected directly to output port 'io_ex_to_lsu_src2[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[25]' is connected directly to output port 'io_ex_to_lsu_src2[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[24]' is connected directly to output port 'io_ex_to_lsu_src2[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[23]' is connected directly to output port 'io_ex_to_lsu_src2[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[22]' is connected directly to output port 'io_ex_to_lsu_src2[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[21]' is connected directly to output port 'io_ex_to_lsu_src2[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[20]' is connected directly to output port 'io_ex_to_lsu_src2[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[19]' is connected directly to output port 'io_ex_to_lsu_src2[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[18]' is connected directly to output port 'io_ex_to_lsu_src2[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[17]' is connected directly to output port 'io_ex_to_lsu_src2[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[16]' is connected directly to output port 'io_ex_to_lsu_src2[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[15]' is connected directly to output port 'io_ex_to_lsu_src2[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[14]' is connected directly to output port 'io_ex_to_lsu_src2[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[13]' is connected directly to output port 'io_ex_to_lsu_src2[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[12]' is connected directly to output port 'io_ex_to_lsu_src2[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[11]' is connected directly to output port 'io_ex_to_lsu_src2[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[10]' is connected directly to output port 'io_ex_to_lsu_src2[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[9]' is connected directly to output port 'io_ex_to_lsu_src2[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[8]' is connected directly to output port 'io_ex_to_lsu_src2[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[7]' is connected directly to output port 'io_ex_to_lsu_src2[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[6]' is connected directly to output port 'io_ex_to_lsu_src2[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[5]' is connected directly to output port 'io_ex_to_lsu_src2[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[4]' is connected directly to output port 'io_ex_to_lsu_src2[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[3]' is connected directly to output port 'io_ex_to_lsu_src2[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[2]' is connected directly to output port 'io_ex_to_lsu_src2[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[1]' is connected directly to output port 'io_ex_to_lsu_src2[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[0]' is connected directly to output port 'io_ex_to_lsu_src2[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[63]' is connected directly to output port 'io_ex_to_lsu_imm[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[62]' is connected directly to output port 'io_ex_to_lsu_imm[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[61]' is connected directly to output port 'io_ex_to_lsu_imm[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[60]' is connected directly to output port 'io_ex_to_lsu_imm[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[59]' is connected directly to output port 'io_ex_to_lsu_imm[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[58]' is connected directly to output port 'io_ex_to_lsu_imm[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[57]' is connected directly to output port 'io_ex_to_lsu_imm[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[56]' is connected directly to output port 'io_ex_to_lsu_imm[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[55]' is connected directly to output port 'io_ex_to_lsu_imm[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[54]' is connected directly to output port 'io_ex_to_lsu_imm[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[53]' is connected directly to output port 'io_ex_to_lsu_imm[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[52]' is connected directly to output port 'io_ex_to_lsu_imm[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[51]' is connected directly to output port 'io_ex_to_lsu_imm[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[50]' is connected directly to output port 'io_ex_to_lsu_imm[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[49]' is connected directly to output port 'io_ex_to_lsu_imm[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[48]' is connected directly to output port 'io_ex_to_lsu_imm[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[47]' is connected directly to output port 'io_ex_to_lsu_imm[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[46]' is connected directly to output port 'io_ex_to_lsu_imm[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[45]' is connected directly to output port 'io_ex_to_lsu_imm[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[44]' is connected directly to output port 'io_ex_to_lsu_imm[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[43]' is connected directly to output port 'io_ex_to_lsu_imm[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[42]' is connected directly to output port 'io_ex_to_lsu_imm[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[41]' is connected directly to output port 'io_ex_to_lsu_imm[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[40]' is connected directly to output port 'io_ex_to_lsu_imm[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[39]' is connected directly to output port 'io_ex_to_lsu_imm[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[38]' is connected directly to output port 'io_ex_to_lsu_imm[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[37]' is connected directly to output port 'io_ex_to_lsu_imm[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[36]' is connected directly to output port 'io_ex_to_lsu_imm[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[35]' is connected directly to output port 'io_ex_to_lsu_imm[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[34]' is connected directly to output port 'io_ex_to_lsu_imm[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[33]' is connected directly to output port 'io_ex_to_lsu_imm[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[32]' is connected directly to output port 'io_ex_to_lsu_imm[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[31]' is connected directly to output port 'io_ex_to_lsu_imm[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[30]' is connected directly to output port 'io_ex_to_lsu_imm[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[29]' is connected directly to output port 'io_ex_to_lsu_imm[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[28]' is connected directly to output port 'io_ex_to_lsu_imm[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[27]' is connected directly to output port 'io_ex_to_lsu_imm[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[26]' is connected directly to output port 'io_ex_to_lsu_imm[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[25]' is connected directly to output port 'io_ex_to_lsu_imm[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[24]' is connected directly to output port 'io_ex_to_lsu_imm[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[23]' is connected directly to output port 'io_ex_to_lsu_imm[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[22]' is connected directly to output port 'io_ex_to_lsu_imm[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[21]' is connected directly to output port 'io_ex_to_lsu_imm[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[20]' is connected directly to output port 'io_ex_to_lsu_imm[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[19]' is connected directly to output port 'io_ex_to_lsu_imm[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[18]' is connected directly to output port 'io_ex_to_lsu_imm[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[17]' is connected directly to output port 'io_ex_to_lsu_imm[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[16]' is connected directly to output port 'io_ex_to_lsu_imm[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[15]' is connected directly to output port 'io_ex_to_lsu_imm[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[14]' is connected directly to output port 'io_ex_to_lsu_imm[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[13]' is connected directly to output port 'io_ex_to_lsu_imm[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[12]' is connected directly to output port 'io_ex_to_lsu_imm[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[11]' is connected directly to output port 'io_ex_to_lsu_imm[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[10]' is connected directly to output port 'io_ex_to_lsu_imm[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[9]' is connected directly to output port 'io_ex_to_lsu_imm[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[8]' is connected directly to output port 'io_ex_to_lsu_imm[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[7]' is connected directly to output port 'io_ex_to_lsu_imm[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[6]' is connected directly to output port 'io_ex_to_lsu_imm[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[5]' is connected directly to output port 'io_ex_to_lsu_imm[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[4]' is connected directly to output port 'io_ex_to_lsu_imm[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[3]' is connected directly to output port 'io_ex_to_lsu_imm[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[2]' is connected directly to output port 'io_ex_to_lsu_imm[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[1]' is connected directly to output port 'io_ex_to_lsu_imm[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[0]' is connected directly to output port 'io_ex_to_lsu_imm[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[4]' is connected directly to output port 'io_ex_fwd_dst[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[4]' is connected directly to output port 'io_ex_to_lsu_dest[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[3]' is connected directly to output port 'io_ex_fwd_dst[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[3]' is connected directly to output port 'io_ex_to_lsu_dest[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[2]' is connected directly to output port 'io_ex_fwd_dst[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[2]' is connected directly to output port 'io_ex_to_lsu_dest[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[1]' is connected directly to output port 'io_ex_fwd_dst[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[1]' is connected directly to output port 'io_ex_to_lsu_dest[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[0]' is connected directly to output port 'io_ex_fwd_dst[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[0]' is connected directly to output port 'io_ex_to_lsu_dest[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rf_w' is connected directly to output port 'io_ex_to_lsu_rf_w'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_load' is connected directly to output port 'io_ex_to_lsu_load'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_save' is connected directly to output port 'io_ex_to_lsu_save'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[63]' is connected directly to output port 'io_ex_to_lsu_pc[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[62]' is connected directly to output port 'io_ex_to_lsu_pc[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[61]' is connected directly to output port 'io_ex_to_lsu_pc[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[60]' is connected directly to output port 'io_ex_to_lsu_pc[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[59]' is connected directly to output port 'io_ex_to_lsu_pc[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[58]' is connected directly to output port 'io_ex_to_lsu_pc[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[57]' is connected directly to output port 'io_ex_to_lsu_pc[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[56]' is connected directly to output port 'io_ex_to_lsu_pc[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[55]' is connected directly to output port 'io_ex_to_lsu_pc[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[54]' is connected directly to output port 'io_ex_to_lsu_pc[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[53]' is connected directly to output port 'io_ex_to_lsu_pc[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[52]' is connected directly to output port 'io_ex_to_lsu_pc[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[51]' is connected directly to output port 'io_ex_to_lsu_pc[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[50]' is connected directly to output port 'io_ex_to_lsu_pc[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[49]' is connected directly to output port 'io_ex_to_lsu_pc[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[48]' is connected directly to output port 'io_ex_to_lsu_pc[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[47]' is connected directly to output port 'io_ex_to_lsu_pc[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[46]' is connected directly to output port 'io_ex_to_lsu_pc[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[45]' is connected directly to output port 'io_ex_to_lsu_pc[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[44]' is connected directly to output port 'io_ex_to_lsu_pc[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[43]' is connected directly to output port 'io_ex_to_lsu_pc[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[42]' is connected directly to output port 'io_ex_to_lsu_pc[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[41]' is connected directly to output port 'io_ex_to_lsu_pc[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[40]' is connected directly to output port 'io_ex_to_lsu_pc[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[39]' is connected directly to output port 'io_ex_to_lsu_pc[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[38]' is connected directly to output port 'io_ex_to_lsu_pc[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[37]' is connected directly to output port 'io_ex_to_lsu_pc[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[36]' is connected directly to output port 'io_ex_to_lsu_pc[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[35]' is connected directly to output port 'io_ex_to_lsu_pc[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[34]' is connected directly to output port 'io_ex_to_lsu_pc[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[33]' is connected directly to output port 'io_ex_to_lsu_pc[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[32]' is connected directly to output port 'io_ex_to_lsu_pc[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[31]' is connected directly to output port 'io_ex_to_lsu_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[30]' is connected directly to output port 'io_ex_to_lsu_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[29]' is connected directly to output port 'io_ex_to_lsu_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[28]' is connected directly to output port 'io_ex_to_lsu_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[27]' is connected directly to output port 'io_ex_to_lsu_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[26]' is connected directly to output port 'io_ex_to_lsu_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[25]' is connected directly to output port 'io_ex_to_lsu_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[24]' is connected directly to output port 'io_ex_to_lsu_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[23]' is connected directly to output port 'io_ex_to_lsu_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[22]' is connected directly to output port 'io_ex_to_lsu_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[21]' is connected directly to output port 'io_ex_to_lsu_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[20]' is connected directly to output port 'io_ex_to_lsu_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[19]' is connected directly to output port 'io_ex_to_lsu_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[18]' is connected directly to output port 'io_ex_to_lsu_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[17]' is connected directly to output port 'io_ex_to_lsu_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[16]' is connected directly to output port 'io_ex_to_lsu_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[15]' is connected directly to output port 'io_ex_to_lsu_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[14]' is connected directly to output port 'io_ex_to_lsu_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[13]' is connected directly to output port 'io_ex_to_lsu_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[12]' is connected directly to output port 'io_ex_to_lsu_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[11]' is connected directly to output port 'io_ex_to_lsu_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[10]' is connected directly to output port 'io_ex_to_lsu_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[9]' is connected directly to output port 'io_ex_to_lsu_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[8]' is connected directly to output port 'io_ex_to_lsu_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[7]' is connected directly to output port 'io_ex_to_lsu_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[6]' is connected directly to output port 'io_ex_to_lsu_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[5]' is connected directly to output port 'io_ex_to_lsu_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[4]' is connected directly to output port 'io_ex_to_lsu_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[3]' is connected directly to output port 'io_ex_to_lsu_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[2]' is connected directly to output port 'io_ex_to_lsu_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[1]' is connected directly to output port 'io_ex_to_lsu_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[0]' is connected directly to output port 'io_ex_to_lsu_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_is_csr' is connected directly to output port 'io_ex_to_lsu_is_csr'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[7]' is connected directly to output port 'io_ex_to_lsu_csrop[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[6]' is connected directly to output port 'io_ex_to_lsu_csrop[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[5]' is connected directly to output port 'io_ex_to_lsu_csrop[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[4]' is connected directly to output port 'io_ex_to_lsu_csrop[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[3]' is connected directly to output port 'io_ex_to_lsu_csrop[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[2]' is connected directly to output port 'io_ex_to_lsu_csrop[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[1]' is connected directly to output port 'io_ex_to_lsu_csrop[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[0]' is connected directly to output port 'io_ex_to_lsu_csrop[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[11]' is connected directly to output port 'io_ex_to_lsu_csr_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[10]' is connected directly to output port 'io_ex_to_lsu_csr_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[9]' is connected directly to output port 'io_ex_to_lsu_csr_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[8]' is connected directly to output port 'io_ex_to_lsu_csr_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[7]' is connected directly to output port 'io_ex_to_lsu_csr_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[6]' is connected directly to output port 'io_ex_to_lsu_csr_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[5]' is connected directly to output port 'io_ex_to_lsu_csr_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[4]' is connected directly to output port 'io_ex_to_lsu_csr_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[3]' is connected directly to output port 'io_ex_to_lsu_csr_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[2]' is connected directly to output port 'io_ex_to_lsu_csr_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[1]' is connected directly to output port 'io_ex_to_lsu_csr_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[0]' is connected directly to output port 'io_ex_to_lsu_csr_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[63]' is connected directly to output port 'io_ex_to_lsu_csr_src[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[62]' is connected directly to output port 'io_ex_to_lsu_csr_src[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[61]' is connected directly to output port 'io_ex_to_lsu_csr_src[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[60]' is connected directly to output port 'io_ex_to_lsu_csr_src[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[59]' is connected directly to output port 'io_ex_to_lsu_csr_src[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[58]' is connected directly to output port 'io_ex_to_lsu_csr_src[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[57]' is connected directly to output port 'io_ex_to_lsu_csr_src[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[56]' is connected directly to output port 'io_ex_to_lsu_csr_src[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[55]' is connected directly to output port 'io_ex_to_lsu_csr_src[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[54]' is connected directly to output port 'io_ex_to_lsu_csr_src[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[53]' is connected directly to output port 'io_ex_to_lsu_csr_src[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[52]' is connected directly to output port 'io_ex_to_lsu_csr_src[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[51]' is connected directly to output port 'io_ex_to_lsu_csr_src[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[50]' is connected directly to output port 'io_ex_to_lsu_csr_src[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[49]' is connected directly to output port 'io_ex_to_lsu_csr_src[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[48]' is connected directly to output port 'io_ex_to_lsu_csr_src[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[47]' is connected directly to output port 'io_ex_to_lsu_csr_src[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[46]' is connected directly to output port 'io_ex_to_lsu_csr_src[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[45]' is connected directly to output port 'io_ex_to_lsu_csr_src[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[44]' is connected directly to output port 'io_ex_to_lsu_csr_src[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[43]' is connected directly to output port 'io_ex_to_lsu_csr_src[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[42]' is connected directly to output port 'io_ex_to_lsu_csr_src[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[41]' is connected directly to output port 'io_ex_to_lsu_csr_src[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[40]' is connected directly to output port 'io_ex_to_lsu_csr_src[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[39]' is connected directly to output port 'io_ex_to_lsu_csr_src[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[38]' is connected directly to output port 'io_ex_to_lsu_csr_src[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[37]' is connected directly to output port 'io_ex_to_lsu_csr_src[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[36]' is connected directly to output port 'io_ex_to_lsu_csr_src[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[35]' is connected directly to output port 'io_ex_to_lsu_csr_src[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[34]' is connected directly to output port 'io_ex_to_lsu_csr_src[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[33]' is connected directly to output port 'io_ex_to_lsu_csr_src[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[32]' is connected directly to output port 'io_ex_to_lsu_csr_src[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[31]' is connected directly to output port 'io_ex_to_lsu_csr_src[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[30]' is connected directly to output port 'io_ex_to_lsu_csr_src[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[29]' is connected directly to output port 'io_ex_to_lsu_csr_src[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[28]' is connected directly to output port 'io_ex_to_lsu_csr_src[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[27]' is connected directly to output port 'io_ex_to_lsu_csr_src[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[26]' is connected directly to output port 'io_ex_to_lsu_csr_src[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[25]' is connected directly to output port 'io_ex_to_lsu_csr_src[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[24]' is connected directly to output port 'io_ex_to_lsu_csr_src[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[23]' is connected directly to output port 'io_ex_to_lsu_csr_src[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[22]' is connected directly to output port 'io_ex_to_lsu_csr_src[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[21]' is connected directly to output port 'io_ex_to_lsu_csr_src[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[20]' is connected directly to output port 'io_ex_to_lsu_csr_src[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[19]' is connected directly to output port 'io_ex_to_lsu_csr_src[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[18]' is connected directly to output port 'io_ex_to_lsu_csr_src[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[17]' is connected directly to output port 'io_ex_to_lsu_csr_src[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[16]' is connected directly to output port 'io_ex_to_lsu_csr_src[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[15]' is connected directly to output port 'io_ex_to_lsu_csr_src[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[14]' is connected directly to output port 'io_ex_to_lsu_csr_src[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[13]' is connected directly to output port 'io_ex_to_lsu_csr_src[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[12]' is connected directly to output port 'io_ex_to_lsu_csr_src[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[11]' is connected directly to output port 'io_ex_to_lsu_csr_src[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[10]' is connected directly to output port 'io_ex_to_lsu_csr_src[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[9]' is connected directly to output port 'io_ex_to_lsu_csr_src[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[8]' is connected directly to output port 'io_ex_to_lsu_csr_src[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[7]' is connected directly to output port 'io_ex_to_lsu_csr_src[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[6]' is connected directly to output port 'io_ex_to_lsu_csr_src[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[5]' is connected directly to output port 'io_ex_to_lsu_csr_src[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[4]' is connected directly to output port 'io_ex_to_lsu_csr_src[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[3]' is connected directly to output port 'io_ex_to_lsu_csr_src[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[2]' is connected directly to output port 'io_ex_to_lsu_csr_src[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[1]' is connected directly to output port 'io_ex_to_lsu_csr_src[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[0]' is connected directly to output port 'io_ex_to_lsu_csr_src[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_is_zero' is connected directly to output port 'io_ex_to_lsu_is_zero'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[63]' is connected directly to output port 'io_lsu_to_csr_wdata[63]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[62]' is connected directly to output port 'io_lsu_to_csr_wdata[62]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[61]' is connected directly to output port 'io_lsu_to_csr_wdata[61]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[60]' is connected directly to output port 'io_lsu_to_csr_wdata[60]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[59]' is connected directly to output port 'io_lsu_to_csr_wdata[59]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[58]' is connected directly to output port 'io_lsu_to_csr_wdata[58]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[57]' is connected directly to output port 'io_lsu_to_csr_wdata[57]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[56]' is connected directly to output port 'io_lsu_to_csr_wdata[56]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[55]' is connected directly to output port 'io_lsu_to_csr_wdata[55]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[54]' is connected directly to output port 'io_lsu_to_csr_wdata[54]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[53]' is connected directly to output port 'io_lsu_to_csr_wdata[53]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[52]' is connected directly to output port 'io_lsu_to_csr_wdata[52]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[51]' is connected directly to output port 'io_lsu_to_csr_wdata[51]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[50]' is connected directly to output port 'io_lsu_to_csr_wdata[50]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[49]' is connected directly to output port 'io_lsu_to_csr_wdata[49]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[48]' is connected directly to output port 'io_lsu_to_csr_wdata[48]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[47]' is connected directly to output port 'io_lsu_to_csr_wdata[47]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[46]' is connected directly to output port 'io_lsu_to_csr_wdata[46]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[45]' is connected directly to output port 'io_lsu_to_csr_wdata[45]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[44]' is connected directly to output port 'io_lsu_to_csr_wdata[44]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[43]' is connected directly to output port 'io_lsu_to_csr_wdata[43]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[42]' is connected directly to output port 'io_lsu_to_csr_wdata[42]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[41]' is connected directly to output port 'io_lsu_to_csr_wdata[41]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[40]' is connected directly to output port 'io_lsu_to_csr_wdata[40]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[39]' is connected directly to output port 'io_lsu_to_csr_wdata[39]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[38]' is connected directly to output port 'io_lsu_to_csr_wdata[38]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[37]' is connected directly to output port 'io_lsu_to_csr_wdata[37]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[36]' is connected directly to output port 'io_lsu_to_csr_wdata[36]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[35]' is connected directly to output port 'io_lsu_to_csr_wdata[35]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[34]' is connected directly to output port 'io_lsu_to_csr_wdata[34]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[33]' is connected directly to output port 'io_lsu_to_csr_wdata[33]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[32]' is connected directly to output port 'io_lsu_to_csr_wdata[32]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[31]' is connected directly to output port 'io_lsu_to_csr_wdata[31]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[30]' is connected directly to output port 'io_lsu_to_csr_wdata[30]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[29]' is connected directly to output port 'io_lsu_to_csr_wdata[29]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[28]' is connected directly to output port 'io_lsu_to_csr_wdata[28]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[27]' is connected directly to output port 'io_lsu_to_csr_wdata[27]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[26]' is connected directly to output port 'io_lsu_to_csr_wdata[26]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[25]' is connected directly to output port 'io_lsu_to_csr_wdata[25]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[24]' is connected directly to output port 'io_lsu_to_csr_wdata[24]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[23]' is connected directly to output port 'io_lsu_to_csr_wdata[23]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[22]' is connected directly to output port 'io_lsu_to_csr_wdata[22]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[21]' is connected directly to output port 'io_lsu_to_csr_wdata[21]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[20]' is connected directly to output port 'io_lsu_to_csr_wdata[20]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[19]' is connected directly to output port 'io_lsu_to_csr_wdata[19]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[18]' is connected directly to output port 'io_lsu_to_csr_wdata[18]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[17]' is connected directly to output port 'io_lsu_to_csr_wdata[17]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[16]' is connected directly to output port 'io_lsu_to_csr_wdata[16]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[15]' is connected directly to output port 'io_lsu_to_csr_wdata[15]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[14]' is connected directly to output port 'io_lsu_to_csr_wdata[14]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[13]' is connected directly to output port 'io_lsu_to_csr_wdata[13]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[12]' is connected directly to output port 'io_lsu_to_csr_wdata[12]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[11]' is connected directly to output port 'io_lsu_to_csr_wdata[11]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[10]' is connected directly to output port 'io_lsu_to_csr_wdata[10]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[9]' is connected directly to output port 'io_lsu_to_csr_wdata[9]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[8]' is connected directly to output port 'io_lsu_to_csr_wdata[8]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[7]' is connected directly to output port 'io_lsu_to_csr_wdata[7]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[6]' is connected directly to output port 'io_lsu_to_csr_wdata[6]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[5]' is connected directly to output port 'io_lsu_to_csr_wdata[5]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[4]' is connected directly to output port 'io_lsu_to_csr_wdata[4]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[3]' is connected directly to output port 'io_lsu_to_csr_wdata[3]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[2]' is connected directly to output port 'io_lsu_to_csr_wdata[2]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[1]' is connected directly to output port 'io_lsu_to_csr_wdata[1]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[0]' is connected directly to output port 'io_lsu_to_csr_wdata[0]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[63]' is connected directly to output port 'io_lsu_to_wb_pc[63]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[62]' is connected directly to output port 'io_lsu_to_wb_pc[62]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[61]' is connected directly to output port 'io_lsu_to_wb_pc[61]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[60]' is connected directly to output port 'io_lsu_to_wb_pc[60]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[59]' is connected directly to output port 'io_lsu_to_wb_pc[59]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[58]' is connected directly to output port 'io_lsu_to_wb_pc[58]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[57]' is connected directly to output port 'io_lsu_to_wb_pc[57]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[56]' is connected directly to output port 'io_lsu_to_wb_pc[56]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[55]' is connected directly to output port 'io_lsu_to_wb_pc[55]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[54]' is connected directly to output port 'io_lsu_to_wb_pc[54]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[53]' is connected directly to output port 'io_lsu_to_wb_pc[53]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[52]' is connected directly to output port 'io_lsu_to_wb_pc[52]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[51]' is connected directly to output port 'io_lsu_to_wb_pc[51]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[50]' is connected directly to output port 'io_lsu_to_wb_pc[50]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[49]' is connected directly to output port 'io_lsu_to_wb_pc[49]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[48]' is connected directly to output port 'io_lsu_to_wb_pc[48]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[47]' is connected directly to output port 'io_lsu_to_wb_pc[47]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[46]' is connected directly to output port 'io_lsu_to_wb_pc[46]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[45]' is connected directly to output port 'io_lsu_to_wb_pc[45]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[44]' is connected directly to output port 'io_lsu_to_wb_pc[44]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[43]' is connected directly to output port 'io_lsu_to_wb_pc[43]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[42]' is connected directly to output port 'io_lsu_to_wb_pc[42]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[41]' is connected directly to output port 'io_lsu_to_wb_pc[41]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[40]' is connected directly to output port 'io_lsu_to_wb_pc[40]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[39]' is connected directly to output port 'io_lsu_to_wb_pc[39]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[38]' is connected directly to output port 'io_lsu_to_wb_pc[38]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[37]' is connected directly to output port 'io_lsu_to_wb_pc[37]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[36]' is connected directly to output port 'io_lsu_to_wb_pc[36]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[35]' is connected directly to output port 'io_lsu_to_wb_pc[35]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[34]' is connected directly to output port 'io_lsu_to_wb_pc[34]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[33]' is connected directly to output port 'io_lsu_to_wb_pc[33]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[32]' is connected directly to output port 'io_lsu_to_wb_pc[32]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[31]' is connected directly to output port 'io_lsu_to_wb_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[30]' is connected directly to output port 'io_lsu_to_wb_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[29]' is connected directly to output port 'io_lsu_to_wb_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[28]' is connected directly to output port 'io_lsu_to_wb_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[27]' is connected directly to output port 'io_lsu_to_wb_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[26]' is connected directly to output port 'io_lsu_to_wb_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[25]' is connected directly to output port 'io_lsu_to_wb_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[24]' is connected directly to output port 'io_lsu_to_wb_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[23]' is connected directly to output port 'io_lsu_to_wb_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[22]' is connected directly to output port 'io_lsu_to_wb_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[21]' is connected directly to output port 'io_lsu_to_wb_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[20]' is connected directly to output port 'io_lsu_to_wb_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[19]' is connected directly to output port 'io_lsu_to_wb_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[18]' is connected directly to output port 'io_lsu_to_wb_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[17]' is connected directly to output port 'io_lsu_to_wb_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[16]' is connected directly to output port 'io_lsu_to_wb_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[15]' is connected directly to output port 'io_lsu_to_wb_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[14]' is connected directly to output port 'io_lsu_to_wb_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[13]' is connected directly to output port 'io_lsu_to_wb_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[12]' is connected directly to output port 'io_lsu_to_wb_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[11]' is connected directly to output port 'io_lsu_to_wb_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[10]' is connected directly to output port 'io_lsu_to_wb_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[9]' is connected directly to output port 'io_lsu_to_wb_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[8]' is connected directly to output port 'io_lsu_to_wb_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[7]' is connected directly to output port 'io_lsu_to_wb_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[6]' is connected directly to output port 'io_lsu_to_wb_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[5]' is connected directly to output port 'io_lsu_to_wb_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[4]' is connected directly to output port 'io_lsu_to_wb_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[3]' is connected directly to output port 'io_lsu_to_wb_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[2]' is connected directly to output port 'io_lsu_to_wb_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[1]' is connected directly to output port 'io_lsu_to_wb_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[0]' is connected directly to output port 'io_lsu_to_wb_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_is_csr' is connected directly to output port 'io_lsu_to_wb_is_csr'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[7]' is connected directly to output port 'io_lsu_to_wb_csrop[7]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[6]' is connected directly to output port 'io_lsu_to_wb_csrop[6]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[5]' is connected directly to output port 'io_lsu_to_wb_csrop[5]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[4]' is connected directly to output port 'io_lsu_to_wb_csrop[4]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[3]' is connected directly to output port 'io_lsu_to_wb_csrop[3]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[2]' is connected directly to output port 'io_lsu_to_wb_csrop[2]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[1]' is connected directly to output port 'io_lsu_to_wb_csrop[1]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[0]' is connected directly to output port 'io_lsu_to_wb_csrop[0]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[11]' is connected directly to output port 'io_lsu_to_wb_csr_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[10]' is connected directly to output port 'io_lsu_to_wb_csr_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[9]' is connected directly to output port 'io_lsu_to_wb_csr_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[8]' is connected directly to output port 'io_lsu_to_wb_csr_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[7]' is connected directly to output port 'io_lsu_to_wb_csr_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[6]' is connected directly to output port 'io_lsu_to_wb_csr_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[5]' is connected directly to output port 'io_lsu_to_wb_csr_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[4]' is connected directly to output port 'io_lsu_to_wb_csr_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[3]' is connected directly to output port 'io_lsu_to_wb_csr_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[2]' is connected directly to output port 'io_lsu_to_wb_csr_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[1]' is connected directly to output port 'io_lsu_to_wb_csr_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[0]' is connected directly to output port 'io_lsu_to_wb_csr_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[63]' is connected directly to output port 'io_lsu_to_wb_csr_src[63]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[62]' is connected directly to output port 'io_lsu_to_wb_csr_src[62]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[61]' is connected directly to output port 'io_lsu_to_wb_csr_src[61]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[60]' is connected directly to output port 'io_lsu_to_wb_csr_src[60]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[59]' is connected directly to output port 'io_lsu_to_wb_csr_src[59]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[58]' is connected directly to output port 'io_lsu_to_wb_csr_src[58]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[57]' is connected directly to output port 'io_lsu_to_wb_csr_src[57]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[56]' is connected directly to output port 'io_lsu_to_wb_csr_src[56]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[55]' is connected directly to output port 'io_lsu_to_wb_csr_src[55]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[54]' is connected directly to output port 'io_lsu_to_wb_csr_src[54]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[53]' is connected directly to output port 'io_lsu_to_wb_csr_src[53]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[52]' is connected directly to output port 'io_lsu_to_wb_csr_src[52]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[51]' is connected directly to output port 'io_lsu_to_wb_csr_src[51]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[50]' is connected directly to output port 'io_lsu_to_wb_csr_src[50]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[49]' is connected directly to output port 'io_lsu_to_wb_csr_src[49]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[48]' is connected directly to output port 'io_lsu_to_wb_csr_src[48]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[47]' is connected directly to output port 'io_lsu_to_wb_csr_src[47]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[46]' is connected directly to output port 'io_lsu_to_wb_csr_src[46]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[45]' is connected directly to output port 'io_lsu_to_wb_csr_src[45]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[44]' is connected directly to output port 'io_lsu_to_wb_csr_src[44]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[43]' is connected directly to output port 'io_lsu_to_wb_csr_src[43]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[42]' is connected directly to output port 'io_lsu_to_wb_csr_src[42]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[41]' is connected directly to output port 'io_lsu_to_wb_csr_src[41]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[40]' is connected directly to output port 'io_lsu_to_wb_csr_src[40]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[39]' is connected directly to output port 'io_lsu_to_wb_csr_src[39]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[38]' is connected directly to output port 'io_lsu_to_wb_csr_src[38]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[37]' is connected directly to output port 'io_lsu_to_wb_csr_src[37]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[36]' is connected directly to output port 'io_lsu_to_wb_csr_src[36]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[35]' is connected directly to output port 'io_lsu_to_wb_csr_src[35]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[34]' is connected directly to output port 'io_lsu_to_wb_csr_src[34]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[33]' is connected directly to output port 'io_lsu_to_wb_csr_src[33]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[32]' is connected directly to output port 'io_lsu_to_wb_csr_src[32]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[31]' is connected directly to output port 'io_lsu_to_wb_csr_src[31]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[30]' is connected directly to output port 'io_lsu_to_wb_csr_src[30]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[29]' is connected directly to output port 'io_lsu_to_wb_csr_src[29]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[28]' is connected directly to output port 'io_lsu_to_wb_csr_src[28]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[27]' is connected directly to output port 'io_lsu_to_wb_csr_src[27]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[26]' is connected directly to output port 'io_lsu_to_wb_csr_src[26]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[25]' is connected directly to output port 'io_lsu_to_wb_csr_src[25]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[24]' is connected directly to output port 'io_lsu_to_wb_csr_src[24]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[23]' is connected directly to output port 'io_lsu_to_wb_csr_src[23]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[22]' is connected directly to output port 'io_lsu_to_wb_csr_src[22]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[21]' is connected directly to output port 'io_lsu_to_wb_csr_src[21]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[20]' is connected directly to output port 'io_lsu_to_wb_csr_src[20]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[19]' is connected directly to output port 'io_lsu_to_wb_csr_src[19]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[18]' is connected directly to output port 'io_lsu_to_wb_csr_src[18]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[17]' is connected directly to output port 'io_lsu_to_wb_csr_src[17]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[16]' is connected directly to output port 'io_lsu_to_wb_csr_src[16]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[15]' is connected directly to output port 'io_lsu_to_wb_csr_src[15]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[14]' is connected directly to output port 'io_lsu_to_wb_csr_src[14]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[13]' is connected directly to output port 'io_lsu_to_wb_csr_src[13]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[12]' is connected directly to output port 'io_lsu_to_wb_csr_src[12]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[11]' is connected directly to output port 'io_lsu_to_wb_csr_src[11]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[10]' is connected directly to output port 'io_lsu_to_wb_csr_src[10]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[9]' is connected directly to output port 'io_lsu_to_wb_csr_src[9]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[8]' is connected directly to output port 'io_lsu_to_wb_csr_src[8]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[7]' is connected directly to output port 'io_lsu_to_wb_csr_src[7]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[6]' is connected directly to output port 'io_lsu_to_wb_csr_src[6]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[5]' is connected directly to output port 'io_lsu_to_wb_csr_src[5]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[4]' is connected directly to output port 'io_lsu_to_wb_csr_src[4]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[3]' is connected directly to output port 'io_lsu_to_wb_csr_src[3]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[2]' is connected directly to output port 'io_lsu_to_wb_csr_src[2]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[1]' is connected directly to output port 'io_lsu_to_wb_csr_src[1]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[0]' is connected directly to output port 'io_lsu_to_wb_csr_src[0]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_is_zero' is connected directly to output port 'io_lsu_to_wb_is_zero'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_is_nop' is connected directly to output port 'io_wb_to_csr_is_nop'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[63]' is connected directly to output port 'io_wb_to_csr_pc[63]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[62]' is connected directly to output port 'io_wb_to_csr_pc[62]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[61]' is connected directly to output port 'io_wb_to_csr_pc[61]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[60]' is connected directly to output port 'io_wb_to_csr_pc[60]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[59]' is connected directly to output port 'io_wb_to_csr_pc[59]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[58]' is connected directly to output port 'io_wb_to_csr_pc[58]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[57]' is connected directly to output port 'io_wb_to_csr_pc[57]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[56]' is connected directly to output port 'io_wb_to_csr_pc[56]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[55]' is connected directly to output port 'io_wb_to_csr_pc[55]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[54]' is connected directly to output port 'io_wb_to_csr_pc[54]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[53]' is connected directly to output port 'io_wb_to_csr_pc[53]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[52]' is connected directly to output port 'io_wb_to_csr_pc[52]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[51]' is connected directly to output port 'io_wb_to_csr_pc[51]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[50]' is connected directly to output port 'io_wb_to_csr_pc[50]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[49]' is connected directly to output port 'io_wb_to_csr_pc[49]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[48]' is connected directly to output port 'io_wb_to_csr_pc[48]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[47]' is connected directly to output port 'io_wb_to_csr_pc[47]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[46]' is connected directly to output port 'io_wb_to_csr_pc[46]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[45]' is connected directly to output port 'io_wb_to_csr_pc[45]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[44]' is connected directly to output port 'io_wb_to_csr_pc[44]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[43]' is connected directly to output port 'io_wb_to_csr_pc[43]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[42]' is connected directly to output port 'io_wb_to_csr_pc[42]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[41]' is connected directly to output port 'io_wb_to_csr_pc[41]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[40]' is connected directly to output port 'io_wb_to_csr_pc[40]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[39]' is connected directly to output port 'io_wb_to_csr_pc[39]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[38]' is connected directly to output port 'io_wb_to_csr_pc[38]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[37]' is connected directly to output port 'io_wb_to_csr_pc[37]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[36]' is connected directly to output port 'io_wb_to_csr_pc[36]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[35]' is connected directly to output port 'io_wb_to_csr_pc[35]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[34]' is connected directly to output port 'io_wb_to_csr_pc[34]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[33]' is connected directly to output port 'io_wb_to_csr_pc[33]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[32]' is connected directly to output port 'io_wb_to_csr_pc[32]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[31]' is connected directly to output port 'io_wb_to_csr_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[30]' is connected directly to output port 'io_wb_to_csr_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[29]' is connected directly to output port 'io_wb_to_csr_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[28]' is connected directly to output port 'io_wb_to_csr_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[27]' is connected directly to output port 'io_wb_to_csr_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[26]' is connected directly to output port 'io_wb_to_csr_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[25]' is connected directly to output port 'io_wb_to_csr_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[24]' is connected directly to output port 'io_wb_to_csr_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[23]' is connected directly to output port 'io_wb_to_csr_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[22]' is connected directly to output port 'io_wb_to_csr_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[21]' is connected directly to output port 'io_wb_to_csr_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[20]' is connected directly to output port 'io_wb_to_csr_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[19]' is connected directly to output port 'io_wb_to_csr_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[18]' is connected directly to output port 'io_wb_to_csr_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[17]' is connected directly to output port 'io_wb_to_csr_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[16]' is connected directly to output port 'io_wb_to_csr_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[15]' is connected directly to output port 'io_wb_to_csr_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[14]' is connected directly to output port 'io_wb_to_csr_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[13]' is connected directly to output port 'io_wb_to_csr_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[12]' is connected directly to output port 'io_wb_to_csr_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[11]' is connected directly to output port 'io_wb_to_csr_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[10]' is connected directly to output port 'io_wb_to_csr_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[9]' is connected directly to output port 'io_wb_to_csr_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[8]' is connected directly to output port 'io_wb_to_csr_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[7]' is connected directly to output port 'io_wb_to_csr_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[6]' is connected directly to output port 'io_wb_to_csr_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[5]' is connected directly to output port 'io_wb_to_csr_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[4]' is connected directly to output port 'io_wb_to_csr_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[3]' is connected directly to output port 'io_wb_to_csr_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[2]' is connected directly to output port 'io_wb_to_csr_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[1]' is connected directly to output port 'io_wb_to_csr_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[0]' is connected directly to output port 'io_wb_to_csr_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[11]' is connected directly to output port 'io_wb_to_csr_csr_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[10]' is connected directly to output port 'io_wb_to_csr_csr_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[9]' is connected directly to output port 'io_wb_to_csr_csr_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[8]' is connected directly to output port 'io_wb_to_csr_csr_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[7]' is connected directly to output port 'io_wb_to_csr_csr_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[6]' is connected directly to output port 'io_wb_to_csr_csr_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[5]' is connected directly to output port 'io_wb_to_csr_csr_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[4]' is connected directly to output port 'io_wb_to_csr_csr_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[3]' is connected directly to output port 'io_wb_to_csr_csr_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[2]' is connected directly to output port 'io_wb_to_csr_csr_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[1]' is connected directly to output port 'io_wb_to_csr_csr_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[0]' is connected directly to output port 'io_wb_to_csr_csr_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[63]' is connected directly to output port 'io_wb_to_csr_csr_src[63]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[62]' is connected directly to output port 'io_wb_to_csr_csr_src[62]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[61]' is connected directly to output port 'io_wb_to_csr_csr_src[61]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[60]' is connected directly to output port 'io_wb_to_csr_csr_src[60]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[59]' is connected directly to output port 'io_wb_to_csr_csr_src[59]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[58]' is connected directly to output port 'io_wb_to_csr_csr_src[58]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[57]' is connected directly to output port 'io_wb_to_csr_csr_src[57]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[56]' is connected directly to output port 'io_wb_to_csr_csr_src[56]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[55]' is connected directly to output port 'io_wb_to_csr_csr_src[55]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[54]' is connected directly to output port 'io_wb_to_csr_csr_src[54]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[53]' is connected directly to output port 'io_wb_to_csr_csr_src[53]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[52]' is connected directly to output port 'io_wb_to_csr_csr_src[52]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[51]' is connected directly to output port 'io_wb_to_csr_csr_src[51]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[50]' is connected directly to output port 'io_wb_to_csr_csr_src[50]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[49]' is connected directly to output port 'io_wb_to_csr_csr_src[49]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[48]' is connected directly to output port 'io_wb_to_csr_csr_src[48]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[47]' is connected directly to output port 'io_wb_to_csr_csr_src[47]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[46]' is connected directly to output port 'io_wb_to_csr_csr_src[46]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[45]' is connected directly to output port 'io_wb_to_csr_csr_src[45]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[44]' is connected directly to output port 'io_wb_to_csr_csr_src[44]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[43]' is connected directly to output port 'io_wb_to_csr_csr_src[43]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[42]' is connected directly to output port 'io_wb_to_csr_csr_src[42]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[41]' is connected directly to output port 'io_wb_to_csr_csr_src[41]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[40]' is connected directly to output port 'io_wb_to_csr_csr_src[40]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[39]' is connected directly to output port 'io_wb_to_csr_csr_src[39]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[38]' is connected directly to output port 'io_wb_to_csr_csr_src[38]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[37]' is connected directly to output port 'io_wb_to_csr_csr_src[37]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[36]' is connected directly to output port 'io_wb_to_csr_csr_src[36]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[35]' is connected directly to output port 'io_wb_to_csr_csr_src[35]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[34]' is connected directly to output port 'io_wb_to_csr_csr_src[34]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[33]' is connected directly to output port 'io_wb_to_csr_csr_src[33]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[32]' is connected directly to output port 'io_wb_to_csr_csr_src[32]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[31]' is connected directly to output port 'io_wb_to_csr_csr_src[31]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[30]' is connected directly to output port 'io_wb_to_csr_csr_src[30]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[29]' is connected directly to output port 'io_wb_to_csr_csr_src[29]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[28]' is connected directly to output port 'io_wb_to_csr_csr_src[28]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[27]' is connected directly to output port 'io_wb_to_csr_csr_src[27]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[26]' is connected directly to output port 'io_wb_to_csr_csr_src[26]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[25]' is connected directly to output port 'io_wb_to_csr_csr_src[25]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[24]' is connected directly to output port 'io_wb_to_csr_csr_src[24]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[23]' is connected directly to output port 'io_wb_to_csr_csr_src[23]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[22]' is connected directly to output port 'io_wb_to_csr_csr_src[22]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[21]' is connected directly to output port 'io_wb_to_csr_csr_src[21]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[20]' is connected directly to output port 'io_wb_to_csr_csr_src[20]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[19]' is connected directly to output port 'io_wb_to_csr_csr_src[19]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[18]' is connected directly to output port 'io_wb_to_csr_csr_src[18]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[17]' is connected directly to output port 'io_wb_to_csr_csr_src[17]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[16]' is connected directly to output port 'io_wb_to_csr_csr_src[16]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[15]' is connected directly to output port 'io_wb_to_csr_csr_src[15]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[14]' is connected directly to output port 'io_wb_to_csr_csr_src[14]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[13]' is connected directly to output port 'io_wb_to_csr_csr_src[13]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[12]' is connected directly to output port 'io_wb_to_csr_csr_src[12]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[11]' is connected directly to output port 'io_wb_to_csr_csr_src[11]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[10]' is connected directly to output port 'io_wb_to_csr_csr_src[10]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[9]' is connected directly to output port 'io_wb_to_csr_csr_src[9]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[8]' is connected directly to output port 'io_wb_to_csr_csr_src[8]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[7]' is connected directly to output port 'io_wb_to_csr_csr_src[7]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[6]' is connected directly to output port 'io_wb_to_csr_csr_src[6]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[5]' is connected directly to output port 'io_wb_to_csr_csr_src[5]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[4]' is connected directly to output port 'io_wb_to_csr_csr_src[4]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[3]' is connected directly to output port 'io_wb_to_csr_csr_src[3]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[2]' is connected directly to output port 'io_wb_to_csr_csr_src[2]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[1]' is connected directly to output port 'io_wb_to_csr_csr_src[1]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[0]' is connected directly to output port 'io_wb_to_csr_csr_src[0]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_is_zero' is connected directly to output port 'io_wb_to_csr_is_zero'. (LINT-29)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_awready'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arburst[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[2]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[3]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[4]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[5]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[6]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[7]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awburst[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[2]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[3]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[4]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[5]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[6]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awburst[0]' is connected directly to output port 'io_master_arburst[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awburst[0]' is connected directly to output port 'io_master_wlast'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[31]' is connected directly to output port 'io_axi_ar_addr_o[31]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[30]' is connected directly to output port 'io_axi_ar_addr_o[30]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[29]' is connected directly to output port 'io_axi_ar_addr_o[29]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[28]' is connected directly to output port 'io_axi_ar_addr_o[28]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[27]' is connected directly to output port 'io_axi_ar_addr_o[27]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[26]' is connected directly to output port 'io_axi_ar_addr_o[26]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[25]' is connected directly to output port 'io_axi_ar_addr_o[25]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[24]' is connected directly to output port 'io_axi_ar_addr_o[24]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[23]' is connected directly to output port 'io_axi_ar_addr_o[23]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[22]' is connected directly to output port 'io_axi_ar_addr_o[22]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[21]' is connected directly to output port 'io_axi_ar_addr_o[21]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[20]' is connected directly to output port 'io_axi_ar_addr_o[20]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[19]' is connected directly to output port 'io_axi_ar_addr_o[19]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[18]' is connected directly to output port 'io_axi_ar_addr_o[18]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[17]' is connected directly to output port 'io_axi_ar_addr_o[17]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[16]' is connected directly to output port 'io_axi_ar_addr_o[16]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[15]' is connected directly to output port 'io_axi_ar_addr_o[15]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[14]' is connected directly to output port 'io_axi_ar_addr_o[14]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[13]' is connected directly to output port 'io_axi_ar_addr_o[13]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[12]' is connected directly to output port 'io_axi_ar_addr_o[12]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[11]' is connected directly to output port 'io_axi_ar_addr_o[11]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[10]' is connected directly to output port 'io_axi_ar_addr_o[10]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[9]' is connected directly to output port 'io_axi_ar_addr_o[9]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[8]' is connected directly to output port 'io_axi_ar_addr_o[8]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[7]' is connected directly to output port 'io_axi_ar_addr_o[7]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[6]' is connected directly to output port 'io_axi_ar_addr_o[6]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[5]' is connected directly to output port 'io_axi_ar_addr_o[5]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[4]' is connected directly to output port 'io_axi_ar_addr_o[4]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[3]' is connected directly to output port 'io_axi_ar_addr_o[3]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[2]' is connected directly to output port 'io_axi_ar_addr_o[2]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[1]' is connected directly to output port 'io_axi_ar_addr_o[1]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[0]' is connected directly to output port 'io_axi_ar_addr_o[0]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_id_o[3]' is connected directly to output port 'io_axi_ar_id_o[3]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_id_o[2]' is connected directly to output port 'io_axi_ar_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_id_o[1]' is connected directly to output port 'io_axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_id_o[0]' is connected directly to output port 'io_axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_size_o[2]' is connected directly to output port 'io_axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_size_o[1]' is connected directly to output port 'io_axi_ar_size_o[1]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_size_o[0]' is connected directly to output port 'io_axi_ar_size_o[0]'. (LINT-31)
Warning: In design 'ysyx_210760_S_A_BRIDGE', output port 'io_id[3]' is connected directly to output port 'io_id[1]'. (LINT-31)
Warning: In design 'ysyx_210760_S_A_BRIDGE', output port 'io_id[3]' is connected directly to output port 'io_id[2]'. (LINT-31)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[7]' is connected directly to output port 'io_id_to_ex_csrop[6]'. (LINT-31)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[7]' is connected directly to output port 'io_id_to_ex_csrop[5]'. (LINT-31)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[7]' is connected directly to output port 'io_id_to_ex_csrop[4]'. (LINT-31)
Warning: In design 'ysyx_210760_Execution', output port 'io_ex_to_lsu_dest[4]' is connected directly to output port 'io_ex_fwd_dst[4]'. (LINT-31)
Warning: In design 'ysyx_210760_Execution', output port 'io_ex_to_lsu_dest[3]' is connected directly to output port 'io_ex_fwd_dst[3]'. (LINT-31)
Warning: In design 'ysyx_210760_Execution', output port 'io_ex_to_lsu_dest[2]' is connected directly to output port 'io_ex_fwd_dst[2]'. (LINT-31)
Warning: In design 'ysyx_210760_Execution', output port 'io_ex_to_lsu_dest[1]' is connected directly to output port 'io_ex_fwd_dst[1]'. (LINT-31)
Warning: In design 'ysyx_210760_Execution', output port 'io_ex_to_lsu_dest[0]' is connected directly to output port 'io_ex_fwd_dst[0]'. (LINT-31)
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[63]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[62]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[61]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[60]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[59]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[58]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[57]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[56]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[55]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[54]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[53]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[52]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[51]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[50]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[49]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[48]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[47]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[46]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[45]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[44]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[43]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[42]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[41]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[40]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[39]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[38]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[37]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[36]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[35]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[34]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[33]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[32]' is connected to logic 0. 
Warning: In design 'ysyx_210760', the same net is connected to more than one pin on submodule 'u_axi_rw'. (LINT-33)
   Net '*Logic0*' is connected to pins 'io_rw_addr_i[63]', 'io_rw_addr_i[62]'', 'io_rw_addr_i[61]', 'io_rw_addr_i[60]', 'io_rw_addr_i[59]', 'io_rw_addr_i[58]', 'io_rw_addr_i[57]', 'io_rw_addr_i[56]', 'io_rw_addr_i[55]', 'io_rw_addr_i[54]', 'io_rw_addr_i[53]', 'io_rw_addr_i[52]', 'io_rw_addr_i[51]', 'io_rw_addr_i[50]', 'io_rw_addr_i[49]', 'io_rw_addr_i[48]', 'io_rw_addr_i[47]', 'io_rw_addr_i[46]', 'io_rw_addr_i[45]', 'io_rw_addr_i[44]', 'io_rw_addr_i[43]', 'io_rw_addr_i[42]', 'io_rw_addr_i[41]', 'io_rw_addr_i[40]', 'io_rw_addr_i[39]', 'io_rw_addr_i[38]', 'io_rw_addr_i[37]', 'io_rw_addr_i[36]', 'io_rw_addr_i[35]', 'io_rw_addr_i[34]', 'io_rw_addr_i[33]', 'io_rw_addr_i[32]'.
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_wlast' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_ar_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_S_A_BRIDGE', output port 'io_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_S_A_BRIDGE', output port 'io_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_S_A_BRIDGE', output port 'io_id[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[4]' is connected directly to 'logic 0'. (LINT-52)
1
