// Seed: 4208424969
module module_0 #(
    parameter id_3 = 32'd90
) (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  output wire id_1;
  parameter id_3 = id_2[id_3]++;
endmodule
module module_1 #(
    parameter id_0 = 32'd94,
    parameter id_4 = 32'd73
) (
    input wor _id_0,
    output wor id_1,
    output logic id_2,
    input supply0 id_3,
    input tri _id_4,
    output uwire id_5
    , id_7
);
  always id_2 = -1;
  logic [7:0] id_8;
  nor primCall (id_1, id_8, id_7, id_3);
  assign id_8[1|{id_4{id_0}} :-1] = id_4;
  if ((1) != -1'b0) assign id_5 = id_3;
  else begin : LABEL_0
    assign id_1 = 1'b0;
    wire [1 : 1 'b0] id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
    logic id_20;
    ;
  end
  module_0 modCall_1 (
      id_7,
      id_8
  );
  localparam id_21 = 1;
endmodule
