

================================================================
== Vitis HLS Report for 'pe_kernel_0'
================================================================
* Date:           Mon Sep 15 18:59:07 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.662 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_80_1  |        ?|        ?|         7|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 12 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 5 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 14 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [4/4] (2.66ns)   --->   "%conv_i = uitofp i32 %p_read_1"   --->   Operation 15 'uitofp' 'conv_i' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln80 = store i31 0, i31 %i" [src/spmm_device_fpga.cpp:80]   --->   Operation 16 'store' 'store_ln80' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 17 [3/4] (2.66ns)   --->   "%conv_i = uitofp i32 %p_read_1"   --->   Operation 17 'uitofp' 'conv_i' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 18 [2/4] (2.66ns)   --->   "%conv_i = uitofp i32 %p_read_1"   --->   Operation 18 'uitofp' 'conv_i' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%idx1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %idx1"   --->   Operation 19 'read' 'idx1_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%idx_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %idx"   --->   Operation 20 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %len"   --->   Operation 21 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%empty = trunc i64 %idx1_read"   --->   Operation 22 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%empty_38 = trunc i64 %idx_read"   --->   Operation 23 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_buf_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_buf_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_buf_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_buf_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_buf_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_buf_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_buf_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_buf_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_buf_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_buf_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_buf_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_buf_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_buf_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_buf_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_buf_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_buf_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i64 %idx_read" [src/spmm_device_fpga.cpp:82]   --->   Operation 40 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/4] (2.66ns)   --->   "%conv_i = uitofp i32 %p_read_1"   --->   Operation 41 'uitofp' 'conv_i' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln82_1 = trunc i64 %idx1_read" [src/spmm_device_fpga.cpp:82]   --->   Operation 42 'trunc' 'trunc_ln82_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln80 = br void %for.inc" [src/spmm_device_fpga.cpp:80]   --->   Operation 43 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.05>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [src/spmm_device_fpga.cpp:82]   --->   Operation 44 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i31 %i_1" [src/spmm_device_fpga.cpp:80]   --->   Operation 45 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.85ns)   --->   "%icmp_ln80 = icmp_slt  i32 %zext_ln80, i32 %len_read" [src/spmm_device_fpga.cpp:80]   --->   Operation 46 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.87ns)   --->   "%add_ln80 = add i31 %i_1, i31 1" [src/spmm_device_fpga.cpp:80]   --->   Operation 47 'add' 'add_ln80' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.end.loopexit, void %for.inc.split" [src/spmm_device_fpga.cpp:80]   --->   Operation 48 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i31 %i_1" [src/spmm_device_fpga.cpp:80]   --->   Operation 49 'trunc' 'trunc_ln80' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = trunc i31 %i_1" [src/spmm_device_fpga.cpp:80]   --->   Operation 50 'trunc' 'trunc_ln80_1' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln82_2 = trunc i31 %i_1" [src/spmm_device_fpga.cpp:82]   --->   Operation 51 'trunc' 'trunc_ln82_2' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.80ns)   --->   "%add_ln82 = add i20 %trunc_ln80_1, i20 %empty_38" [src/spmm_device_fpga.cpp:82]   --->   Operation 52 'add' 'add_ln82' <Predicate = (icmp_ln80)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i17 @_ssdm_op_PartSelect.i17.i20.i32.i32, i20 %add_ln82, i32 3, i32 19" [src/spmm_device_fpga.cpp:82]   --->   Operation 53 'partselect' 'lshr_ln' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i17 %lshr_ln" [src/spmm_device_fpga.cpp:82]   --->   Operation 54 'zext' 'zext_ln82' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%dense_buf_0_addr = getelementptr i32 %dense_buf_0, i64 0, i64 %zext_ln82" [src/spmm_device_fpga.cpp:82]   --->   Operation 55 'getelementptr' 'dense_buf_0_addr' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%dense_buf_1_addr = getelementptr i32 %dense_buf_1, i64 0, i64 %zext_ln82" [src/spmm_device_fpga.cpp:82]   --->   Operation 56 'getelementptr' 'dense_buf_1_addr' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%dense_buf_2_addr = getelementptr i32 %dense_buf_2, i64 0, i64 %zext_ln82" [src/spmm_device_fpga.cpp:82]   --->   Operation 57 'getelementptr' 'dense_buf_2_addr' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%dense_buf_3_addr = getelementptr i32 %dense_buf_3, i64 0, i64 %zext_ln82" [src/spmm_device_fpga.cpp:82]   --->   Operation 58 'getelementptr' 'dense_buf_3_addr' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%dense_buf_4_addr = getelementptr i32 %dense_buf_4, i64 0, i64 %zext_ln82" [src/spmm_device_fpga.cpp:82]   --->   Operation 59 'getelementptr' 'dense_buf_4_addr' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%dense_buf_5_addr = getelementptr i32 %dense_buf_5, i64 0, i64 %zext_ln82" [src/spmm_device_fpga.cpp:82]   --->   Operation 60 'getelementptr' 'dense_buf_5_addr' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%dense_buf_6_addr = getelementptr i32 %dense_buf_6, i64 0, i64 %zext_ln82" [src/spmm_device_fpga.cpp:82]   --->   Operation 61 'getelementptr' 'dense_buf_6_addr' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%dense_buf_7_addr = getelementptr i32 %dense_buf_7, i64 0, i64 %zext_ln82" [src/spmm_device_fpga.cpp:82]   --->   Operation 62 'getelementptr' 'dense_buf_7_addr' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.57ns)   --->   "%add_ln82_2 = add i3 %trunc_ln82_2, i3 %trunc_ln82" [src/spmm_device_fpga.cpp:82]   --->   Operation 63 'add' 'add_ln82_2' <Predicate = (icmp_ln80)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [2/2] (1.24ns)   --->   "%dense_buf_0_load = load i17 %dense_buf_0_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 64 'load' 'dense_buf_0_load' <Predicate = (icmp_ln80)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_5 : Operation 65 [2/2] (1.24ns)   --->   "%dense_buf_1_load = load i17 %dense_buf_1_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 65 'load' 'dense_buf_1_load' <Predicate = (icmp_ln80)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_5 : Operation 66 [2/2] (1.24ns)   --->   "%dense_buf_2_load = load i17 %dense_buf_2_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 66 'load' 'dense_buf_2_load' <Predicate = (icmp_ln80)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_5 : Operation 67 [2/2] (1.24ns)   --->   "%dense_buf_3_load = load i17 %dense_buf_3_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 67 'load' 'dense_buf_3_load' <Predicate = (icmp_ln80)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_5 : Operation 68 [2/2] (1.24ns)   --->   "%dense_buf_4_load = load i17 %dense_buf_4_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 68 'load' 'dense_buf_4_load' <Predicate = (icmp_ln80)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_5 : Operation 69 [2/2] (1.24ns)   --->   "%dense_buf_5_load = load i17 %dense_buf_5_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 69 'load' 'dense_buf_5_load' <Predicate = (icmp_ln80)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_5 : Operation 70 [2/2] (1.24ns)   --->   "%dense_buf_6_load = load i17 %dense_buf_6_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 70 'load' 'dense_buf_6_load' <Predicate = (icmp_ln80)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_5 : Operation 71 [2/2] (1.24ns)   --->   "%dense_buf_7_load = load i17 %dense_buf_7_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 71 'load' 'dense_buf_7_load' <Predicate = (icmp_ln80)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_5 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln82_1 = add i16 %trunc_ln80, i16 %empty" [src/spmm_device_fpga.cpp:82]   --->   Operation 72 'add' 'add_ln82_1' <Predicate = (icmp_ln80)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%lshr_ln82_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln82_1, i32 3, i32 15" [src/spmm_device_fpga.cpp:82]   --->   Operation 73 'partselect' 'lshr_ln82_1' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.57ns)   --->   "%add_ln82_3 = add i3 %trunc_ln82_2, i3 %trunc_ln82_1" [src/spmm_device_fpga.cpp:82]   --->   Operation 74 'add' 'add_ln82_3' <Predicate = (icmp_ln80)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.34ns)   --->   "%switch_ln82 = switch i3 %add_ln82_3, void %arrayidx25.case.7, i3 0, void %arrayidx25.case.0, i3 1, void %arrayidx25.case.1, i3 2, void %arrayidx25.case.2, i3 3, void %arrayidx25.case.3, i3 4, void %arrayidx25.case.4, i3 5, void %arrayidx25.case.5, i3 6, void %arrayidx25.case.6" [src/spmm_device_fpga.cpp:82]   --->   Operation 75 'switch' 'switch_ln82' <Predicate = (icmp_ln80)> <Delay = 0.34>
ST_5 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln80 = store i31 %add_ln80, i31 %i" [src/spmm_device_fpga.cpp:80]   --->   Operation 76 'store' 'store_ln80' <Predicate = (icmp_ln80)> <Delay = 0.38>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln80 = br void %for.inc" [src/spmm_device_fpga.cpp:80]   --->   Operation 77 'br' 'br_ln80' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 78 [1/2] (1.24ns)   --->   "%dense_buf_0_load = load i17 %dense_buf_0_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 78 'load' 'dense_buf_0_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_6 : Operation 79 [1/2] (1.24ns)   --->   "%dense_buf_1_load = load i17 %dense_buf_1_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 79 'load' 'dense_buf_1_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_6 : Operation 80 [1/2] (1.24ns)   --->   "%dense_buf_2_load = load i17 %dense_buf_2_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 80 'load' 'dense_buf_2_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_6 : Operation 81 [1/2] (1.24ns)   --->   "%dense_buf_3_load = load i17 %dense_buf_3_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 81 'load' 'dense_buf_3_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_6 : Operation 82 [1/2] (1.24ns)   --->   "%dense_buf_4_load = load i17 %dense_buf_4_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 82 'load' 'dense_buf_4_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_6 : Operation 83 [1/2] (1.24ns)   --->   "%dense_buf_5_load = load i17 %dense_buf_5_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 83 'load' 'dense_buf_5_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_6 : Operation 84 [1/2] (1.24ns)   --->   "%dense_buf_6_load = load i17 %dense_buf_6_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 84 'load' 'dense_buf_6_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_6 : Operation 85 [1/2] (1.24ns)   --->   "%dense_buf_7_load = load i17 %dense_buf_7_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 85 'load' 'dense_buf_7_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_6 : Operation 86 [1/1] (0.58ns)   --->   "%i_op_assign = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %dense_buf_0_load, i32 %dense_buf_1_load, i32 %dense_buf_2_load, i32 %dense_buf_3_load, i32 %dense_buf_4_load, i32 %dense_buf_5_load, i32 %dense_buf_6_load, i32 %dense_buf_7_load, i3 %add_ln82_2" [src/spmm_device_fpga.cpp:82]   --->   Operation 86 'mux' 'i_op_assign' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 87 [4/4] (2.32ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %i_op_assign"   --->   Operation 87 'fmul' 'mul_i' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 88 [3/4] (2.32ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %i_op_assign"   --->   Operation 88 'fmul' 'mul_i' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 89 [2/4] (2.32ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %i_op_assign"   --->   Operation 89 'fmul' 'mul_i' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 90 [1/4] (2.32ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %i_op_assign"   --->   Operation 90 'fmul' 'mul_i' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.24>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/spmm_device_fpga.cpp:81]   --->   Operation 91 'specpipeline' 'specpipeline_ln81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/spmm_device_fpga.cpp:80]   --->   Operation 92 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i13 %lshr_ln82_1" [src/spmm_device_fpga.cpp:82]   --->   Operation 93 'zext' 'zext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%out_buf_0_addr = getelementptr i32 %out_buf_0, i64 0, i64 %zext_ln82_1" [src/spmm_device_fpga.cpp:82]   --->   Operation 94 'getelementptr' 'out_buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%out_buf_1_addr = getelementptr i32 %out_buf_1, i64 0, i64 %zext_ln82_1" [src/spmm_device_fpga.cpp:82]   --->   Operation 95 'getelementptr' 'out_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%out_buf_2_addr = getelementptr i32 %out_buf_2, i64 0, i64 %zext_ln82_1" [src/spmm_device_fpga.cpp:82]   --->   Operation 96 'getelementptr' 'out_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%out_buf_3_addr = getelementptr i32 %out_buf_3, i64 0, i64 %zext_ln82_1" [src/spmm_device_fpga.cpp:82]   --->   Operation 97 'getelementptr' 'out_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%out_buf_4_addr = getelementptr i32 %out_buf_4, i64 0, i64 %zext_ln82_1" [src/spmm_device_fpga.cpp:82]   --->   Operation 98 'getelementptr' 'out_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%out_buf_5_addr = getelementptr i32 %out_buf_5, i64 0, i64 %zext_ln82_1" [src/spmm_device_fpga.cpp:82]   --->   Operation 99 'getelementptr' 'out_buf_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%out_buf_6_addr = getelementptr i32 %out_buf_6, i64 0, i64 %zext_ln82_1" [src/spmm_device_fpga.cpp:82]   --->   Operation 100 'getelementptr' 'out_buf_6_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%out_buf_7_addr = getelementptr i32 %out_buf_7, i64 0, i64 %zext_ln82_1" [src/spmm_device_fpga.cpp:82]   --->   Operation 101 'getelementptr' 'out_buf_7_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (1.24ns)   --->   "%store_ln82 = store i32 %mul_i, i13 %out_buf_6_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 102 'store' 'store_ln82' <Predicate = (add_ln82_3 == 6)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx25.exit" [src/spmm_device_fpga.cpp:82]   --->   Operation 103 'br' 'br_ln82' <Predicate = (add_ln82_3 == 6)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.24ns)   --->   "%store_ln82 = store i32 %mul_i, i13 %out_buf_5_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 104 'store' 'store_ln82' <Predicate = (add_ln82_3 == 5)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx25.exit" [src/spmm_device_fpga.cpp:82]   --->   Operation 105 'br' 'br_ln82' <Predicate = (add_ln82_3 == 5)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (1.24ns)   --->   "%store_ln82 = store i32 %mul_i, i13 %out_buf_4_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 106 'store' 'store_ln82' <Predicate = (add_ln82_3 == 4)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx25.exit" [src/spmm_device_fpga.cpp:82]   --->   Operation 107 'br' 'br_ln82' <Predicate = (add_ln82_3 == 4)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (1.24ns)   --->   "%store_ln82 = store i32 %mul_i, i13 %out_buf_3_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 108 'store' 'store_ln82' <Predicate = (add_ln82_3 == 3)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx25.exit" [src/spmm_device_fpga.cpp:82]   --->   Operation 109 'br' 'br_ln82' <Predicate = (add_ln82_3 == 3)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (1.24ns)   --->   "%store_ln82 = store i32 %mul_i, i13 %out_buf_2_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 110 'store' 'store_ln82' <Predicate = (add_ln82_3 == 2)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx25.exit" [src/spmm_device_fpga.cpp:82]   --->   Operation 111 'br' 'br_ln82' <Predicate = (add_ln82_3 == 2)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (1.24ns)   --->   "%store_ln82 = store i32 %mul_i, i13 %out_buf_1_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 112 'store' 'store_ln82' <Predicate = (add_ln82_3 == 1)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx25.exit" [src/spmm_device_fpga.cpp:82]   --->   Operation 113 'br' 'br_ln82' <Predicate = (add_ln82_3 == 1)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (1.24ns)   --->   "%store_ln82 = store i32 %mul_i, i13 %out_buf_0_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 114 'store' 'store_ln82' <Predicate = (add_ln82_3 == 0)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx25.exit" [src/spmm_device_fpga.cpp:82]   --->   Operation 115 'br' 'br_ln82' <Predicate = (add_ln82_3 == 0)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (1.24ns)   --->   "%store_ln82 = store i32 %mul_i, i13 %out_buf_7_addr" [src/spmm_device_fpga.cpp:82]   --->   Operation 116 'store' 'store_ln82' <Predicate = (add_ln82_3 == 7)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx25.exit" [src/spmm_device_fpga.cpp:82]   --->   Operation 117 'br' 'br_ln82' <Predicate = (add_ln82_3 == 7)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [src/spmm_device_fpga.cpp:84]   --->   Operation 118 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.66ns
The critical path consists of the following:
	wire read operation ('p_read_1') on port 'p_read' [25]  (0 ns)
	'uitofp' operation ('conv_i') [45]  (2.66 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'uitofp' operation ('conv_i') [45]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'uitofp' operation ('conv_i') [45]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'uitofp' operation ('conv_i') [45]  (2.66 ns)

 <State 5>: 2.06ns
The critical path consists of the following:
	'load' operation ('i', src/spmm_device_fpga.cpp:82) on local variable 'i' [50]  (0 ns)
	'add' operation ('add_ln82', src/spmm_device_fpga.cpp:82) [61]  (0.809 ns)
	'getelementptr' operation ('dense_buf_0_addr', src/spmm_device_fpga.cpp:82) [64]  (0 ns)
	'load' operation ('dense_buf_0_load', src/spmm_device_fpga.cpp:82) on array 'dense_buf_0' [73]  (1.25 ns)

 <State 6>: 1.83ns
The critical path consists of the following:
	'load' operation ('dense_buf_0_load', src/spmm_device_fpga.cpp:82) on array 'dense_buf_0' [73]  (1.25 ns)
	'mux' operation ('i_op', src/spmm_device_fpga.cpp:82) [81]  (0.584 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i') [82]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i') [82]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i') [82]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i') [82]  (2.32 ns)

 <State 11>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('out_buf_6_addr', src/spmm_device_fpga.cpp:82) [92]  (0 ns)
	'store' operation ('store_ln82', src/spmm_device_fpga.cpp:82) of variable 'mul_i' on array 'out_buf_6' [97]  (1.25 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
