Reading OpenROAD database at '/home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/runs/RUN_2024-04-04_12-54-32/37-openroad-repairantennas/1-diodeinsertion/overvoltage_dig.odb'…
Reading library file at '/home/rtsang/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/gz2n27iaqigc0pl644jsbk5cn7v7gs6p-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING] No CLOCK_PORT found. A dummy clock will be used.
[WARNING STA-0337] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0337] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0559] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   overvoltage_dig
Die area:                 ( 0 0 ) ( 60000 60000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     96
Number of terminals:      22
Number of snets:          2
Number of nets:           48

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 26.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1159.
[INFO DRT-0033] mcon shape region query size = 688.
[INFO DRT-0033] met1 shape region query size = 237.
[INFO DRT-0033] via shape region query size = 150.
[INFO DRT-0033] met2 shape region query size = 98.
[INFO DRT-0033] via2 shape region query size = 120.
[INFO DRT-0033] met3 shape region query size = 102.
[INFO DRT-0033] via3 shape region query size = 120.
[INFO DRT-0033] met4 shape region query size = 46.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 67 pins.
[INFO DRT-0081]   Complete 20 unique inst patterns.
[INFO DRT-0084]   Complete 29 groups.
#scanned instances     = 96
#unique  instances     = 26
#stdCellGenAp          = 440
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 344
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 136
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 114.61 (MB), peak = 114.61 (MB)

Number of guides:     303

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 8 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 8 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 103.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 84.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 51.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 12.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 154 vertical wires in 1 frboxes and 96 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 16 vertical wires in 1 frboxes and 15 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 115.86 (MB), peak = 115.86 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 115.86 (MB), peak = 115.86 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 120.19 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 120.31 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 123.44 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:00, memory = 123.44 (MB).
[INFO DRT-0199]   Number of violations = 25.
Viol/Layer        met1   met2   met3
Metal Spacing        4      0      6
Recheck              3      1      0
Short               11      0      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 473.73 (MB), peak = 485.56 (MB)
Total wire length = 723 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 363 um.
Total wire length on LAYER met2 = 287 um.
Total wire length on LAYER met3 = 73 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 276.
Up-via summary (total 276):.

----------------------
 FR_MASTERSLICE      0
            li1    136
           met1    128
           met2     12
           met3      0
           met4      0
----------------------
                   276


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 25 violations.
    elapsed time = 00:00:00, memory = 473.73 (MB).
    Completing 20% with 36 violations.
    elapsed time = 00:00:00, memory = 473.73 (MB).
    Completing 30% with 36 violations.
    elapsed time = 00:00:00, memory = 477.86 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 477.86 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1   met3
Metal Spacing        2      3
Short               19      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 478.98 (MB), peak = 490.86 (MB)
Total wire length = 722 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 362 um.
Total wire length on LAYER met2 = 286 um.
Total wire length on LAYER met3 = 72 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 277.
Up-via summary (total 277):.

----------------------
 FR_MASTERSLICE      0
            li1    136
           met1    129
           met2     12
           met3      0
           met4      0
----------------------
                   277


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 478.98 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 481.48 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 481.48 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 487.60 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1   met3
Metal Spacing        0      3
Short                6      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 487.60 (MB), peak = 499.60 (MB)
Total wire length = 725 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 369 um.
Total wire length on LAYER met2 = 286 um.
Total wire length on LAYER met3 = 69 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 270.
Up-via summary (total 270):.

----------------------
 FR_MASTERSLICE      0
            li1    136
           met1    122
           met2     12
           met3      0
           met4      0
----------------------
                   270


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 494.85 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 494.85 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 494.85 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 494.85 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 494.89 (MB), peak = 506.85 (MB)
Total wire length = 722 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 321 um.
Total wire length on LAYER met2 = 305 um.
Total wire length on LAYER met3 = 95 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 285.
Up-via summary (total 285):.

----------------------
 FR_MASTERSLICE      0
            li1    136
           met1    135
           met2     14
           met3      0
           met4      0
----------------------
                   285


[INFO DRT-0198] Complete detail routing.
Total wire length = 722 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 321 um.
Total wire length on LAYER met2 = 305 um.
Total wire length on LAYER met3 = 95 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 285.
Up-via summary (total 285):.

----------------------
 FR_MASTERSLICE      0
            li1    136
           met1    135
           met2     14
           met3      0
           met4      0
----------------------
                   285


[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:03, memory = 494.89 (MB), peak = 506.85 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/runs/RUN_2024-04-04_12-54-32/39-openroad-detailedrouting/overvoltage_dig.odb'…
Writing netlist to '/home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/runs/RUN_2024-04-04_12-54-32/39-openroad-detailedrouting/overvoltage_dig.nl.v'…
Writing powered netlist to '/home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/runs/RUN_2024-04-04_12-54-32/39-openroad-detailedrouting/overvoltage_dig.pnl.v'…
Writing layout to '/home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/runs/RUN_2024-04-04_12-54-32/39-openroad-detailedrouting/overvoltage_dig.def'…
Writing timing constraints to '/home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/runs/RUN_2024-04-04_12-54-32/39-openroad-detailedrouting/overvoltage_dig.sdc'…
