$date
	Wed Jan 25 15:24:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_subtractor_tb $end
$var wire 1 ! d $end
$var wire 1 " bout $end
$var reg 1 # bin $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module G1 $end
$var wire 1 & a1 $end
$var wire 1 ' a2 $end
$var wire 1 ( a3 $end
$var wire 1 ) b_temp $end
$var wire 1 # bin $end
$var wire 1 " bout $end
$var wire 1 ! d $end
$var wire 1 * d_temp $end
$var wire 1 + n1 $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1!
1)
1*
1'
1%
#20
0"
0)
0'
0+
0%
1$
#30
0!
0*
1%
#40
1"
1)
1!
1&
1+
1#
0%
0$
#50
0!
1*
1'
1(
1%
#60
0"
0)
0&
0'
0(
0+
0%
1$
#70
1!
1"
0*
1(
1%
#80
