# eCPU - RISC-V RV32I Implementation

[![Build Status](https://github.com/yourusername/eCPU/workflows/CI/badge.svg)](https://github.com/yourusername/eCPU/actions)
[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)

A complete, open-source RISC-V RV32I CPU implementation designed for educational purposes and FPGA deployment. Features a 3-stage pipeline with branch prediction, comprehensive verification using cocotb, and synthesis support for the iCEBreaker FPGA board.

## ğŸš€ Quick Start

### Prerequisites

```bash
# Install required tools (macOS with Homebrew)
brew install verilator yosys nextpnr-ice40 icestorm python3

# Install Python dependencies
pip3 install cocotb cocotb-test pytest pytest-cov black flake8

# Install RISC-V toolchain (optional, for software development)
brew install riscv-tools
```

### Build and Test

```bash
# Clone the repository
git clone https://github.com/yourusername/eCPU.git
cd eCPU

# Check toolchain installation
make toolchain-check

# Run basic ALU tests
make test-alu

# Run all unit tests
make test-all

# Synthesize for iCEBreaker FPGA
make synth-icebreaker

# Program iCEBreaker (with board connected)
make prog-icebreaker
```

## ğŸ“‹ Project Overview

### Architecture

- **ISA**: RISC-V RV32I (base integer instruction set)
- **Pipeline**: 3-stage (Fetch, Decode/Execute, Memory/Writeback)
- **Memory**: Von Neumann architecture with 64KB unified memory
- **Bus**: Wishbone B4 compatible interface
- **Branch Prediction**: 2-bit saturating counter predictor
- **Target**: iCEBreaker FPGA board (Lattice iCE40 UP5K)

### Key Features

- âœ… Complete RV32I instruction set support
- âœ… 3-stage pipeline with hazard detection and forwarding
- âœ… Branch prediction with BTB (Branch Target Buffer)
- âœ… Comprehensive cocotb-based verification
- âœ… RISC-V compliance test suite integration
- âœ… Formal verification with SymbiYosys
- âœ… iCEBreaker FPGA synthesis and deployment
- âœ… Performance counters and debug features
- âœ… Software toolchain with C runtime support

## ğŸ—ï¸ Project Structure

```
eCPU/
â”œâ”€â”€ rtl/                    # RTL source files
â”‚   â”œâ”€â”€ core/              # CPU core modules
â”‚   â”‚   â”œâ”€â”€ eCPU_top.sv    # Top-level CPU module
â”‚   â”‚   â”œâ”€â”€ fetch.sv       # Instruction fetch stage
â”‚   â”‚   â”œâ”€â”€ decode.sv      # Instruction decode stage
â”‚   â”‚   â”œâ”€â”€ execute.sv     # Execute stage
â”‚   â”‚   â”œâ”€â”€ memory.sv      # Memory access stage
â”‚   â”‚   â”œâ”€â”€ writeback.sv   # Writeback stage
â”‚   â”‚   â”œâ”€â”€ regfile.sv     # Register file
â”‚   â”‚   â”œâ”€â”€ alu.sv         # Arithmetic Logic Unit
â”‚   â”‚   â””â”€â”€ csr.sv         # Control Status Registers
â”‚   â”œâ”€â”€ memory/            # Memory subsystem
â”‚   â”œâ”€â”€ peripherals/       # Peripheral controllers
â”‚   â””â”€â”€ common/            # Common utility modules
â”œâ”€â”€ verification/          # Verification infrastructure
â”‚   â”œâ”€â”€ cocotb/           # Cocotb testbenches
â”‚   â”œâ”€â”€ formal/           # Formal verification
â”‚   â”œâ”€â”€ compliance/       # RISC-V compliance tests
â”‚   â””â”€â”€ unit_tests/       # Unit tests
â”œâ”€â”€ software/             # Software toolchain
â”‚   â”œâ”€â”€ bootloader/       # Simple bootloader
â”‚   â”œâ”€â”€ runtime/          # C runtime support
â”‚   â”œâ”€â”€ examples/         # Example programs
â”‚   â””â”€â”€ tools/           # Assembly and debugging tools
â”œâ”€â”€ synthesis/           # Synthesis scripts and constraints
â”‚   â””â”€â”€ icebreaker/      # iCEBreaker-specific files
â”œâ”€â”€ scripts/             # Build and utility scripts
â”œâ”€â”€ docs/                # Documentation
â””â”€â”€ tests/               # Integration tests
```

## ğŸ”§ Development Setup

### 1. Install Dependencies

**macOS (Homebrew):**
```bash
# Core tools
brew install verilator yosys nextpnr-ice40 icestorm

# Python environment
pip3 install cocotb cocotb-test pytest pytest-cov black flake8 pandas numpy

# Optional: RISC-V toolchain
brew install riscv-tools
```

**Ubuntu/Debian:**
```bash
# Install from package manager or build from source
sudo apt-get install verilator yosys nextpnr-ice40 fpga-icestorm

# Python dependencies
pip3 install cocotb cocotb-test pytest pytest-cov black flake8 pandas numpy
```

### 2. Verify Installation

```bash
make install-deps  # Install remaining Python dependencies
make toolchain-check  # Verify tool installation
```

### 3. Run Initial Tests

```bash
# Start with unit tests
make test-unit

# Test individual modules
make test-alu
make test-regfile
make test-memory

# Run synthesis check
make synth-check
```

## ğŸ§ª Testing

### Unit Tests
```bash
make test-alu      # ALU functionality
make test-regfile  # Register file operations
make test-memory   # Memory subsystem
make test-pipeline # Pipeline integration
make test-cpu      # Full CPU tests
```

### Compliance Testing
```bash
make test-compliance  # RISC-V compliance suite
```

### Coverage Analysis
```bash
make coverage  # Generate HTML coverage report
```

### Formal Verification
```bash
make formal-alu      # Formal verification of ALU
make formal-pipeline # Pipeline correctness proofs
```

## ğŸ”¨ Building and Synthesis

### Quick Synthesis Check
```bash
make synth-check  # Verify RTL synthesizes correctly
```

### iCEBreaker FPGA Synthesis
```bash
make synth-icebreaker  # Full synthesis for iCEBreaker
make prog-icebreaker   # Program FPGA (requires connected board)
```

### Timing Analysis
```bash
# Timing reports are generated in build/synth/
ls build/synth/*.rpt
```

## ğŸ” Debugging and Development

### Waveform Generation
```bash
# Verilator generates VCD files automatically
make sim-verilator
gtkwave build/sim/trace.vcd  # View waveforms
```

### Linting and Code Quality
```bash
make lint    # Lint RTL and Python code
make format  # Format Python code with Black
```

### Project Status
```bash
make status  # Show project statistics and recent changes
```

## ğŸ“š Documentation

### Build Documentation
```bash
make docs       # Build HTML documentation
make docs-serve # Serve documentation at localhost:8000
```

### Key Documents
- [Architecture Guide](docs/architecture.md) - Detailed CPU architecture
- [Verification Guide](docs/verification.md) - Testing methodology
- [User Guide](docs/user_guide.md) - Building and using the CPU
- [Implementation Details](docs/implementation/) - Module-by-module docs

## ğŸ¯ Performance Metrics

Current performance characteristics:
- **Pipeline Stages**: 3 (can execute one instruction per cycle in ideal conditions)
- **Branch Prediction**: ~85% accuracy with 2-bit predictor
- **Memory Latency**: 1 cycle for cache hit, 3+ cycles for miss
- **FPGA Resources**: ~2000 LUTs on iCE40 UP5K (estimated)

## ğŸ›£ï¸ Roadmap

See [TODO.md](TODO.md) for detailed task tracking.

### Phase 1: Core Implementation âœ…
- [x] Basic ALU and register file
- [x] 3-stage pipeline infrastructure
- [x] Memory subsystem
- [ ] Complete instruction set (in progress)

### Phase 2: Verification & Testing ğŸŸ¡
- [x] Cocotb test framework
- [ ] Full compliance testing
- [ ] Formal verification

### Phase 3: Hardware Deployment ğŸ”²
- [ ] iCEBreaker synthesis optimization
- [ ] Timing closure
- [ ] Hardware validation

### Phase 4: Software & Tools ğŸ”²
- [ ] C compiler integration
- [ ] Debugging tools
- [ ] Example applications

## ğŸ¤ Contributing

1. Fork the repository
2. Create a feature branch (`git checkout -b feature/amazing-feature`)
3. Follow the coding standards (see [CONTRIBUTING.md](CONTRIBUTING.md))
4. Write tests for your changes
5. Ensure all tests pass (`make test-all`)
6. Commit your changes (`git commit -m 'Add amazing feature'`)
7. Push to the branch (`git push origin feature/amazing-feature`)
8. Open a Pull Request

### Coding Standards

- **SystemVerilog**: Follow standard naming conventions (`clk_i`, `rst_i`, `data_o`)
- **Python**: Use Black formatter and follow PEP 8
- **Documentation**: Update docs for any interface changes
- **Testing**: Every module must have corresponding tests

## ğŸ“„ License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

## ğŸ™ Acknowledgments

- RISC-V International for the excellent ISA specification
- The cocotb team for the Python-based verification framework
- YosysHQ for the open-source synthesis tools
- The iCEBreaker team for the excellent FPGA development board

## ğŸ“ Support

- ğŸ“– [Documentation](docs/)
- ğŸ› [Issue Tracker](https://github.com/yourusername/eCPU/issues)
- ğŸ’¬ [Discussions](https://github.com/yourusername/eCPU/discussions)
- ğŸ“§ Email: your.email@example.com

---

**Happy CPU designing! ğŸš€** 