###############################################################
#  Generated by:      Cadence Innovus 19.13-s080_1
#  OS:                Linux x86_64(Host ID krishna-srv2.ece.gatech.edu)
#  Generated on:      Sun Apr 18 11:13:10 2021
#  Design:            crossbar_one_hot_seq
#  Command:           timeDesign -postRoute -pathReports -slackReports -numPaths 50 -prefix crossbar_one_hot_seq_postRoute -outDir timingReports_postRoute_setup
###############################################################
Path 1: VIOLATED Setup Check with Pin top_half_0__wire_pipeline/wire_tree_level_
2__i_data_latch_reg_25_/CP 
Endpoint:   top_half_0__wire_pipeline/wire_tree_level_2__i_data_latch_reg_25_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: top_half_0__wire_pipeline/wire_tree_level_1__i_data_latch_reg_25_/Q 
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time         -0.002
- Setup                         0.004
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.144
- Arrival Time                  0.202
= Slack Time                   -0.057
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                                    |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |                     |       |  -0.126 |   -0.183 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk                                                | INVD4BWP30P140LVT   | 0.001 |  -0.124 |   -0.182 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83                                  | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.177 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83                                  | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.177 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83                                  | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.173 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83                                  | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.173 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83                                             | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.166 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83                                             | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.153 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82                                             | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.130 | 
     | CTS_ccl_a_inv_00256/I                              |  ^   | CTS_82                                             | INVD0BWP30P140LVT   | 0.002 |  -0.071 |   -0.128 | 
     | CTS_ccl_a_inv_00256/ZN                             |  v   | FE_USKN727_CTS_41                                  | INVD0BWP30P140LVT   | 0.011 |  -0.059 |   -0.117 | 
     | ccpot_FE_USKC727_CTS_41/I                          |  v   | FE_USKN727_CTS_41                                  | INVD1P5BWP30P140LVT | 0.000 |  -0.059 |   -0.117 | 
     | ccpot_FE_USKC727_CTS_41/ZN                         |  ^   | FE_USKN728_CTS_41                                  | INVD1P5BWP30P140LVT | 0.007 |  -0.052 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/I                          |  ^   | FE_USKN728_CTS_41                                  | INVD1P5BWP30P140LVT | 0.000 |  -0.052 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/ZN                         |  v   | CTS_41                                             | INVD1P5BWP30P140LVT | 0.016 |  -0.037 |   -0.094 | 
     | CTS_ccl_a_inv_00138/I                              |  v   | CTS_41                                             | CKND2BWP30P140LVT   | 0.001 |  -0.035 |   -0.093 | 
     | CTS_ccl_a_inv_00138/ZN                             |  ^   | CTS_40                                             | CKND2BWP30P140LVT   | 0.085 |   0.050 |   -0.008 | 
     | top_half_0__wire_pipeline/wire_tree_level_1__i_dat |  ^   | CTS_40                                             | DFQD1BWP30P140LVT   | 0.002 |   0.052 |   -0.005 | 
     | a_latch_reg_25_/CP                                 |      |                                                    |                     |       |         |          | 
     | top_half_0__wire_pipeline/wire_tree_level_1__i_dat |  v   | top_half_0__wire_pipeline/wire_tree_level_1__i_dat | DFQD1BWP30P140LVT   | 0.072 |   0.124 |    0.066 | 
     | a_latch_reg_25_/Q                                  |      | a_latch[25]                                        |                     |       |         |          | 
     | top_half_0__wire_pipeline/U62/A2                   |  v   | top_half_0__wire_pipeline/wire_tree_level_1__i_dat | CKAN2D2BWP30P140LVT | 0.002 |   0.125 |    0.068 | 
     |                                                    |      | a_latch[25]                                        |                     |       |         |          | 
     | top_half_0__wire_pipeline/U62/Z                    |  v   | top_half_0__wire_pipeline/N159                     | CKAN2D2BWP30P140LVT | 0.063 |   0.188 |    0.131 | 
     | top_half_0__wire_pipeline/wire_tree_level_2__i_dat |  v   | top_half_0__wire_pipeline/N159                     | DFQD1BWP30P140LVT   | 0.014 |   0.202 |    0.144 | 
     | a_latch_reg_25_/D                                  |      |                                                    |                     |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                    |      |        |                   |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk    |                   |       |  -0.110 |   -0.053 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk    | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.038 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42 | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.029 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42 | INVD4BWP30P140LVT | 0.001 |  -0.085 |   -0.028 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.011 |  -0.074 |   -0.017 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.005 |  -0.069 |   -0.012 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25 | INVD4BWP30P140LVT | 0.012 |  -0.057 |    0.000 | 
     | CTS_ccl_a_inv_00293/I                              |  v   | CTS_25 | INVD6BWP30P140LVT | 0.002 |  -0.055 |    0.002 | 
     | CTS_ccl_a_inv_00293/ZN                             |  ^   | CTS_11 | INVD6BWP30P140LVT | 0.010 |  -0.045 |    0.012 | 
     | CTS_ccl_a_inv_00248/I                              |  ^   | CTS_11 | INVD4BWP30P140LVT | 0.002 |  -0.043 |    0.014 | 
     | CTS_ccl_a_inv_00248/ZN                             |  v   | CTS_2  | INVD4BWP30P140LVT | 0.011 |  -0.032 |    0.025 | 
     | CTS_ccl_a_inv_00090/I                              |  v   | CTS_2  | INVD6BWP30P140LVT | 0.000 |  -0.031 |    0.026 | 
     | CTS_ccl_a_inv_00090/ZN                             |  ^   | CTS_3  | INVD6BWP30P140LVT | 0.026 |  -0.005 |    0.052 | 
     | top_half_0__wire_pipeline/wire_tree_level_2__i_dat |  ^   | CTS_3  | DFQD1BWP30P140LVT | 0.003 |  -0.002 |    0.055 | 
     | a_latch_reg_25_/CP                                 |      |        |                   |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin top_half_0__wire_pipeline/wire_tree_level_
2__i_data_latch_reg_57_/CP 
Endpoint:   top_half_0__wire_pipeline/wire_tree_level_2__i_data_latch_reg_57_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: top_half_0__wire_pipeline/wire_tree_level_1__i_data_latch_reg_25_/Q 
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time         -0.002
- Setup                         0.004
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.144
- Arrival Time                  0.202
= Slack Time                   -0.057
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                                    |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |                     |       |  -0.126 |   -0.183 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk                                                | INVD4BWP30P140LVT   | 0.001 |  -0.124 |   -0.182 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83                                  | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.177 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83                                  | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.177 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83                                  | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.173 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83                                  | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.173 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83                                             | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.166 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83                                             | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.153 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82                                             | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.130 | 
     | CTS_ccl_a_inv_00256/I                              |  ^   | CTS_82                                             | INVD0BWP30P140LVT   | 0.002 |  -0.071 |   -0.128 | 
     | CTS_ccl_a_inv_00256/ZN                             |  v   | FE_USKN727_CTS_41                                  | INVD0BWP30P140LVT   | 0.011 |  -0.059 |   -0.117 | 
     | ccpot_FE_USKC727_CTS_41/I                          |  v   | FE_USKN727_CTS_41                                  | INVD1P5BWP30P140LVT | 0.000 |  -0.059 |   -0.117 | 
     | ccpot_FE_USKC727_CTS_41/ZN                         |  ^   | FE_USKN728_CTS_41                                  | INVD1P5BWP30P140LVT | 0.007 |  -0.052 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/I                          |  ^   | FE_USKN728_CTS_41                                  | INVD1P5BWP30P140LVT | 0.000 |  -0.052 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/ZN                         |  v   | CTS_41                                             | INVD1P5BWP30P140LVT | 0.016 |  -0.037 |   -0.094 | 
     | CTS_ccl_a_inv_00138/I                              |  v   | CTS_41                                             | CKND2BWP30P140LVT   | 0.001 |  -0.035 |   -0.093 | 
     | CTS_ccl_a_inv_00138/ZN                             |  ^   | CTS_40                                             | CKND2BWP30P140LVT   | 0.085 |   0.050 |   -0.008 | 
     | top_half_0__wire_pipeline/wire_tree_level_1__i_dat |  ^   | CTS_40                                             | DFQD1BWP30P140LVT   | 0.002 |   0.052 |   -0.005 | 
     | a_latch_reg_25_/CP                                 |      |                                                    |                     |       |         |          | 
     | top_half_0__wire_pipeline/wire_tree_level_1__i_dat |  v   | top_half_0__wire_pipeline/wire_tree_level_1__i_dat | DFQD1BWP30P140LVT   | 0.072 |   0.124 |    0.066 | 
     | a_latch_reg_25_/Q                                  |      | a_latch[25]                                        |                     |       |         |          | 
     | top_half_0__wire_pipeline/U62/A2                   |  v   | top_half_0__wire_pipeline/wire_tree_level_1__i_dat | CKAN2D2BWP30P140LVT | 0.002 |   0.125 |    0.068 | 
     |                                                    |      | a_latch[25]                                        |                     |       |         |          | 
     | top_half_0__wire_pipeline/U62/Z                    |  v   | top_half_0__wire_pipeline/N159                     | CKAN2D2BWP30P140LVT | 0.063 |   0.188 |    0.131 | 
     | top_half_0__wire_pipeline/wire_tree_level_2__i_dat |  v   | top_half_0__wire_pipeline/N159                     | DFQD1BWP30P140LVT   | 0.014 |   0.202 |    0.144 | 
     | a_latch_reg_57_/D                                  |      |                                                    |                     |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                    |      |        |                   |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk    |                   |       |  -0.110 |   -0.053 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk    | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.038 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42 | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.029 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42 | INVD4BWP30P140LVT | 0.001 |  -0.085 |   -0.028 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.011 |  -0.074 |   -0.017 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.005 |  -0.069 |   -0.012 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25 | INVD4BWP30P140LVT | 0.012 |  -0.057 |    0.000 | 
     | CTS_ccl_a_inv_00293/I                              |  v   | CTS_25 | INVD6BWP30P140LVT | 0.002 |  -0.055 |    0.002 | 
     | CTS_ccl_a_inv_00293/ZN                             |  ^   | CTS_11 | INVD6BWP30P140LVT | 0.010 |  -0.045 |    0.012 | 
     | CTS_ccl_a_inv_00248/I                              |  ^   | CTS_11 | INVD4BWP30P140LVT | 0.002 |  -0.043 |    0.014 | 
     | CTS_ccl_a_inv_00248/ZN                             |  v   | CTS_2  | INVD4BWP30P140LVT | 0.011 |  -0.032 |    0.025 | 
     | CTS_ccl_a_inv_00090/I                              |  v   | CTS_2  | INVD6BWP30P140LVT | 0.000 |  -0.031 |    0.026 | 
     | CTS_ccl_a_inv_00090/ZN                             |  ^   | CTS_3  | INVD6BWP30P140LVT | 0.026 |  -0.005 |    0.052 | 
     | top_half_0__wire_pipeline/wire_tree_level_2__i_dat |  ^   | CTS_3  | DFQD1BWP30P140LVT | 0.003 |  -0.002 |    0.055 | 
     | a_latch_reg_57_/CP                                 |      |        |                   |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin bottom_half_0__mux_tree/o_data_bus_reg_
reg_30_/CP 
Endpoint:   bottom_half_0__mux_tree/o_data_bus_reg_reg_30_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_0_/Q      (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.031
- Setup                        -0.002
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.183
- Arrival Time                  0.238
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                  |            Cell            | Delay | Arrival | Required | 
     |                                                    |      |                                       |                            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                   |                            |       |  -0.126 |   -0.180 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                   | INVD6BWP30P140LVT          | 0.014 |  -0.112 |   -0.167 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                | INVD6BWP30P140LVT          | 0.008 |  -0.104 |   -0.159 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                | INVD4BWP30P140LVT          | 0.001 |  -0.103 |   -0.158 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                | INVD4BWP30P140LVT          | 0.009 |  -0.094 |   -0.149 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                | INVD4BWP30P140LVT          | 0.005 |  -0.089 |   -0.144 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                | INVD4BWP30P140LVT          | 0.012 |  -0.077 |   -0.132 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                | INVD6BWP30P140LVT          | 0.001 |  -0.077 |   -0.131 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                | INVD6BWP30P140LVT          | 0.013 |  -0.064 |   -0.118 | 
     | CTS_ccl_a_inv_00266/I                              |  ^   | CTS_24                                | INVD8BWP30P140LVT          | 0.001 |  -0.063 |   -0.117 | 
     | CTS_ccl_a_inv_00266/ZN                             |  v   | CTS_21                                | INVD8BWP30P140LVT          | 0.009 |  -0.054 |   -0.108 | 
     | CTS_ccl_a_inv_00124/I                              |  v   | CTS_21                                | INVD6BWP30P140LVT          | 0.000 |  -0.054 |   -0.108 | 
     | CTS_ccl_a_inv_00124/ZN                             |  ^   | CTS_20                                | INVD6BWP30P140LVT          | 0.028 |  -0.026 |   -0.080 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_0_/CP       |  ^   | CTS_20                                | DFQD4BWP30P140LVT          | 0.003 |  -0.023 |   -0.077 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_0_/Q        |  ^   | i_cmd_id_4__inner_cmd_wire[0]         | DFQD4BWP30P140LVT          | 0.043 |   0.020 |   -0.034 | 
     | bottom_half_0__mux_tree/U23/A2                     |  ^   | i_cmd_id_4__inner_cmd_wire[0]         | NR2OPTIBD4BWP30P140LVT     | 0.000 |   0.020 |   -0.034 | 
     | bottom_half_0__mux_tree/U23/ZN                     |  v   | bottom_half_0__mux_tree/n22           | NR2OPTIBD4BWP30P140LVT     | 0.008 |   0.029 |   -0.026 | 
     | bottom_half_0__mux_tree/ccpot_FE_RC_1085_0/A2      |  v   | bottom_half_0__mux_tree/n22           | CKND2D4BWP30P140LVT        | 0.000 |   0.029 |   -0.026 | 
     | bottom_half_0__mux_tree/ccpot_FE_RC_1085_0/ZN      |  ^   | bottom_half_0__mux_tree/n7            | CKND2D4BWP30P140LVT        | 0.016 |   0.044 |   -0.010 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_138_0/A2    |  ^   | bottom_half_0__mux_tree/n7            | NR2OPTIBD8BWP30P140LVT     | 0.000 |   0.044 |   -0.010 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_138_0/ZN    |  v   | bottom_half_0__mux_tree/n11           | NR2OPTIBD8BWP30P140LVT     | 0.010 |   0.054 |   -0.001 | 
     | bottom_half_0__mux_tree/U8/A1                      |  v   | bottom_half_0__mux_tree/n11           | CKND2D8BWP30P140LVT        | 0.006 |   0.060 |    0.005 | 
     | bottom_half_0__mux_tree/U8/ZN                      |  ^   | bottom_half_0__mux_tree/n195          | CKND2D8BWP30P140LVT        | 0.016 |   0.076 |    0.021 | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC634_n195/I |  ^   | bottom_half_0__mux_tree/n195          | CKND8BWP30P140LVT          | 0.002 |   0.078 |    0.023 | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC634_n195/Z |  v   | bottom_half_0__mux_tree/FE_OFN73_n195 | CKND8BWP30P140LVT          | 0.011 |   0.089 |    0.034 | 
     | N                                                  |      |                                       |                            |       |         |          | 
     | bottom_half_0__mux_tree/U159/B1                    |  v   | bottom_half_0__mux_tree/FE_OFN73_n195 | AOI22D1BWP30P140LVT        | 0.001 |   0.090 |    0.035 | 
     | bottom_half_0__mux_tree/U159/ZN                    |  ^   | bottom_half_0__mux_tree/n130          | AOI22D1BWP30P140LVT        | 0.020 |   0.109 |    0.055 | 
     | bottom_half_0__mux_tree/U160/B                     |  ^   | bottom_half_0__mux_tree/n130          | IOA21D1BWP30P140LVT        | 0.000 |   0.110 |    0.055 | 
     | bottom_half_0__mux_tree/U160/ZN                    |  v   | bottom_half_0__mux_tree/n131          | IOA21D1BWP30P140LVT        | 0.074 |   0.183 |    0.129 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_75_0/B      |  v   | bottom_half_0__mux_tree/n131          | AOI21OPTREPBD1BWP30P140LVT | 0.001 |   0.184 |    0.130 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_75_0/ZN     |  ^   | bottom_half_0__mux_tree/n134          | AOI21OPTREPBD1BWP30P140LVT | 0.034 |   0.218 |    0.164 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_54_0/A1     |  ^   | bottom_half_0__mux_tree/n134          | ND3D1BWP30P140LVT          | 0.001 |   0.219 |    0.165 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_54_0/ZN     |  v   | bottom_half_0__mux_tree/N399          | ND3D1BWP30P140LVT          | 0.019 |   0.238 |    0.183 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_30_/D   |  v   | bottom_half_0__mux_tree/N399          | DFQD1BWP30P140LVT          | 0.000 |   0.238 |    0.183 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                   |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                     |       |  -0.110 |   -0.055 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.055 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.048 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.048 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.042 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.042 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.035 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.025 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.005 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.004 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |    0.005 | 
     | CTS_ccl_a_inv_00299/I                             |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.001 |  -0.049 |    0.006 | 
     | CTS_ccl_a_inv_00299/ZN                            |  ^   | FE_USKN729_CTS_67 | INVD8BWP30P140LVT   | 0.004 |  -0.044 |    0.010 | 
     | ccpot_FE_USKC729_CTS_67/I                         |  ^   | FE_USKN729_CTS_67 | INVD0BWP30P140LVT   | 0.000 |  -0.044 |    0.010 | 
     | ccpot_FE_USKC729_CTS_67/ZN                        |  v   | FE_USKN730_CTS_67 | INVD0BWP30P140LVT   | 0.007 |  -0.037 |    0.017 | 
     | ccpot_FE_USKC730_CTS_67/I                         |  v   | FE_USKN730_CTS_67 | INVD1P5BWP30P140LVT | 0.000 |  -0.037 |    0.017 | 
     | ccpot_FE_USKC730_CTS_67/ZN                        |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.018 |  -0.020 |    0.035 | 
     | CTS_ccl_a_inv_00276/I                             |  ^   | CTS_67            | INVD4BWP30P140LVT   | 0.000 |  -0.019 |    0.035 | 
     | CTS_ccl_a_inv_00276/ZN                            |  v   | CTS_53            | INVD4BWP30P140LVT   | 0.013 |  -0.006 |    0.048 | 
     | CTS_ccl_a_inv_00118/I                             |  v   | CTS_53            | INVD8BWP30P140LVT   | 0.008 |   0.002 |    0.056 | 
     | CTS_ccl_a_inv_00118/ZN                            |  ^   | CTS_65            | INVD8BWP30P140LVT   | 0.024 |   0.026 |    0.080 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_30_/CP |  ^   | CTS_65            | DFQD1BWP30P140LVT   | 0.005 |   0.031 |    0.086 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin top_half_6__wire_pipeline/wire_tree_level_
2__i_data_latch_reg_90_/CP 
Endpoint:   top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_90_/D 
(^) checked with  leading edge of 'clk'
Beginpoint: top_half_6__wire_pipeline/wire_tree_level_1__i_data_latch_reg_58_/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.042
- Setup                         0.016
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.176
- Arrival Time                  0.229
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                                    |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |                     |       |  -0.126 |   -0.179 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                                | INVD6BWP30P140LVT   | 0.014 |  -0.112 |   -0.165 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                             | INVD6BWP30P140LVT   | 0.008 |  -0.104 |   -0.157 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                             | INVD4BWP30P140LVT   | 0.001 |  -0.103 |   -0.156 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                             | INVD4BWP30P140LVT   | 0.009 |  -0.094 |   -0.147 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                             | INVD4BWP30P140LVT   | 0.005 |  -0.089 |   -0.142 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                             | INVD4BWP30P140LVT   | 0.012 |  -0.077 |   -0.130 | 
     | CTS_ccl_a_inv_00293/I                              |  v   | CTS_25                                             | INVD6BWP30P140LVT   | 0.002 |  -0.075 |   -0.128 | 
     | CTS_ccl_a_inv_00293/ZN                             |  ^   | CTS_11                                             | INVD6BWP30P140LVT   | 0.011 |  -0.064 |   -0.117 | 
     | CTS_ccl_a_inv_00262/I                              |  ^   | CTS_11                                             | INVD2BWP30P140LVT   | 0.002 |  -0.062 |   -0.115 | 
     | CTS_ccl_a_inv_00262/ZN                             |  v   | CTS_5                                              | INVD2BWP30P140LVT   | 0.013 |  -0.049 |   -0.102 | 
     | CTS_ccl_a_inv_00070/I                              |  v   | CTS_5                                              | INVD6BWP30P140LVT   | 0.001 |  -0.049 |   -0.101 | 
     | CTS_ccl_a_inv_00070/ZN                             |  ^   | CTS_6                                              | INVD6BWP30P140LVT   | 0.028 |  -0.020 |   -0.073 | 
     | top_half_6__wire_pipeline/wire_tree_level_1__i_dat |  ^   | CTS_6                                              | DFQD1BWP30P140LVT   | 0.001 |  -0.019 |   -0.072 | 
     | a_latch_reg_58_/CP                                 |      |                                                    |                     |       |         |          | 
     | top_half_6__wire_pipeline/wire_tree_level_1__i_dat |  ^   | top_half_6__wire_pipeline/wire_tree_level_1__i_dat | DFQD1BWP30P140LVT   | 0.050 |   0.031 |   -0.022 | 
     | a_latch_reg_58_/Q                                  |      | a_latch[58]                                        |                     |       |         |          | 
     | top_half_6__wire_pipeline/U36/A2                   |  ^   | top_half_6__wire_pipeline/wire_tree_level_1__i_dat | CKAN2D1BWP30P140LVT | 0.001 |   0.032 |   -0.021 | 
     |                                                    |      | a_latch[58]                                        |                     |       |         |          | 
     | top_half_6__wire_pipeline/U36/Z                    |  ^   | top_half_6__wire_pipeline/N226                     | CKAN2D1BWP30P140LVT | 0.131 |   0.162 |    0.110 | 
     | top_half_6__wire_pipeline/wire_tree_level_2__i_dat |  ^   | top_half_6__wire_pipeline/N226                     | DFQD1BWP30P140LVT   | 0.066 |   0.229 |    0.176 | 
     | a_latch_reg_90_/D                                  |      |                                                    |                     |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.110 |   -0.057 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.057 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.049 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.049 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.043 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.043 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.037 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.027 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.007 | 
     | CTS_ccl_a_inv_00315/I                              |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.006 | 
     | CTS_ccl_a_inv_00315/ZN                             |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |    0.003 | 
     | CTS_ccl_a_inv_00301/I                              |  v   | CTS_77            | INVD6BWP30P140LVT   | 0.001 |  -0.049 |    0.004 | 
     | CTS_ccl_a_inv_00301/ZN                             |  ^   | CTS_76            | INVD6BWP30P140LVT   | 0.009 |  -0.040 |    0.013 | 
     | CTS_ccl_a_inv_00270/I                              |  ^   | CTS_76            | INVD0P7BWP30P140LVT | 0.001 |  -0.039 |    0.014 | 
     | CTS_ccl_a_inv_00270/ZN                             |  v   | CTS_64            | INVD0P7BWP30P140LVT | 0.035 |  -0.004 |    0.049 | 
     | CTS_ccl_a_inv_00064/I                              |  v   | CTS_64            | INVD6BWP30P140LVT   | 0.001 |  -0.003 |    0.050 | 
     | CTS_ccl_a_inv_00064/ZN                             |  ^   | CTS_74            | INVD6BWP30P140LVT   | 0.043 |   0.040 |    0.093 | 
     | top_half_6__wire_pipeline/wire_tree_level_2__i_dat |  ^   | CTS_74            | DFQD1BWP30P140LVT   | 0.002 |   0.042 |    0.095 | 
     | a_latch_reg_90_/CP                                 |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin top_half_6__wire_pipeline/wire_tree_level_
2__i_data_latch_reg_122_/CP 
Endpoint:   top_half_6__wire_pipeline/wire_tree_level_2__i_data_latch_reg_122_/
D (^) checked with  leading edge of 'clk'
Beginpoint: top_half_6__wire_pipeline/wire_tree_level_1__i_data_latch_reg_58_/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.042
- Setup                         0.016
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.176
- Arrival Time                  0.229
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                                    |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |                     |       |  -0.126 |   -0.178 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                                | INVD6BWP30P140LVT   | 0.014 |  -0.112 |   -0.165 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                             | INVD6BWP30P140LVT   | 0.008 |  -0.104 |   -0.157 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                             | INVD4BWP30P140LVT   | 0.001 |  -0.103 |   -0.156 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                             | INVD4BWP30P140LVT   | 0.009 |  -0.094 |   -0.147 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                             | INVD4BWP30P140LVT   | 0.005 |  -0.089 |   -0.142 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                             | INVD4BWP30P140LVT   | 0.012 |  -0.077 |   -0.130 | 
     | CTS_ccl_a_inv_00293/I                              |  v   | CTS_25                                             | INVD6BWP30P140LVT   | 0.002 |  -0.075 |   -0.128 | 
     | CTS_ccl_a_inv_00293/ZN                             |  ^   | CTS_11                                             | INVD6BWP30P140LVT   | 0.011 |  -0.064 |   -0.117 | 
     | CTS_ccl_a_inv_00262/I                              |  ^   | CTS_11                                             | INVD2BWP30P140LVT   | 0.002 |  -0.062 |   -0.115 | 
     | CTS_ccl_a_inv_00262/ZN                             |  v   | CTS_5                                              | INVD2BWP30P140LVT   | 0.013 |  -0.049 |   -0.102 | 
     | CTS_ccl_a_inv_00070/I                              |  v   | CTS_5                                              | INVD6BWP30P140LVT   | 0.001 |  -0.049 |   -0.101 | 
     | CTS_ccl_a_inv_00070/ZN                             |  ^   | CTS_6                                              | INVD6BWP30P140LVT   | 0.028 |  -0.020 |   -0.073 | 
     | top_half_6__wire_pipeline/wire_tree_level_1__i_dat |  ^   | CTS_6                                              | DFQD1BWP30P140LVT   | 0.001 |  -0.019 |   -0.072 | 
     | a_latch_reg_58_/CP                                 |      |                                                    |                     |       |         |          | 
     | top_half_6__wire_pipeline/wire_tree_level_1__i_dat |  ^   | top_half_6__wire_pipeline/wire_tree_level_1__i_dat | DFQD1BWP30P140LVT   | 0.050 |   0.031 |   -0.022 | 
     | a_latch_reg_58_/Q                                  |      | a_latch[58]                                        |                     |       |         |          | 
     | top_half_6__wire_pipeline/U36/A2                   |  ^   | top_half_6__wire_pipeline/wire_tree_level_1__i_dat | CKAN2D1BWP30P140LVT | 0.001 |   0.032 |   -0.021 | 
     |                                                    |      | a_latch[58]                                        |                     |       |         |          | 
     | top_half_6__wire_pipeline/U36/Z                    |  ^   | top_half_6__wire_pipeline/N226                     | CKAN2D1BWP30P140LVT | 0.131 |   0.162 |    0.110 | 
     | top_half_6__wire_pipeline/wire_tree_level_2__i_dat |  ^   | top_half_6__wire_pipeline/N226                     | DFQD1BWP30P140LVT   | 0.066 |   0.229 |    0.176 | 
     | a_latch_reg_122_/D                                 |      |                                                    |                     |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.110 |   -0.057 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.057 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.049 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.049 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.043 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.043 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.037 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.027 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.007 | 
     | CTS_ccl_a_inv_00315/I                              |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.006 | 
     | CTS_ccl_a_inv_00315/ZN                             |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |    0.003 | 
     | CTS_ccl_a_inv_00301/I                              |  v   | CTS_77            | INVD6BWP30P140LVT   | 0.001 |  -0.049 |    0.004 | 
     | CTS_ccl_a_inv_00301/ZN                             |  ^   | CTS_76            | INVD6BWP30P140LVT   | 0.009 |  -0.040 |    0.013 | 
     | CTS_ccl_a_inv_00270/I                              |  ^   | CTS_76            | INVD0P7BWP30P140LVT | 0.001 |  -0.039 |    0.014 | 
     | CTS_ccl_a_inv_00270/ZN                             |  v   | CTS_64            | INVD0P7BWP30P140LVT | 0.035 |  -0.004 |    0.049 | 
     | CTS_ccl_a_inv_00064/I                              |  v   | CTS_64            | INVD6BWP30P140LVT   | 0.001 |  -0.003 |    0.050 | 
     | CTS_ccl_a_inv_00064/ZN                             |  ^   | CTS_74            | INVD6BWP30P140LVT   | 0.043 |   0.040 |    0.093 | 
     | top_half_6__wire_pipeline/wire_tree_level_2__i_dat |  ^   | CTS_74            | DFQD1BWP30P140LVT   | 0.002 |   0.042 |    0.095 | 
     | a_latch_reg_122_/CP                                |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_
reg_9_/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_9_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.041
- Setup                         0.012
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.179
- Arrival Time                  0.228
= Slack Time                   -0.049
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |              Net              |          Cell          | Delay | Arrival | Required | 
     |                                                 |      |                               |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+------+-------------------------------+------------------------+-------+---------+----------| 
     | clk                                             |  ^   | clk                           |                        |       |  -0.126 |   -0.175 | 
     | CTS_ccl_inv_00340/I                             |  ^   | clk                           | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.162 | 
     | CTS_ccl_inv_00340/ZN                            |  v   | CTS_42                        | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.154 | 
     | CTS_ccl_inv_00321/I                             |  v   | CTS_42                        | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.153 | 
     | CTS_ccl_inv_00321/ZN                            |  ^   | CTS_26                        | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.143 | 
     | CTS_ccl_a_inv_00313/I                           |  ^   | CTS_26                        | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.139 | 
     | CTS_ccl_a_inv_00313/ZN                          |  v   | CTS_25                        | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.127 | 
     | CTS_ccl_a_inv_00295/I                           |  v   | CTS_25                        | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.126 | 
     | CTS_ccl_a_inv_00295/ZN                          |  ^   | CTS_24                        | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.113 | 
     | CTS_ccl_a_inv_00258/I                           |  ^   | CTS_24                        | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.112 | 
     | CTS_ccl_a_inv_00258/ZN                          |  v   | CTS_13                        | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.098 | 
     | CTS_ccl_a_inv_00074/I                           |  v   | CTS_13                        | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.097 | 
     | CTS_ccl_a_inv_00074/ZN                          |  ^   | CTS_15                        | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.071 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP    |  ^   | CTS_15                        | DFQD4BWP30P140LVT      | 0.006 |  -0.015 |   -0.065 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q     |  v   | i_cmd_id_7__inner_cmd_wire[5] | DFQD4BWP30P140LVT      | 0.048 |   0.033 |   -0.017 | 
     | bottom_half_5__mux_tree/U14/A2                  |  v   | i_cmd_id_7__inner_cmd_wire[5] | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.033 |   -0.016 | 
     | bottom_half_5__mux_tree/U14/ZN                  |  ^   | bottom_half_5__mux_tree/n18   | NR2OPTIBD8BWP30P140LVT | 0.025 |   0.058 |    0.009 | 
     | bottom_half_5__mux_tree/U11/A1                  |  ^   | bottom_half_5__mux_tree/n18   | CKND2D4BWP30P140LVT    | 0.022 |   0.081 |    0.031 | 
     | bottom_half_5__mux_tree/U11/ZN                  |  v   | bottom_half_5__mux_tree/n24   | CKND2D4BWP30P140LVT    | 0.014 |   0.095 |    0.045 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/A1 |  v   | bottom_half_5__mux_tree/n24   | NR2OPTIBD6BWP30P140LVT | 0.000 |   0.095 |    0.045 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/ZN |  ^   | bottom_half_5__mux_tree/n33   | NR2OPTIBD6BWP30P140LVT | 0.016 |   0.110 |    0.061 | 
     | bottom_half_5__mux_tree/U40/A1                  |  ^   | bottom_half_5__mux_tree/n33   | CKND2D8BWP30P140LVT    | 0.001 |   0.112 |    0.062 | 
     | bottom_half_5__mux_tree/U40/ZN                  |  v   | bottom_half_5__mux_tree/n219  | CKND2D8BWP30P140LVT    | 0.012 |   0.124 |    0.075 | 
     | bottom_half_5__mux_tree/U61/I                   |  v   | bottom_half_5__mux_tree/n219  | INVD8BWP30P140LVT      | 0.001 |   0.125 |    0.076 | 
     | bottom_half_5__mux_tree/U61/ZN                  |  ^   | bottom_half_5__mux_tree/n228  | INVD8BWP30P140LVT      | 0.009 |   0.134 |    0.085 | 
     | bottom_half_5__mux_tree/U87/B1                  |  ^   | bottom_half_5__mux_tree/n228  | AOI22D1BWP30P140LVT    | 0.008 |   0.142 |    0.093 | 
     | bottom_half_5__mux_tree/U87/ZN                  |  v   | bottom_half_5__mux_tree/n59   | AOI22D1BWP30P140LVT    | 0.066 |   0.208 |    0.159 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_354_0/A3 |  v   | bottom_half_5__mux_tree/n59   | ND3D1BWP30P140LVT      | 0.002 |   0.210 |    0.160 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_354_0/ZN |  ^   | bottom_half_5__mux_tree/N378  | ND3D1BWP30P140LVT      | 0.019 |   0.228 |    0.179 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_9_/D |  ^   | bottom_half_5__mux_tree/N378  | DFQD1BWP30P140LVT      | 0.000 |   0.228 |    0.179 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                  |      |                   |                     |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                     |       |  -0.110 |   -0.060 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.060 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.053 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.053 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.047 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.047 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.040 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.030 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.011 | 
     | CTS_ccl_a_inv_00315/I                            |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.010 | 
     | CTS_ccl_a_inv_00315/ZN                           |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |   -0.000 | 
     | CTS_ccl_a_inv_00299/I                            |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.001 |  -0.049 |    0.001 | 
     | CTS_ccl_a_inv_00299/ZN                           |  ^   | FE_USKN729_CTS_67 | INVD8BWP30P140LVT   | 0.004 |  -0.044 |    0.005 | 
     | ccpot_FE_USKC729_CTS_67/I                        |  ^   | FE_USKN729_CTS_67 | INVD0BWP30P140LVT   | 0.000 |  -0.044 |    0.005 | 
     | ccpot_FE_USKC729_CTS_67/ZN                       |  v   | FE_USKN730_CTS_67 | INVD0BWP30P140LVT   | 0.007 |  -0.037 |    0.012 | 
     | ccpot_FE_USKC730_CTS_67/I                        |  v   | FE_USKN730_CTS_67 | INVD1P5BWP30P140LVT | 0.000 |  -0.037 |    0.012 | 
     | ccpot_FE_USKC730_CTS_67/ZN                       |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.018 |  -0.020 |    0.030 | 
     | CTS_ccl_a_inv_00250/I                            |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.000 |  -0.019 |    0.030 | 
     | CTS_ccl_a_inv_00250/ZN                           |  v   | CTS_49            | INVD1P5BWP30P140LVT | 0.022 |   0.002 |    0.052 | 
     | CTS_ccl_a_inv_00136/I                            |  v   | CTS_49            | INVD6BWP30P140LVT   | 0.001 |   0.003 |    0.052 | 
     | CTS_ccl_a_inv_00136/ZN                           |  ^   | CTS_51            | INVD6BWP30P140LVT   | 0.035 |   0.038 |    0.087 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_9_/CP |  ^   | CTS_51            | DFQD1BWP30P140LVT   | 0.003 |   0.041 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_
reg_14_/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_14_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.006
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.146
- Arrival Time                  0.194
= Slack Time                   -0.049
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                         |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                     |                        |       |  -0.126 |   -0.174 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                     | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.161 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                  | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.153 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                  | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.152 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.143 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.138 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                  | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.126 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                  | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.125 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                  | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.113 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                  | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.111 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                  | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.097 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                  | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.096 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                  | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.070 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP       |  ^   | CTS_15                                  | DFQD4BWP30P140LVT      | 0.006 |  -0.015 |   -0.064 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q        |  v   | i_cmd_id_7__inner_cmd_wire[5]           | DFQD4BWP30P140LVT      | 0.048 |   0.033 |   -0.016 | 
     | bottom_half_5__mux_tree/U14/A2                     |  v   | i_cmd_id_7__inner_cmd_wire[5]           | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.033 |   -0.016 | 
     | bottom_half_5__mux_tree/U14/ZN                     |  ^   | bottom_half_5__mux_tree/n18             | NR2OPTIBD8BWP30P140LVT | 0.025 |   0.058 |    0.010 | 
     | bottom_half_5__mux_tree/U11/A1                     |  ^   | bottom_half_5__mux_tree/n18             | CKND2D4BWP30P140LVT    | 0.022 |   0.081 |    0.032 | 
     | bottom_half_5__mux_tree/U11/ZN                     |  v   | bottom_half_5__mux_tree/n24             | CKND2D4BWP30P140LVT    | 0.014 |   0.095 |    0.046 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/A1    |  v   | bottom_half_5__mux_tree/n24             | NR2OPTIBD6BWP30P140LVT | 0.000 |   0.095 |    0.046 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/ZN    |  ^   | bottom_half_5__mux_tree/n33             | NR2OPTIBD6BWP30P140LVT | 0.016 |   0.110 |    0.062 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_665_0/A1    |  ^   | bottom_half_5__mux_tree/n33             | CKND2D4BWP30P140LVT    | 0.001 |   0.112 |    0.063 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_665_0/ZN    |  v   | bottom_half_5__mux_tree/FE_RN_241_0     | CKND2D4BWP30P140LVT    | 0.009 |   0.121 |    0.072 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_666_0/I     |  v   | bottom_half_5__mux_tree/FE_RN_241_0     | INVD6BWP30P140LVT      | 0.000 |   0.121 |    0.072 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_666_0/ZN    |  ^   | bottom_half_5__mux_tree/n127            | INVD6BWP30P140LVT      | 0.009 |   0.130 |    0.081 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC259_n127/I |  ^   | bottom_half_5__mux_tree/n127            | BUFFD16BWP30P140LVT    | 0.003 |   0.132 |    0.084 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC259_n127/Z |  ^   | bottom_half_5__mux_tree/FE_OCPN119_n221 | BUFFD16BWP30P140LVT    | 0.015 |   0.148 |    0.099 | 
     | bottom_half_5__mux_tree/U140/A1                    |  ^   | bottom_half_5__mux_tree/FE_OCPN119_n221 | AOI22D2BWP30P140LVT    | 0.002 |   0.149 |    0.101 | 
     | bottom_half_5__mux_tree/U140/ZN                    |  v   | bottom_half_5__mux_tree/n110            | AOI22D2BWP30P140LVT    | 0.031 |   0.181 |    0.132 | 
     | bottom_half_5__mux_tree/U142/A2                    |  v   | bottom_half_5__mux_tree/n110            | ND3D2BWP30P140LVT      | 0.001 |   0.182 |    0.133 | 
     | bottom_half_5__mux_tree/U142/ZN                    |  ^   | bottom_half_5__mux_tree/N383            | ND3D2BWP30P140LVT      | 0.012 |   0.194 |    0.146 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_14_/D   |  ^   | bottom_half_5__mux_tree/N383            | DFQD1BWP30P140LVT      | 0.000 |   0.194 |    0.146 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.110 |   -0.061 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT | 0.000 |  -0.109 |   -0.061 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.007 |  -0.102 |   -0.053 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.102 |   -0.053 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.006 |  -0.096 |   -0.047 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.096 |   -0.047 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.089 |   -0.041 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT | 0.010 |  -0.080 |   -0.031 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.020 |  -0.060 |   -0.011 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.059 |   -0.010 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.049 |   -0.001 | 
     | CTS_ccl_a_inv_00301/I                             |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.049 |   -0.000 | 
     | CTS_ccl_a_inv_00301/ZN                            |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.009 |  -0.040 |    0.009 | 
     | CTS_ccl_a_inv_00252/I                             |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.039 |    0.010 | 
     | CTS_ccl_a_inv_00252/ZN                            |  v   | CTS_56            | INVD3BWP30P140LVT | 0.012 |  -0.028 |    0.021 | 
     | CTS_ccl_a_inv_00098/I                             |  v   | CTS_56            | INVD6BWP30P140LVT | 0.002 |  -0.026 |    0.023 | 
     | CTS_ccl_a_inv_00098/ZN                            |  ^   | CTS_58            | INVD6BWP30P140LVT | 0.029 |   0.004 |    0.052 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_14_/CP |  ^   | CTS_58            | DFQD1BWP30P140LVT | 0.003 |   0.006 |    0.055 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin top_half_1__wire_pipeline/wire_tree_level_
2__i_data_latch_reg_46_/CP 
Endpoint:   top_half_1__wire_pipeline/wire_tree_level_2__i_data_latch_reg_46_/D 
(^) checked with  leading edge of 'clk'
Beginpoint: top_half_1__wire_pipeline/wire_tree_level_1__i_data_latch_reg_14_/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time         -0.016
- Setup                         0.018
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.116
- Arrival Time                  0.164
= Slack Time                   -0.049
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                                    |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |                     |       |  -0.126 |   -0.174 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk                                                | INVD4BWP30P140LVT   | 0.001 |  -0.124 |   -0.173 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83                                  | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.169 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83                                  | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.169 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83                                  | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.164 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83                                  | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.164 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83                                             | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.157 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83                                             | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.144 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82                                             | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.122 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82                                             | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.121 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81                                  | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.117 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81                                  | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.117 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81                                  | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.111 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81                                  | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.111 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81                                             | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |   -0.093 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81                                             | INVD4BWP30P140LVT   | 0.004 |  -0.041 |   -0.089 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80                                             | INVD4BWP30P140LVT   | 0.012 |  -0.028 |   -0.077 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80                                             | INVD2BWP30P140LVT   | 0.001 |  -0.028 |   -0.076 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73                                             | INVD2BWP30P140LVT   | 0.013 |  -0.015 |   -0.063 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73                                             | INVD6BWP30P140LVT   | 0.001 |  -0.014 |   -0.062 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79                                             | INVD6BWP30P140LVT   | 0.030 |   0.016 |   -0.033 | 
     | top_half_1__wire_pipeline/wire_tree_level_1__i_dat |  ^   | CTS_79                                             | DFQD1BWP30P140LVT   | 0.002 |   0.018 |   -0.031 | 
     | a_latch_reg_14_/CP                                 |      |                                                    |                     |       |         |          | 
     | top_half_1__wire_pipeline/wire_tree_level_1__i_dat |  ^   | top_half_1__wire_pipeline/wire_tree_level_1__i_dat | DFQD1BWP30P140LVT   | 0.041 |   0.059 |    0.011 | 
     | a_latch_reg_14_/Q                                  |      | a_latch[14]                                        |                     |       |         |          | 
     | top_half_1__wire_pipeline/U51/A2                   |  ^   | top_half_1__wire_pipeline/wire_tree_level_1__i_dat | CKAN2D1BWP30P140LVT | 0.000 |   0.059 |    0.011 | 
     |                                                    |      | a_latch[14]                                        |                     |       |         |          | 
     | top_half_1__wire_pipeline/U51/Z                    |  ^   | top_half_1__wire_pipeline/N148                     | CKAN2D1BWP30P140LVT | 0.087 |   0.147 |    0.098 | 
     | top_half_1__wire_pipeline/wire_tree_level_2__i_dat |  ^   | top_half_1__wire_pipeline/N148                     | DFQD1BWP30P140LVT   | 0.017 |   0.164 |    0.116 | 
     | a_latch_reg_46_/D                                  |      |                                                    |                     |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net   |        Cell        | Delay | Arrival | Required | 
     |                                                    |      |        |                    |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------+--------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk    |                    |       |  -0.110 |   -0.061 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk    | INVD6BWP30P140LVT  | 0.015 |  -0.095 |   -0.047 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42 | INVD6BWP30P140LVT  | 0.009 |  -0.086 |   -0.037 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42 | INVD4BWP30P140LVT  | 0.001 |  -0.085 |   -0.036 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26 | INVD4BWP30P140LVT  | 0.011 |  -0.074 |   -0.026 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26 | INVD4BWP30P140LVT  | 0.005 |  -0.069 |   -0.021 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25 | INVD4BWP30P140LVT  | 0.012 |  -0.057 |   -0.009 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25 | INVD6BWP30P140LVT  | 0.001 |  -0.056 |   -0.008 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24 | INVD6BWP30P140LVT  | 0.013 |  -0.044 |    0.005 | 
     | CTS_ccl_a_inv_00266/I                              |  ^   | CTS_24 | INVD8BWP30P140LVT  | 0.001 |  -0.043 |    0.006 | 
     | CTS_ccl_a_inv_00266/ZN                             |  v   | CTS_21 | INVD8BWP30P140LVT  | 0.009 |  -0.034 |    0.015 | 
     | CTS_ccl_a_inv_00088/I                              |  v   | CTS_21 | INVD12BWP30P140LVT | 0.001 |  -0.032 |    0.016 | 
     | CTS_ccl_a_inv_00088/ZN                             |  ^   | CTS_22 | INVD12BWP30P140LVT | 0.012 |  -0.020 |    0.028 | 
     | top_half_1__wire_pipeline/wire_tree_level_2__i_dat |  ^   | CTS_22 | DFQD1BWP30P140LVT  | 0.004 |  -0.016 |    0.032 | 
     | a_latch_reg_46_/CP                                 |      |        |                    |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_
reg_6_/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_6_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.041
- Setup                         0.012
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.179
- Arrival Time                  0.227
= Slack Time                   -0.048
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |              Net              |          Cell          | Delay | Arrival | Required | 
     |                                                 |      |                               |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+------+-------------------------------+------------------------+-------+---------+----------| 
     | clk                                             |  ^   | clk                           |                        |       |  -0.126 |   -0.174 | 
     | CTS_ccl_inv_00340/I                             |  ^   | clk                           | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.160 | 
     | CTS_ccl_inv_00340/ZN                            |  v   | CTS_42                        | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.152 | 
     | CTS_ccl_inv_00321/I                             |  v   | CTS_42                        | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.151 | 
     | CTS_ccl_inv_00321/ZN                            |  ^   | CTS_26                        | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.142 | 
     | CTS_ccl_a_inv_00313/I                           |  ^   | CTS_26                        | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.137 | 
     | CTS_ccl_a_inv_00313/ZN                          |  v   | CTS_25                        | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.125 | 
     | CTS_ccl_a_inv_00295/I                           |  v   | CTS_25                        | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.125 | 
     | CTS_ccl_a_inv_00295/ZN                          |  ^   | CTS_24                        | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.112 | 
     | CTS_ccl_a_inv_00258/I                           |  ^   | CTS_24                        | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.110 | 
     | CTS_ccl_a_inv_00258/ZN                          |  v   | CTS_13                        | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.097 | 
     | CTS_ccl_a_inv_00074/I                           |  v   | CTS_13                        | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.096 | 
     | CTS_ccl_a_inv_00074/ZN                          |  ^   | CTS_15                        | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.070 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP    |  ^   | CTS_15                        | DFQD4BWP30P140LVT      | 0.006 |  -0.015 |   -0.063 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q     |  v   | i_cmd_id_7__inner_cmd_wire[5] | DFQD4BWP30P140LVT      | 0.048 |   0.033 |   -0.015 | 
     | bottom_half_5__mux_tree/U14/A2                  |  v   | i_cmd_id_7__inner_cmd_wire[5] | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.033 |   -0.015 | 
     | bottom_half_5__mux_tree/U14/ZN                  |  ^   | bottom_half_5__mux_tree/n18   | NR2OPTIBD8BWP30P140LVT | 0.025 |   0.058 |    0.010 | 
     | bottom_half_5__mux_tree/U11/A1                  |  ^   | bottom_half_5__mux_tree/n18   | CKND2D4BWP30P140LVT    | 0.022 |   0.081 |    0.033 | 
     | bottom_half_5__mux_tree/U11/ZN                  |  v   | bottom_half_5__mux_tree/n24   | CKND2D4BWP30P140LVT    | 0.014 |   0.095 |    0.046 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/A1 |  v   | bottom_half_5__mux_tree/n24   | NR2OPTIBD6BWP30P140LVT | 0.000 |   0.095 |    0.047 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/ZN |  ^   | bottom_half_5__mux_tree/n33   | NR2OPTIBD6BWP30P140LVT | 0.016 |   0.110 |    0.062 | 
     | bottom_half_5__mux_tree/U40/A1                  |  ^   | bottom_half_5__mux_tree/n33   | CKND2D8BWP30P140LVT    | 0.001 |   0.112 |    0.063 | 
     | bottom_half_5__mux_tree/U40/ZN                  |  v   | bottom_half_5__mux_tree/n219  | CKND2D8BWP30P140LVT    | 0.012 |   0.124 |    0.076 | 
     | bottom_half_5__mux_tree/U61/I                   |  v   | bottom_half_5__mux_tree/n219  | INVD8BWP30P140LVT      | 0.001 |   0.125 |    0.077 | 
     | bottom_half_5__mux_tree/U61/ZN                  |  ^   | bottom_half_5__mux_tree/n228  | INVD8BWP30P140LVT      | 0.009 |   0.134 |    0.086 | 
     | bottom_half_5__mux_tree/U100/B1                 |  ^   | bottom_half_5__mux_tree/n228  | AOI22D1BWP30P140LVT    | 0.008 |   0.142 |    0.094 | 
     | bottom_half_5__mux_tree/U100/ZN                 |  v   | bottom_half_5__mux_tree/n70   | AOI22D1BWP30P140LVT    | 0.066 |   0.207 |    0.159 | 
     | bottom_half_5__mux_tree/U102/A2                 |  v   | bottom_half_5__mux_tree/n70   | ND3D1BWP30P140LVT      | 0.002 |   0.209 |    0.161 | 
     | bottom_half_5__mux_tree/U102/ZN                 |  ^   | bottom_half_5__mux_tree/N375  | ND3D1BWP30P140LVT      | 0.018 |   0.227 |    0.179 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_6_/D |  ^   | bottom_half_5__mux_tree/N375  | DFQD1BWP30P140LVT      | 0.000 |   0.227 |    0.179 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                  |      |                   |                     |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                     |       |  -0.110 |   -0.062 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.061 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.054 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.054 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.048 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.048 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.041 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.032 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.012 | 
     | CTS_ccl_a_inv_00315/I                            |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.011 | 
     | CTS_ccl_a_inv_00315/ZN                           |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |   -0.001 | 
     | CTS_ccl_a_inv_00299/I                            |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.001 |  -0.049 |   -0.001 | 
     | CTS_ccl_a_inv_00299/ZN                           |  ^   | FE_USKN729_CTS_67 | INVD8BWP30P140LVT   | 0.004 |  -0.044 |    0.004 | 
     | ccpot_FE_USKC729_CTS_67/I                        |  ^   | FE_USKN729_CTS_67 | INVD0BWP30P140LVT   | 0.000 |  -0.044 |    0.004 | 
     | ccpot_FE_USKC729_CTS_67/ZN                       |  v   | FE_USKN730_CTS_67 | INVD0BWP30P140LVT   | 0.007 |  -0.037 |    0.011 | 
     | ccpot_FE_USKC730_CTS_67/I                        |  v   | FE_USKN730_CTS_67 | INVD1P5BWP30P140LVT | 0.000 |  -0.037 |    0.011 | 
     | ccpot_FE_USKC730_CTS_67/ZN                       |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.018 |  -0.020 |    0.028 | 
     | CTS_ccl_a_inv_00250/I                            |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.000 |  -0.019 |    0.029 | 
     | CTS_ccl_a_inv_00250/ZN                           |  v   | CTS_49            | INVD1P5BWP30P140LVT | 0.022 |   0.002 |    0.050 | 
     | CTS_ccl_a_inv_00136/I                            |  v   | CTS_49            | INVD6BWP30P140LVT   | 0.001 |   0.003 |    0.051 | 
     | CTS_ccl_a_inv_00136/ZN                           |  ^   | CTS_51            | INVD6BWP30P140LVT   | 0.035 |   0.038 |    0.086 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_6_/CP |  ^   | CTS_51            | DFQD1BWP30P140LVT   | 0.003 |   0.041 |    0.089 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin bottom_half_2__mux_tree/o_data_bus_reg_
reg_6_/CP 
Endpoint:   bottom_half_2__mux_tree/o_data_bus_reg_reg_6_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_2_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.026
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.165
- Arrival Time                  0.212
= Slack Time                   -0.047
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                          |                        |       |  -0.126 |   -0.173 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                          | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.160 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                       | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.152 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                       | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.151 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                       | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.141 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                       | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.137 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                       | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.124 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                       | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.124 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                       | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.111 | 
     | CTS_ccl_a_inv_00260/I                              |  ^   | CTS_24                                       | CKND8BWP30P140LVT      | 0.003 |  -0.061 |   -0.108 | 
     | CTS_ccl_a_inv_00260/ZN                             |  v   | CTS_17                                       | CKND8BWP30P140LVT      | 0.009 |  -0.052 |   -0.099 | 
     | CTS_ccl_a_inv_00132/I                              |  v   | CTS_17                                       | INVD8BWP30P140LVT      | 0.001 |  -0.051 |   -0.098 | 
     | CTS_ccl_a_inv_00132/ZN                             |  ^   | CTS_16                                       | INVD8BWP30P140LVT      | 0.021 |  -0.030 |   -0.077 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_2_/CP       |  ^   | CTS_16                                       | DFQD2BWP30P140LVT      | 0.002 |  -0.028 |   -0.075 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_2_/Q        |  v   | i_cmd_id_7__inner_cmd_wire[2]                | DFQD2BWP30P140LVT      | 0.052 |   0.025 |   -0.022 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_217_0/A1    |  v   | i_cmd_id_7__inner_cmd_wire[2]                | NR2OPTPAD2BWP30P140LVT | 0.000 |   0.025 |   -0.022 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_217_0/ZN    |  ^   | bottom_half_2__mux_tree/FE_RN_75_0           | NR2OPTPAD2BWP30P140LVT | 0.011 |   0.037 |   -0.011 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_216_0/A1    |  ^   | bottom_half_2__mux_tree/FE_RN_75_0           | CKND2D8BWP30P140LVT    | 0.000 |   0.037 |   -0.010 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_216_0/ZN    |  v   | bottom_half_2__mux_tree/n27                  | CKND2D8BWP30P140LVT    | 0.020 |   0.057 |    0.009 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_732_0/A3    |  v   | bottom_half_2__mux_tree/n27                  | NR3D2BWP30P140LVT      | 0.011 |   0.068 |    0.021 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_732_0/ZN    |  ^   | bottom_half_2__mux_tree/FE_RN_47_0           | NR3D2BWP30P140LVT      | 0.021 |   0.090 |    0.042 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_158_0/I     |  ^   | bottom_half_2__mux_tree/FE_RN_47_0           | CKND8BWP30P140LVT      | 0.000 |   0.090 |    0.042 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_158_0/ZN    |  v   | bottom_half_2__mux_tree/n1                   | CKND8BWP30P140LVT      | 0.010 |   0.100 |    0.052 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC118_n1/I    |  v   | bottom_half_2__mux_tree/n1                   | INVD9BWP30P140LVT      | 0.004 |   0.104 |    0.057 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC118_n1/ZN   |  ^   | bottom_half_2__mux_tree/FE_DBTN5_n1          | INVD9BWP30P140LVT      | 0.009 |   0.112 |    0.065 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC127_FE_DBTN |  ^   | bottom_half_2__mux_tree/FE_DBTN5_n1          | BUFFD8BWP30P140LVT     | 0.003 |   0.116 |    0.068 | 
     | 5_n1/I                                             |      |                                              |                        |       |         |          | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC127_FE_DBTN |  ^   | bottom_half_2__mux_tree/FE_OFN81_FE_DBTN5_n1 | BUFFD8BWP30P140LVT     | 0.017 |   0.132 |    0.085 | 
     | 5_n1/Z                                             |      |                                              |                        |       |         |          | 
     | bottom_half_2__mux_tree/U14/A1                     |  ^   | bottom_half_2__mux_tree/FE_OFN81_FE_DBTN5_n1 | AOI21D1BWP30P140LVT    | 0.002 |   0.134 |    0.087 | 
     | bottom_half_2__mux_tree/U14/ZN                     |  v   | bottom_half_2__mux_tree/n66                  | AOI21D1BWP30P140LVT    | 0.063 |   0.197 |    0.150 | 
     | bottom_half_2__mux_tree/U83/A1                     |  v   | bottom_half_2__mux_tree/n66                  | ND3D1BWP30P140LVT      | 0.001 |   0.198 |    0.151 | 
     | bottom_half_2__mux_tree/U83/ZN                     |  ^   | bottom_half_2__mux_tree/N375                 | ND3D1BWP30P140LVT      | 0.014 |   0.212 |    0.165 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_6_/D    |  ^   | bottom_half_2__mux_tree/N375                 | DFQD1BWP30P140LVT      | 0.000 |   0.212 |    0.165 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                  |      |                   |                     |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                     |       |  -0.110 |   -0.062 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.062 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.055 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.055 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.049 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.049 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.042 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.032 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.013 | 
     | CTS_ccl_a_inv_00315/I                            |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.012 | 
     | CTS_ccl_a_inv_00315/ZN                           |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |   -0.002 | 
     | CTS_ccl_a_inv_00301/I                            |  v   | CTS_77            | INVD6BWP30P140LVT   | 0.001 |  -0.049 |   -0.002 | 
     | CTS_ccl_a_inv_00301/ZN                           |  ^   | CTS_76            | INVD6BWP30P140LVT   | 0.009 |  -0.040 |    0.007 | 
     | CTS_ccl_a_inv_00268/I                            |  ^   | CTS_76            | INVD4BWP30P140LVT   | 0.001 |  -0.039 |    0.009 | 
     | CTS_ccl_a_inv_00268/ZN                           |  v   | FE_USKN767_CTS_60 | INVD4BWP30P140LVT   | 0.004 |  -0.035 |    0.013 | 
     | ccpot_FE_USKC767_CTS_60/I                        |  v   | FE_USKN767_CTS_60 | INVD1P5BWP30P140LVT | 0.000 |  -0.035 |    0.013 | 
     | ccpot_FE_USKC767_CTS_60/ZN                       |  ^   | FE_USKN768_CTS_60 | INVD1P5BWP30P140LVT | 0.005 |  -0.030 |    0.017 | 
     | ccpot_FE_USKC768_CTS_60/I                        |  ^   | FE_USKN768_CTS_60 | INVD1P5BWP30P140LVT | 0.000 |  -0.030 |    0.017 | 
     | ccpot_FE_USKC768_CTS_60/ZN                       |  v   | CTS_60            | INVD1P5BWP30P140LVT | 0.017 |  -0.013 |    0.034 | 
     | CTS_ccl_a_inv_00108/I                            |  v   | CTS_60            | INVD6BWP30P140LVT   | 0.002 |  -0.011 |    0.036 | 
     | CTS_ccl_a_inv_00108/ZN                           |  ^   | CTS_62            | INVD6BWP30P140LVT   | 0.033 |   0.021 |    0.069 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_6_/CP |  ^   | CTS_62            | DFQD1BWP30P140LVT   | 0.005 |   0.026 |    0.073 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin top_half_1__wire_pipeline/wire_tree_
level_2__i_data_latch_reg_14_/CP 
Endpoint:   top_half_1__wire_pipeline/wire_tree_level_2__i_data_latch_reg_14_/D 
(^) checked with  leading edge of 'clk'
Beginpoint: top_half_1__wire_pipeline/wire_tree_level_1__i_data_latch_reg_14_/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time         -0.014
- Setup                         0.018
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.118
- Arrival Time                  0.164
= Slack Time                   -0.046
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                                    |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |                     |       |  -0.126 |   -0.172 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk                                                | INVD4BWP30P140LVT   | 0.001 |  -0.124 |   -0.171 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83                                  | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.166 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83                                  | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.166 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83                                  | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.162 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83                                  | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.162 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83                                             | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.155 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83                                             | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.142 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82                                             | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.119 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82                                             | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.119 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81                                  | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.115 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81                                  | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.115 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81                                  | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.109 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81                                  | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.109 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81                                             | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |   -0.091 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81                                             | INVD4BWP30P140LVT   | 0.004 |  -0.041 |   -0.087 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80                                             | INVD4BWP30P140LVT   | 0.012 |  -0.028 |   -0.075 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80                                             | INVD2BWP30P140LVT   | 0.001 |  -0.028 |   -0.074 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73                                             | INVD2BWP30P140LVT   | 0.013 |  -0.015 |   -0.061 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73                                             | INVD6BWP30P140LVT   | 0.001 |  -0.014 |   -0.060 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79                                             | INVD6BWP30P140LVT   | 0.030 |   0.016 |   -0.030 | 
     | top_half_1__wire_pipeline/wire_tree_level_1__i_dat |  ^   | CTS_79                                             | DFQD1BWP30P140LVT   | 0.002 |   0.018 |   -0.028 | 
     | a_latch_reg_14_/CP                                 |      |                                                    |                     |       |         |          | 
     | top_half_1__wire_pipeline/wire_tree_level_1__i_dat |  ^   | top_half_1__wire_pipeline/wire_tree_level_1__i_dat | DFQD1BWP30P140LVT   | 0.041 |   0.059 |    0.013 | 
     | a_latch_reg_14_/Q                                  |      | a_latch[14]                                        |                     |       |         |          | 
     | top_half_1__wire_pipeline/U51/A2                   |  ^   | top_half_1__wire_pipeline/wire_tree_level_1__i_dat | CKAN2D1BWP30P140LVT | 0.000 |   0.059 |    0.013 | 
     |                                                    |      | a_latch[14]                                        |                     |       |         |          | 
     | top_half_1__wire_pipeline/U51/Z                    |  ^   | top_half_1__wire_pipeline/N148                     | CKAN2D1BWP30P140LVT | 0.087 |   0.147 |    0.101 | 
     | top_half_1__wire_pipeline/wire_tree_level_2__i_dat |  ^   | top_half_1__wire_pipeline/N148                     | DFQD1BWP30P140LVT   | 0.017 |   0.164 |    0.118 | 
     | a_latch_reg_14_/D                                  |      |                                                    |                     |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net   |        Cell        | Delay | Arrival | Required | 
     |                                                    |      |        |                    |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------+--------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk    |                    |       |  -0.110 |   -0.063 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk    | INVD6BWP30P140LVT  | 0.015 |  -0.095 |   -0.049 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42 | INVD6BWP30P140LVT  | 0.009 |  -0.086 |   -0.040 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42 | INVD4BWP30P140LVT  | 0.001 |  -0.085 |   -0.039 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26 | INVD4BWP30P140LVT  | 0.011 |  -0.074 |   -0.028 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26 | INVD4BWP30P140LVT  | 0.005 |  -0.069 |   -0.023 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25 | INVD4BWP30P140LVT  | 0.012 |  -0.057 |   -0.011 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25 | INVD6BWP30P140LVT  | 0.001 |  -0.056 |   -0.010 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24 | INVD6BWP30P140LVT  | 0.013 |  -0.044 |    0.003 | 
     | CTS_ccl_a_inv_00266/I                              |  ^   | CTS_24 | INVD8BWP30P140LVT  | 0.001 |  -0.043 |    0.003 | 
     | CTS_ccl_a_inv_00266/ZN                             |  v   | CTS_21 | INVD8BWP30P140LVT  | 0.009 |  -0.034 |    0.013 | 
     | CTS_ccl_a_inv_00088/I                              |  v   | CTS_21 | INVD12BWP30P140LVT | 0.001 |  -0.032 |    0.014 | 
     | CTS_ccl_a_inv_00088/ZN                             |  ^   | CTS_22 | INVD12BWP30P140LVT | 0.012 |  -0.020 |    0.026 | 
     | top_half_1__wire_pipeline/wire_tree_level_2__i_dat |  ^   | CTS_22 | DFQD1BWP30P140LVT  | 0.006 |  -0.014 |    0.032 | 
     | a_latch_reg_14_/CP                                 |      |        |                    |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_
reg_16_/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_16_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.024
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.163
- Arrival Time                  0.209
= Slack Time                   -0.046
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                         |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                     |                        |       |  -0.126 |   -0.172 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                     | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.158 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                  | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.150 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                  | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.149 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.140 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.135 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                  | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.123 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                  | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.123 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                  | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.110 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                  | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.108 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                  | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.095 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                  | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.094 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                  | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.068 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP       |  ^   | CTS_15                                  | DFQD4BWP30P140LVT      | 0.006 |  -0.015 |   -0.061 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q        |  v   | i_cmd_id_7__inner_cmd_wire[5]           | DFQD4BWP30P140LVT      | 0.048 |   0.033 |   -0.013 | 
     | bottom_half_5__mux_tree/U14/A2                     |  v   | i_cmd_id_7__inner_cmd_wire[5]           | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.033 |   -0.013 | 
     | bottom_half_5__mux_tree/U14/ZN                     |  ^   | bottom_half_5__mux_tree/n18             | NR2OPTIBD8BWP30P140LVT | 0.025 |   0.058 |    0.012 | 
     | bottom_half_5__mux_tree/U11/A1                     |  ^   | bottom_half_5__mux_tree/n18             | CKND2D4BWP30P140LVT    | 0.022 |   0.081 |    0.035 | 
     | bottom_half_5__mux_tree/U11/ZN                     |  v   | bottom_half_5__mux_tree/n24             | CKND2D4BWP30P140LVT    | 0.014 |   0.095 |    0.049 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/A1    |  v   | bottom_half_5__mux_tree/n24             | NR2OPTIBD6BWP30P140LVT | 0.000 |   0.095 |    0.049 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/ZN    |  ^   | bottom_half_5__mux_tree/n33             | NR2OPTIBD6BWP30P140LVT | 0.016 |   0.110 |    0.064 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_665_0/A1    |  ^   | bottom_half_5__mux_tree/n33             | CKND2D4BWP30P140LVT    | 0.001 |   0.112 |    0.066 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_665_0/ZN    |  v   | bottom_half_5__mux_tree/FE_RN_241_0     | CKND2D4BWP30P140LVT    | 0.009 |   0.121 |    0.075 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_666_0/I     |  v   | bottom_half_5__mux_tree/FE_RN_241_0     | INVD6BWP30P140LVT      | 0.000 |   0.121 |    0.075 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_666_0/ZN    |  ^   | bottom_half_5__mux_tree/n127            | INVD6BWP30P140LVT      | 0.009 |   0.130 |    0.084 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC259_n127/I |  ^   | bottom_half_5__mux_tree/n127            | BUFFD16BWP30P140LVT    | 0.003 |   0.132 |    0.086 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC259_n127/Z |  ^   | bottom_half_5__mux_tree/FE_OCPN119_n221 | BUFFD16BWP30P140LVT    | 0.015 |   0.148 |    0.102 | 
     | bottom_half_5__mux_tree/U241/A1                    |  ^   | bottom_half_5__mux_tree/FE_OCPN119_n221 | AOI22D1BWP30P140LVT    | 0.000 |   0.148 |    0.102 | 
     | bottom_half_5__mux_tree/U241/ZN                    |  v   | bottom_half_5__mux_tree/n203            | AOI22D1BWP30P140LVT    | 0.044 |   0.192 |    0.146 | 
     | bottom_half_5__mux_tree/U243/A2                    |  v   | bottom_half_5__mux_tree/n203            | ND3D1BWP30P140LVT      | 0.000 |   0.192 |    0.146 | 
     | bottom_half_5__mux_tree/U243/ZN                    |  ^   | bottom_half_5__mux_tree/N385            | ND3D1BWP30P140LVT      | 0.017 |   0.209 |    0.163 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_16_/D   |  ^   | bottom_half_5__mux_tree/N385            | DFQD1BWP30P140LVT      | 0.000 |   0.209 |    0.163 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.110 |   -0.064 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT | 0.000 |  -0.109 |   -0.063 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.007 |  -0.102 |   -0.056 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.102 |   -0.056 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.006 |  -0.096 |   -0.050 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.096 |   -0.050 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.089 |   -0.043 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT | 0.010 |  -0.080 |   -0.034 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.020 |  -0.060 |   -0.014 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.059 |   -0.013 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.049 |   -0.003 | 
     | CTS_ccl_a_inv_00301/I                             |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.049 |   -0.003 | 
     | CTS_ccl_a_inv_00301/ZN                            |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.009 |  -0.040 |    0.006 | 
     | CTS_ccl_a_inv_00252/I                             |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.039 |    0.007 | 
     | CTS_ccl_a_inv_00252/ZN                            |  v   | CTS_56            | INVD3BWP30P140LVT | 0.012 |  -0.028 |    0.018 | 
     | CTS_ccl_a_inv_00066/I                             |  v   | CTS_56            | INVD6BWP30P140LVT | 0.001 |  -0.027 |    0.019 | 
     | CTS_ccl_a_inv_00066/ZN                            |  ^   | FE_USKN765_CTS_68 | INVD6BWP30P140LVT | 0.007 |  -0.020 |    0.026 | 
     | ccpot_FE_USKC765_CTS_68/I                         |  ^   | FE_USKN765_CTS_68 | CKND4BWP30P140LVT | 0.000 |  -0.020 |    0.026 | 
     | ccpot_FE_USKC765_CTS_68/ZN                        |  v   | FE_USKN766_CTS_68 | CKND4BWP30P140LVT | 0.004 |  -0.016 |    0.030 | 
     | ccpot_FE_USKC766_CTS_68/I                         |  v   | FE_USKN766_CTS_68 | CKND4BWP30P140LVT | 0.000 |  -0.016 |    0.030 | 
     | ccpot_FE_USKC766_CTS_68/ZN                        |  ^   | CTS_68            | CKND4BWP30P140LVT | 0.036 |   0.020 |    0.066 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_16_/CP |  ^   | CTS_68            | DFQD1BWP30P140LVT | 0.004 |   0.024 |    0.070 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_
reg_14_/CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_14_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.006
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.145
- Arrival Time                  0.191
= Slack Time                   -0.046
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                 Net                 |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                     |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------------------------+------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                 |                        |       |  -0.126 |   -0.172 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                 | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.158 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                              | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.150 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42                              | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.149 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26                              | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.140 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26                              | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.135 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25                              | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.123 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25                              | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.122 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24                              | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.110 | 
     | CTS_ccl_a_inv_00258/I                             |  ^   | CTS_24                              | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.108 | 
     | CTS_ccl_a_inv_00258/ZN                            |  v   | CTS_13                              | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.094 | 
     | CTS_ccl_a_inv_00074/I                             |  v   | CTS_13                              | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.094 | 
     | CTS_ccl_a_inv_00074/ZN                            |  ^   | CTS_15                              | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.068 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP      |  ^   | CTS_15                              | DFQD4BWP30P140LVT      | 0.007 |  -0.015 |   -0.061 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q       |  v   | i_cmd_id_6__inner_cmd_wire[4]       | DFQD4BWP30P140LVT      | 0.047 |   0.032 |   -0.014 | 
     | bottom_half_4__mux_tree/U32/A2                    |  v   | i_cmd_id_6__inner_cmd_wire[4]       | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.032 |   -0.013 | 
     | bottom_half_4__mux_tree/U32/ZN                    |  ^   | bottom_half_4__mux_tree/n9          | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.045 |   -0.001 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A2   |  ^   | bottom_half_4__mux_tree/n9          | CKND2D8BWP30P140LVT    | 0.000 |   0.045 |   -0.001 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN   |  v   | bottom_half_4__mux_tree/n27         | CKND2D8BWP30P140LVT    | 0.015 |   0.060 |    0.015 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1   |  v   | bottom_half_4__mux_tree/n27         | NR2OPTIBD6BWP30P140LVT | 0.013 |   0.074 |    0.028 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN   |  ^   | bottom_half_4__mux_tree/n40         | NR2OPTIBD6BWP30P140LVT | 0.020 |   0.094 |    0.048 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/I    |  ^   | bottom_half_4__mux_tree/n40         | INVD4BWP30P140LVT      | 0.002 |   0.096 |    0.050 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/ZN   |  v   | bottom_half_4__mux_tree/FE_RN_174_0 | INVD4BWP30P140LVT      | 0.006 |   0.102 |    0.056 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/A1   |  v   | bottom_half_4__mux_tree/FE_RN_174_0 | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.102 |    0.056 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/ZN   |  ^   | bottom_half_4__mux_tree/n31         | NR2OPTPAD4BWP30P140LVT | 0.009 |   0.111 |    0.065 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC328_n31/I |  ^   | bottom_half_4__mux_tree/n31         | BUFFD4BWP30P140LVT     | 0.000 |   0.111 |    0.065 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC328_n31/Z |  ^   | bottom_half_4__mux_tree/n231        | BUFFD4BWP30P140LVT     | 0.018 |   0.129 |    0.083 | 
     | bottom_half_4__mux_tree/U133/A1                   |  ^   | bottom_half_4__mux_tree/n231        | AOI22D2BWP30P140LVT    | 0.003 |   0.132 |    0.087 | 
     | bottom_half_4__mux_tree/U133/ZN                   |  v   | bottom_half_4__mux_tree/n109        | AOI22D2BWP30P140LVT    | 0.044 |   0.176 |    0.130 | 
     | bottom_half_4__mux_tree/ccpot_FE_RC_1153_0/A2     |  v   | bottom_half_4__mux_tree/n109        | ND3D1P5BWP30P140LVT    | 0.002 |   0.178 |    0.132 | 
     | bottom_half_4__mux_tree/ccpot_FE_RC_1153_0/ZN     |  ^   | bottom_half_4__mux_tree/N383        | ND3D1P5BWP30P140LVT    | 0.013 |   0.191 |    0.145 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_14_/D  |  ^   | bottom_half_4__mux_tree/N383        | DFQD1BWP30P140LVT      | 0.000 |   0.191 |    0.145 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.110 |   -0.064 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT | 0.000 |  -0.109 |   -0.064 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.007 |  -0.102 |   -0.056 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.102 |   -0.056 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.006 |  -0.096 |   -0.050 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.096 |   -0.050 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.089 |   -0.044 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT | 0.010 |  -0.080 |   -0.034 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.020 |  -0.060 |   -0.014 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.059 |   -0.013 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.049 |   -0.004 | 
     | CTS_ccl_a_inv_00301/I                             |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.049 |   -0.003 | 
     | CTS_ccl_a_inv_00301/ZN                            |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.009 |  -0.040 |    0.006 | 
     | CTS_ccl_a_inv_00252/I                             |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.039 |    0.007 | 
     | CTS_ccl_a_inv_00252/ZN                            |  v   | CTS_56            | INVD3BWP30P140LVT | 0.012 |  -0.028 |    0.018 | 
     | CTS_ccl_a_inv_00098/I                             |  v   | CTS_56            | INVD6BWP30P140LVT | 0.002 |  -0.026 |    0.020 | 
     | CTS_ccl_a_inv_00098/ZN                            |  ^   | CTS_58            | INVD6BWP30P140LVT | 0.029 |   0.004 |    0.049 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_14_/CP |  ^   | CTS_58            | DFQD1BWP30P140LVT | 0.003 |   0.006 |    0.052 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin top_half_0__wire_pipeline/wire_tree_
level_2__i_data_latch_reg_24_/CP 
Endpoint:   top_half_0__wire_pipeline/wire_tree_level_2__i_data_latch_reg_24_/D 
(^) checked with  leading edge of 'clk'
Beginpoint: top_half_0__wire_pipeline/wire_tree_level_1__i_data_latch_reg_24_/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time         -0.002
- Setup                         0.016
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.133
- Arrival Time                  0.178
= Slack Time                   -0.046
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                                    |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |                     |       |  -0.126 |   -0.171 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk                                                | INVD4BWP30P140LVT   | 0.001 |  -0.124 |   -0.170 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83                                  | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.166 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83                                  | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.166 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83                                  | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.161 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83                                  | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.161 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83                                             | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.154 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83                                             | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.141 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82                                             | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.119 | 
     | CTS_ccl_a_inv_00256/I                              |  ^   | CTS_82                                             | INVD0BWP30P140LVT   | 0.002 |  -0.071 |   -0.116 | 
     | CTS_ccl_a_inv_00256/ZN                             |  v   | FE_USKN727_CTS_41                                  | INVD0BWP30P140LVT   | 0.011 |  -0.059 |   -0.105 | 
     | ccpot_FE_USKC727_CTS_41/I                          |  v   | FE_USKN727_CTS_41                                  | INVD1P5BWP30P140LVT | 0.000 |  -0.059 |   -0.105 | 
     | ccpot_FE_USKC727_CTS_41/ZN                         |  ^   | FE_USKN728_CTS_41                                  | INVD1P5BWP30P140LVT | 0.007 |  -0.052 |   -0.098 | 
     | ccpot_FE_USKC728_CTS_41/I                          |  ^   | FE_USKN728_CTS_41                                  | INVD1P5BWP30P140LVT | 0.000 |  -0.052 |   -0.098 | 
     | ccpot_FE_USKC728_CTS_41/ZN                         |  v   | CTS_41                                             | INVD1P5BWP30P140LVT | 0.016 |  -0.037 |   -0.082 | 
     | CTS_ccl_a_inv_00138/I                              |  v   | CTS_41                                             | CKND2BWP30P140LVT   | 0.001 |  -0.035 |   -0.081 | 
     | CTS_ccl_a_inv_00138/ZN                             |  ^   | CTS_40                                             | CKND2BWP30P140LVT   | 0.085 |   0.050 |    0.004 | 
     | top_half_0__wire_pipeline/wire_tree_level_1__i_dat |  ^   | CTS_40                                             | DFQD1BWP30P140LVT   | 0.003 |   0.052 |    0.007 | 
     | a_latch_reg_24_/CP                                 |      |                                                    |                     |       |         |          | 
     | top_half_0__wire_pipeline/wire_tree_level_1__i_dat |  ^   | top_half_0__wire_pipeline/wire_tree_level_1__i_dat | DFQD1BWP30P140LVT   | 0.058 |   0.110 |    0.065 | 
     | a_latch_reg_24_/Q                                  |      | a_latch[24]                                        |                     |       |         |          | 
     | top_half_0__wire_pipeline/U61/A2                   |  ^   | top_half_0__wire_pipeline/wire_tree_level_1__i_dat | CKAN2D1BWP30P140LVT | 0.001 |   0.111 |    0.066 | 
     |                                                    |      | a_latch[24]                                        |                     |       |         |          | 
     | top_half_0__wire_pipeline/U61/Z                    |  ^   | top_half_0__wire_pipeline/N158                     | CKAN2D1BWP30P140LVT | 0.063 |   0.174 |    0.129 | 
     | top_half_0__wire_pipeline/wire_tree_level_2__i_dat |  ^   | top_half_0__wire_pipeline/N158                     | DFQD1BWP30P140LVT   | 0.004 |   0.178 |    0.133 | 
     | a_latch_reg_24_/D                                  |      |                                                    |                     |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                    |      |        |                   |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk    |                   |       |  -0.110 |   -0.064 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk    | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.050 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42 | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.040 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42 | INVD4BWP30P140LVT | 0.001 |  -0.085 |   -0.039 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.011 |  -0.074 |   -0.029 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.005 |  -0.069 |   -0.024 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25 | INVD4BWP30P140LVT | 0.012 |  -0.057 |   -0.012 | 
     | CTS_ccl_a_inv_00293/I                              |  v   | CTS_25 | INVD6BWP30P140LVT | 0.002 |  -0.055 |   -0.009 | 
     | CTS_ccl_a_inv_00293/ZN                             |  ^   | CTS_11 | INVD6BWP30P140LVT | 0.010 |  -0.045 |    0.001 | 
     | CTS_ccl_a_inv_00248/I                              |  ^   | CTS_11 | INVD4BWP30P140LVT | 0.002 |  -0.043 |    0.002 | 
     | CTS_ccl_a_inv_00248/ZN                             |  v   | CTS_2  | INVD4BWP30P140LVT | 0.011 |  -0.032 |    0.014 | 
     | CTS_ccl_a_inv_00090/I                              |  v   | CTS_2  | INVD6BWP30P140LVT | 0.000 |  -0.031 |    0.014 | 
     | CTS_ccl_a_inv_00090/ZN                             |  ^   | CTS_3  | INVD6BWP30P140LVT | 0.026 |  -0.005 |    0.040 | 
     | top_half_0__wire_pipeline/wire_tree_level_2__i_dat |  ^   | CTS_3  | DFQD1BWP30P140LVT | 0.003 |  -0.002 |    0.044 | 
     | a_latch_reg_24_/CP                                 |      |        |                   |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_
reg_15_/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_15_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.004
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.142
- Arrival Time                  0.187
= Slack Time                   -0.045
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                 Net                 |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                     |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                 |                        |       |  -0.126 |   -0.171 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk                                 | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.157 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42                              | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.149 | 
     | CTS_ccl_inv_00321/I                              |  v   | CTS_42                              | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.148 | 
     | CTS_ccl_inv_00321/ZN                             |  ^   | CTS_26                              | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.139 | 
     | CTS_ccl_a_inv_00313/I                            |  ^   | CTS_26                              | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.134 | 
     | CTS_ccl_a_inv_00313/ZN                           |  v   | CTS_25                              | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.122 | 
     | CTS_ccl_a_inv_00295/I                            |  v   | CTS_25                              | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.121 | 
     | CTS_ccl_a_inv_00295/ZN                           |  ^   | CTS_24                              | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.109 | 
     | CTS_ccl_a_inv_00258/I                            |  ^   | CTS_24                              | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.107 | 
     | CTS_ccl_a_inv_00258/ZN                           |  v   | CTS_13                              | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.093 | 
     | CTS_ccl_a_inv_00074/I                            |  v   | CTS_13                              | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.093 | 
     | CTS_ccl_a_inv_00074/ZN                           |  ^   | CTS_15                              | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.067 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP     |  ^   | CTS_15                              | DFQD4BWP30P140LVT      | 0.006 |  -0.015 |   -0.060 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q      |  v   | i_cmd_id_7__inner_cmd_wire[5]       | DFQD4BWP30P140LVT      | 0.048 |   0.033 |   -0.012 | 
     | bottom_half_5__mux_tree/U14/A2                   |  v   | i_cmd_id_7__inner_cmd_wire[5]       | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.033 |   -0.012 | 
     | bottom_half_5__mux_tree/U14/ZN                   |  ^   | bottom_half_5__mux_tree/n18         | NR2OPTIBD8BWP30P140LVT | 0.025 |   0.058 |    0.013 | 
     | bottom_half_5__mux_tree/U11/A1                   |  ^   | bottom_half_5__mux_tree/n18         | CKND2D4BWP30P140LVT    | 0.022 |   0.081 |    0.036 | 
     | bottom_half_5__mux_tree/U11/ZN                   |  v   | bottom_half_5__mux_tree/n24         | CKND2D4BWP30P140LVT    | 0.014 |   0.095 |    0.050 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/A1  |  v   | bottom_half_5__mux_tree/n24         | NR2OPTIBD6BWP30P140LVT | 0.000 |   0.095 |    0.050 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/ZN  |  ^   | bottom_half_5__mux_tree/n33         | NR2OPTIBD6BWP30P140LVT | 0.016 |   0.110 |    0.066 | 
     | bottom_half_5__mux_tree/U40/A1                   |  ^   | bottom_half_5__mux_tree/n33         | CKND2D8BWP30P140LVT    | 0.001 |   0.112 |    0.067 | 
     | bottom_half_5__mux_tree/U40/ZN                   |  v   | bottom_half_5__mux_tree/n219        | CKND2D8BWP30P140LVT    | 0.012 |   0.124 |    0.079 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_906_0/I   |  v   | bottom_half_5__mux_tree/n219        | CKND0BWP30P140LVT      | 0.001 |   0.125 |    0.080 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_906_0/ZN  |  ^   | bottom_half_5__mux_tree/FE_RN_327_0 | CKND0BWP30P140LVT      | 0.014 |   0.138 |    0.094 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_905_0/A1  |  ^   | bottom_half_5__mux_tree/FE_RN_327_0 | AOI22D2BWP30P140LVT    | 0.000 |   0.138 |    0.094 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_905_0/ZN  |  v   | bottom_half_5__mux_tree/n223        | AOI22D2BWP30P140LVT    | 0.034 |   0.173 |    0.128 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_123_0/B1  |  v   | bottom_half_5__mux_tree/n223        | IND3D1BWP30P140LVT     | 0.001 |   0.174 |    0.129 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_123_0/ZN  |  ^   | bottom_half_5__mux_tree/N384        | IND3D1BWP30P140LVT     | 0.013 |   0.187 |    0.142 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_15_/D |  ^   | bottom_half_5__mux_tree/N384        | DFQD1BWP30P140LVT      | 0.000 |   0.187 |    0.142 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.110 |   -0.065 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT | 0.000 |  -0.109 |   -0.065 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.007 |  -0.102 |   -0.057 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.102 |   -0.057 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.006 |  -0.096 |   -0.051 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.096 |   -0.051 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.089 |   -0.045 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT | 0.010 |  -0.080 |   -0.035 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.020 |  -0.060 |   -0.015 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.059 |   -0.014 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.049 |   -0.005 | 
     | CTS_ccl_a_inv_00301/I                             |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.049 |   -0.004 | 
     | CTS_ccl_a_inv_00301/ZN                            |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.009 |  -0.040 |    0.005 | 
     | CTS_ccl_a_inv_00252/I                             |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.039 |    0.006 | 
     | CTS_ccl_a_inv_00252/ZN                            |  v   | CTS_56            | INVD3BWP30P140LVT | 0.012 |  -0.028 |    0.017 | 
     | CTS_ccl_a_inv_00142/I                             |  v   | CTS_56            | CKND8BWP30P140LVT | 0.002 |  -0.025 |    0.019 | 
     | CTS_ccl_a_inv_00142/ZN                            |  ^   | CTS_55            | CKND8BWP30P140LVT | 0.022 |  -0.003 |    0.042 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_15_/CP |  ^   | CTS_55            | DFQD1BWP30P140LVT | 0.007 |   0.004 |    0.048 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_
reg_10_/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_10_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.016
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.156
- Arrival Time                  0.197
= Slack Time                   -0.041
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                         |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                     |                        |       |  -0.126 |   -0.167 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                     | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.154 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                  | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.146 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                  | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.145 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.135 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.131 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                  | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.119 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                  | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.118 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                  | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.105 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                  | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.104 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                  | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.090 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                  | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.089 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                  | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.063 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP       |  ^   | CTS_15                                  | DFQD4BWP30P140LVT      | 0.006 |  -0.015 |   -0.057 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q        |  v   | i_cmd_id_7__inner_cmd_wire[5]           | DFQD4BWP30P140LVT      | 0.048 |   0.033 |   -0.009 | 
     | bottom_half_5__mux_tree/U14/A2                     |  v   | i_cmd_id_7__inner_cmd_wire[5]           | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.033 |   -0.008 | 
     | bottom_half_5__mux_tree/U14/ZN                     |  ^   | bottom_half_5__mux_tree/n18             | NR2OPTIBD8BWP30P140LVT | 0.025 |   0.058 |    0.017 | 
     | bottom_half_5__mux_tree/U11/A1                     |  ^   | bottom_half_5__mux_tree/n18             | CKND2D4BWP30P140LVT    | 0.022 |   0.081 |    0.039 | 
     | bottom_half_5__mux_tree/U11/ZN                     |  v   | bottom_half_5__mux_tree/n24             | CKND2D4BWP30P140LVT    | 0.014 |   0.095 |    0.053 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/A1    |  v   | bottom_half_5__mux_tree/n24             | NR2OPTIBD6BWP30P140LVT | 0.000 |   0.095 |    0.053 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/ZN    |  ^   | bottom_half_5__mux_tree/n33             | NR2OPTIBD6BWP30P140LVT | 0.016 |   0.110 |    0.069 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_665_0/A1    |  ^   | bottom_half_5__mux_tree/n33             | CKND2D4BWP30P140LVT    | 0.001 |   0.112 |    0.070 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_665_0/ZN    |  v   | bottom_half_5__mux_tree/FE_RN_241_0     | CKND2D4BWP30P140LVT    | 0.009 |   0.121 |    0.079 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_666_0/I     |  v   | bottom_half_5__mux_tree/FE_RN_241_0     | INVD6BWP30P140LVT      | 0.000 |   0.121 |    0.079 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_666_0/ZN    |  ^   | bottom_half_5__mux_tree/n127            | INVD6BWP30P140LVT      | 0.009 |   0.130 |    0.088 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC258_n127/I |  ^   | bottom_half_5__mux_tree/n127            | INVD4BWP30P140LVT      | 0.002 |   0.132 |    0.091 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC258_n127/Z |  v   | bottom_half_5__mux_tree/n221            | INVD4BWP30P140LVT      | 0.008 |   0.140 |    0.099 | 
     | N                                                  |      |                                         |                        |       |         |          | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC261_n127/I |  v   | bottom_half_5__mux_tree/n221            | INVD9BWP30P140LVT      | 0.001 |   0.141 |    0.100 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC261_n127/Z |  ^   | bottom_half_5__mux_tree/FE_OCPN128_n127 | INVD9BWP30P140LVT      | 0.008 |   0.149 |    0.108 | 
     | N                                                  |      |                                         |                        |       |         |          | 
     | bottom_half_5__mux_tree/U124/A1                    |  ^   | bottom_half_5__mux_tree/FE_OCPN128_n127 | AOI22D1P5BWP30P140LVT  | 0.000 |   0.150 |    0.108 | 
     | bottom_half_5__mux_tree/U124/ZN                    |  v   | bottom_half_5__mux_tree/n90             | AOI22D1P5BWP30P140LVT  | 0.032 |   0.182 |    0.141 | 
     | bottom_half_5__mux_tree/U126/A2                    |  v   | bottom_half_5__mux_tree/n90             | ND3D1BWP30P140LVT      | 0.001 |   0.183 |    0.142 | 
     | bottom_half_5__mux_tree/U126/ZN                    |  ^   | bottom_half_5__mux_tree/N379            | ND3D1BWP30P140LVT      | 0.014 |   0.197 |    0.156 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_10_/D   |  ^   | bottom_half_5__mux_tree/N379            | DFQD1BWP30P140LVT      | 0.000 |   0.197 |    0.156 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.110 |   -0.068 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk               | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.054 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42            | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.045 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42            | INVD1BWP30P140LVT | 0.001 |  -0.085 |   -0.044 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.009 |  -0.076 |   -0.035 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.000 |  -0.076 |   -0.035 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35            | INVD1BWP30P140LVT | 0.007 |  -0.069 |   -0.028 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35            | INVD2BWP30P140LVT | 0.000 |  -0.069 |   -0.028 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34            | INVD2BWP30P140LVT | 0.012 |  -0.057 |   -0.015 | 
     | CTS_ccl_a_inv_00264/I                             |  ^   | CTS_34            | INVD3BWP30P140LVT | 0.001 |  -0.056 |   -0.014 | 
     | CTS_ccl_a_inv_00264/ZN                            |  v   | CTS_28            | INVD3BWP30P140LVT | 0.019 |  -0.037 |    0.005 | 
     | CTS_ccl_a_inv_00086/I                             |  v   | CTS_28            | INVD6BWP30P140LVT | 0.001 |  -0.035 |    0.006 | 
     | CTS_ccl_a_inv_00086/ZN                            |  ^   | FE_USKN731_CTS_27 | INVD6BWP30P140LVT | 0.007 |  -0.028 |    0.013 | 
     | ccpot_FE_USKC731_CTS_27/I                         |  ^   | FE_USKN731_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.028 |    0.013 | 
     | ccpot_FE_USKC731_CTS_27/ZN                        |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.005 |  -0.023 |    0.018 | 
     | ccpot_FE_USKC732_CTS_27/I                         |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.023 |    0.018 | 
     | ccpot_FE_USKC732_CTS_27/ZN                        |  ^   | CTS_27            | CKND4BWP30P140LVT | 0.036 |   0.013 |    0.054 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_10_/CP |  ^   | CTS_27            | DFQD1BWP30P140LVT | 0.004 |   0.016 |    0.058 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_
reg_4_/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_4_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.042
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.180
- Arrival Time                  0.220
= Slack Time                   -0.040
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                         |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                     |                        |       |  -0.126 |   -0.166 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                     | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.152 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                  | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.144 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                  | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.143 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.134 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.129 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                  | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.117 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                  | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.116 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                  | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.104 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                  | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.102 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                  | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.088 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                  | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.088 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                  | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.062 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP       |  ^   | CTS_15                                  | DFQD4BWP30P140LVT      | 0.006 |  -0.015 |   -0.055 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q        |  v   | i_cmd_id_7__inner_cmd_wire[5]           | DFQD4BWP30P140LVT      | 0.048 |   0.033 |   -0.007 | 
     | bottom_half_5__mux_tree/U14/A2                     |  v   | i_cmd_id_7__inner_cmd_wire[5]           | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.033 |   -0.007 | 
     | bottom_half_5__mux_tree/U14/ZN                     |  ^   | bottom_half_5__mux_tree/n18             | NR2OPTIBD8BWP30P140LVT | 0.025 |   0.058 |    0.018 | 
     | bottom_half_5__mux_tree/U11/A1                     |  ^   | bottom_half_5__mux_tree/n18             | CKND2D4BWP30P140LVT    | 0.022 |   0.081 |    0.041 | 
     | bottom_half_5__mux_tree/U11/ZN                     |  v   | bottom_half_5__mux_tree/n24             | CKND2D4BWP30P140LVT    | 0.014 |   0.095 |    0.055 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/A1    |  v   | bottom_half_5__mux_tree/n24             | NR2OPTIBD6BWP30P140LVT | 0.000 |   0.095 |    0.055 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/ZN    |  ^   | bottom_half_5__mux_tree/n33             | NR2OPTIBD6BWP30P140LVT | 0.016 |   0.110 |    0.070 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_665_0/A1    |  ^   | bottom_half_5__mux_tree/n33             | CKND2D4BWP30P140LVT    | 0.001 |   0.112 |    0.072 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_665_0/ZN    |  v   | bottom_half_5__mux_tree/FE_RN_241_0     | CKND2D4BWP30P140LVT    | 0.009 |   0.121 |    0.081 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_666_0/I     |  v   | bottom_half_5__mux_tree/FE_RN_241_0     | INVD6BWP30P140LVT      | 0.000 |   0.121 |    0.081 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_666_0/ZN    |  ^   | bottom_half_5__mux_tree/n127            | INVD6BWP30P140LVT      | 0.009 |   0.130 |    0.090 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC259_n127/I |  ^   | bottom_half_5__mux_tree/n127            | BUFFD16BWP30P140LVT    | 0.003 |   0.132 |    0.092 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC259_n127/Z |  ^   | bottom_half_5__mux_tree/FE_OCPN119_n221 | BUFFD16BWP30P140LVT    | 0.015 |   0.148 |    0.108 | 
     | bottom_half_5__mux_tree/U112/A1                    |  ^   | bottom_half_5__mux_tree/FE_OCPN119_n221 | AOI22D1BWP30P140LVT    | 0.002 |   0.149 |    0.109 | 
     | bottom_half_5__mux_tree/U112/ZN                    |  v   | bottom_half_5__mux_tree/n80             | AOI22D1BWP30P140LVT    | 0.051 |   0.200 |    0.160 | 
     | bottom_half_5__mux_tree/U114/A2                    |  v   | bottom_half_5__mux_tree/n80             | ND3D1BWP30P140LVT      | 0.002 |   0.202 |    0.162 | 
     | bottom_half_5__mux_tree/U114/ZN                    |  ^   | bottom_half_5__mux_tree/N373            | ND3D1BWP30P140LVT      | 0.018 |   0.220 |    0.180 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_4_/D    |  ^   | bottom_half_5__mux_tree/N373            | DFQD1BWP30P140LVT      | 0.000 |   0.220 |    0.180 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                  |      |                   |                     |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                     |       |  -0.110 |   -0.070 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.070 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.062 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.062 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.056 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.056 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.050 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.040 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.020 | 
     | CTS_ccl_a_inv_00315/I                            |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.019 | 
     | CTS_ccl_a_inv_00315/ZN                           |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |   -0.010 | 
     | CTS_ccl_a_inv_00299/I                            |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.001 |  -0.049 |   -0.009 | 
     | CTS_ccl_a_inv_00299/ZN                           |  ^   | FE_USKN729_CTS_67 | INVD8BWP30P140LVT   | 0.004 |  -0.044 |   -0.005 | 
     | ccpot_FE_USKC729_CTS_67/I                        |  ^   | FE_USKN729_CTS_67 | INVD0BWP30P140LVT   | 0.000 |  -0.044 |   -0.005 | 
     | ccpot_FE_USKC729_CTS_67/ZN                       |  v   | FE_USKN730_CTS_67 | INVD0BWP30P140LVT   | 0.007 |  -0.037 |    0.002 | 
     | ccpot_FE_USKC730_CTS_67/I                        |  v   | FE_USKN730_CTS_67 | INVD1P5BWP30P140LVT | 0.000 |  -0.037 |    0.002 | 
     | ccpot_FE_USKC730_CTS_67/ZN                       |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.018 |  -0.020 |    0.020 | 
     | CTS_ccl_a_inv_00250/I                            |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.000 |  -0.019 |    0.020 | 
     | CTS_ccl_a_inv_00250/ZN                           |  v   | CTS_49            | INVD1P5BWP30P140LVT | 0.022 |   0.002 |    0.042 | 
     | CTS_ccl_a_inv_00144/I                            |  v   | CTS_49            | INVD6BWP30P140LVT   | 0.001 |   0.004 |    0.043 | 
     | CTS_ccl_a_inv_00144/ZN                           |  ^   | CTS_48            | INVD6BWP30P140LVT   | 0.033 |   0.037 |    0.077 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_4_/CP |  ^   | CTS_48            | DFQD1BWP30P140LVT   | 0.005 |   0.042 |    0.081 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin bottom_half_1__mux_tree/o_data_bus_reg_
reg_27_/CP 
Endpoint:   bottom_half_1__mux_tree/o_data_bus_reg_reg_27_/D (v) checked with  
leading edge of 'clk'
Beginpoint: top_half_5__wire_pipeline/o_valid_reg_reg_1_/Q   (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.023
- Setup                        -0.004
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.178
- Arrival Time                  0.215
= Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                 Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                      |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------+------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                  |                        |       |  -0.126 |   -0.164 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                  | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.150 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                               | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.142 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42                               | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.141 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26                               | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.132 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26                               | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.127 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25                               | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.115 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25                               | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.114 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24                               | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.102 | 
     | CTS_ccl_a_inv_00260/I                             |  ^   | CTS_24                               | CKND8BWP30P140LVT      | 0.003 |  -0.061 |   -0.099 | 
     | CTS_ccl_a_inv_00260/ZN                            |  v   | CTS_17                               | CKND8BWP30P140LVT      | 0.009 |  -0.052 |   -0.090 | 
     | CTS_ccl_a_inv_00132/I                             |  v   | CTS_17                               | INVD8BWP30P140LVT      | 0.001 |  -0.051 |   -0.089 | 
     | CTS_ccl_a_inv_00132/ZN                            |  ^   | CTS_16                               | INVD8BWP30P140LVT      | 0.021 |  -0.030 |   -0.068 | 
     | top_half_5__wire_pipeline/o_valid_reg_reg_1_/CP   |  ^   | CTS_16                               | DFQD1BWP30P140LVT      | 0.003 |  -0.027 |   -0.065 | 
     | top_half_5__wire_pipeline/o_valid_reg_reg_1_/Q    |  v   | inner_valid_wire[41]                 | DFQD1BWP30P140LVT      | 0.049 |   0.022 |   -0.016 | 
     | bottom_half_1__mux_tree/U35/A1                    |  v   | inner_valid_wire[41]                 | INR4D1BWP30P140LVT     | 0.000 |   0.022 |   -0.016 | 
     | bottom_half_1__mux_tree/U35/ZN                    |  v   | bottom_half_1__mux_tree/n23          | INR4D1BWP30P140LVT     | 0.026 |   0.048 |    0.010 | 
     | bottom_half_1__mux_tree/U36/A1                    |  v   | bottom_half_1__mux_tree/n23          | INR2D4BWP30P140LVT     | 0.000 |   0.048 |    0.010 | 
     | bottom_half_1__mux_tree/U36/ZN                    |  v   | bottom_half_1__mux_tree/n24          | INR2D4BWP30P140LVT     | 0.017 |   0.065 |    0.027 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC216_n24/I  |  v   | bottom_half_1__mux_tree/n24          | INVD8BWP30P140LVT      | 0.001 |   0.066 |    0.028 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC216_n24/ZN |  ^   | bottom_half_1__mux_tree/FE_OFN91_n24 | INVD8BWP30P140LVT      | 0.008 |   0.073 |    0.036 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC218_n24/I  |  ^   | bottom_half_1__mux_tree/FE_OFN91_n24 | INVD12BWP30P140LVT     | 0.001 |   0.075 |    0.037 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC218_n24/ZN |  v   | bottom_half_1__mux_tree/FE_OFN93_n24 | INVD12BWP30P140LVT     | 0.005 |   0.079 |    0.042 | 
     | bottom_half_1__mux_tree/U237/B1                   |  v   | bottom_half_1__mux_tree/FE_OFN93_n24 | AOI22D1BWP30P140LVT    | 0.007 |   0.087 |    0.049 | 
     | bottom_half_1__mux_tree/U237/ZN                   |  ^   | bottom_half_1__mux_tree/n196         | AOI22D1BWP30P140LVT    | 0.019 |   0.105 |    0.067 | 
     | bottom_half_1__mux_tree/U238/B                    |  ^   | bottom_half_1__mux_tree/n196         | IOA21D1BWP30P140LVT    | 0.000 |   0.105 |    0.067 | 
     | bottom_half_1__mux_tree/U238/ZN                   |  v   | bottom_half_1__mux_tree/n197         | IOA21D1BWP30P140LVT    | 0.061 |   0.166 |    0.128 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_332_0/A2   |  v   | bottom_half_1__mux_tree/n197         | NR2OPTPAD1BWP30P140LVT | 0.001 |   0.168 |    0.130 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_332_0/ZN   |  ^   | bottom_half_1__mux_tree/n200         | NR2OPTPAD1BWP30P140LVT | 0.031 |   0.198 |    0.160 | 
     | bottom_half_1__mux_tree/U242/A1                   |  ^   | bottom_half_1__mux_tree/n200         | ND3D1BWP30P140LVT      | 0.001 |   0.199 |    0.162 | 
     | bottom_half_1__mux_tree/U242/ZN                   |  v   | bottom_half_1__mux_tree/N396         | ND3D1BWP30P140LVT      | 0.016 |   0.215 |    0.178 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_27_/D  |  v   | bottom_half_1__mux_tree/N396         | DFQD1BWP30P140LVT      | 0.000 |   0.215 |    0.178 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                  |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk              |                   |       |  -0.110 |   -0.072 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk              | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.057 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42           | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.048 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42           | INVD4BWP30P140LVT | 0.001 |  -0.085 |   -0.047 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.011 |  -0.074 |   -0.036 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.005 |  -0.069 |   -0.032 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25           | INVD4BWP30P140LVT | 0.012 |  -0.057 |   -0.019 | 
     | CTS_ccl_a_inv_00293/I                             |  v   | CTS_25           | INVD6BWP30P140LVT | 0.002 |  -0.055 |   -0.017 | 
     | CTS_ccl_a_inv_00293/ZN                            |  ^   | CTS_11           | INVD6BWP30P140LVT | 0.010 |  -0.045 |   -0.007 | 
     | CTS_ccl_a_inv_00278/I                             |  ^   | CTS_11           | INVD3BWP30P140LVT | 0.001 |  -0.044 |   -0.006 | 
     | CTS_ccl_a_inv_00278/ZN                            |  v   | FE_USKN735_CTS_8 | INVD3BWP30P140LVT | 0.004 |  -0.040 |   -0.002 | 
     | ccpot_FE_USKC735_CTS_8/I                          |  v   | FE_USKN735_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.040 |   -0.002 | 
     | ccpot_FE_USKC735_CTS_8/ZN                         |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.005 |  -0.034 |    0.003 | 
     | ccpot_FE_USKC736_CTS_8/I                          |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.034 |    0.003 | 
     | ccpot_FE_USKC736_CTS_8/ZN                         |  v   | CTS_8            | CKND1BWP30P140LVT | 0.020 |  -0.014 |    0.024 | 
     | CTS_ccl_a_inv_00122/I                             |  v   | CTS_8            | INVD6BWP30P140LVT | 0.000 |  -0.014 |    0.024 | 
     | CTS_ccl_a_inv_00122/ZN                            |  ^   | CTS_9            | INVD6BWP30P140LVT | 0.035 |   0.021 |    0.059 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_27_/CP |  ^   | CTS_9            | DFQD1BWP30P140LVT | 0.002 |   0.023 |    0.061 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin bottom_half_1__mux_tree/o_data_bus_reg_
reg_18_/CP 
Endpoint:   bottom_half_1__mux_tree/o_data_bus_reg_reg_18_/D (v) checked with  
leading edge of 'clk'
Beginpoint: top_half_5__wire_pipeline/o_valid_reg_reg_1_/Q   (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.023
- Setup                        -0.003
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.176
- Arrival Time                  0.214
= Slack Time                   -0.037
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                 Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                      |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------+------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                  |                        |       |  -0.126 |   -0.163 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                  | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.150 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                               | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.142 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42                               | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.141 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26                               | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.131 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26                               | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.127 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25                               | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.114 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25                               | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.114 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24                               | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.101 | 
     | CTS_ccl_a_inv_00260/I                             |  ^   | CTS_24                               | CKND8BWP30P140LVT      | 0.003 |  -0.061 |   -0.098 | 
     | CTS_ccl_a_inv_00260/ZN                            |  v   | CTS_17                               | CKND8BWP30P140LVT      | 0.009 |  -0.052 |   -0.089 | 
     | CTS_ccl_a_inv_00132/I                             |  v   | CTS_17                               | INVD8BWP30P140LVT      | 0.001 |  -0.051 |   -0.088 | 
     | CTS_ccl_a_inv_00132/ZN                            |  ^   | CTS_16                               | INVD8BWP30P140LVT      | 0.021 |  -0.030 |   -0.067 | 
     | top_half_5__wire_pipeline/o_valid_reg_reg_1_/CP   |  ^   | CTS_16                               | DFQD1BWP30P140LVT      | 0.003 |  -0.027 |   -0.064 | 
     | top_half_5__wire_pipeline/o_valid_reg_reg_1_/Q    |  v   | inner_valid_wire[41]                 | DFQD1BWP30P140LVT      | 0.049 |   0.022 |   -0.015 | 
     | bottom_half_1__mux_tree/U35/A1                    |  v   | inner_valid_wire[41]                 | INR4D1BWP30P140LVT     | 0.000 |   0.022 |   -0.015 | 
     | bottom_half_1__mux_tree/U35/ZN                    |  v   | bottom_half_1__mux_tree/n23          | INR4D1BWP30P140LVT     | 0.026 |   0.048 |    0.010 | 
     | bottom_half_1__mux_tree/U36/A1                    |  v   | bottom_half_1__mux_tree/n23          | INR2D4BWP30P140LVT     | 0.000 |   0.048 |    0.010 | 
     | bottom_half_1__mux_tree/U36/ZN                    |  v   | bottom_half_1__mux_tree/n24          | INR2D4BWP30P140LVT     | 0.017 |   0.065 |    0.028 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC216_n24/I  |  v   | bottom_half_1__mux_tree/n24          | INVD8BWP30P140LVT      | 0.001 |   0.066 |    0.028 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC216_n24/ZN |  ^   | bottom_half_1__mux_tree/FE_OFN91_n24 | INVD8BWP30P140LVT      | 0.008 |   0.073 |    0.036 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC218_n24/I  |  ^   | bottom_half_1__mux_tree/FE_OFN91_n24 | INVD12BWP30P140LVT     | 0.001 |   0.075 |    0.037 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC218_n24/ZN |  v   | bottom_half_1__mux_tree/FE_OFN93_n24 | INVD12BWP30P140LVT     | 0.005 |   0.079 |    0.042 | 
     | bottom_half_1__mux_tree/U143/B1                   |  v   | bottom_half_1__mux_tree/FE_OFN93_n24 | AOI22D1BWP30P140LVT    | 0.006 |   0.085 |    0.048 | 
     | bottom_half_1__mux_tree/U143/ZN                   |  ^   | bottom_half_1__mux_tree/n111         | AOI22D1BWP30P140LVT    | 0.019 |   0.104 |    0.066 | 
     | bottom_half_1__mux_tree/U144/B                    |  ^   | bottom_half_1__mux_tree/n111         | IOA21D1BWP30P140LVT    | 0.000 |   0.104 |    0.067 | 
     | bottom_half_1__mux_tree/U144/ZN                   |  v   | bottom_half_1__mux_tree/n112         | IOA21D1BWP30P140LVT    | 0.028 |   0.132 |    0.094 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_346_0/A2   |  v   | bottom_half_1__mux_tree/n112         | NR2OPTIBD1BWP30P140LVT | 0.001 |   0.133 |    0.096 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_346_0/ZN   |  ^   | bottom_half_1__mux_tree/n115         | NR2OPTIBD1BWP30P140LVT | 0.061 |   0.194 |    0.157 | 
     | bottom_half_1__mux_tree/U147/A1                   |  ^   | bottom_half_1__mux_tree/n115         | ND3D1BWP30P140LVT      | 0.001 |   0.195 |    0.158 | 
     | bottom_half_1__mux_tree/U147/ZN                   |  v   | bottom_half_1__mux_tree/N387         | ND3D1BWP30P140LVT      | 0.018 |   0.214 |    0.176 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_18_/D  |  v   | bottom_half_1__mux_tree/N387         | DFQD1BWP30P140LVT      | 0.000 |   0.214 |    0.176 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                  |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk              |                   |       |  -0.110 |   -0.072 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk              | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.058 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42           | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.049 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42           | INVD4BWP30P140LVT | 0.001 |  -0.085 |   -0.048 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.011 |  -0.074 |   -0.037 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.005 |  -0.069 |   -0.032 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25           | INVD4BWP30P140LVT | 0.012 |  -0.057 |   -0.020 | 
     | CTS_ccl_a_inv_00293/I                             |  v   | CTS_25           | INVD6BWP30P140LVT | 0.002 |  -0.055 |   -0.018 | 
     | CTS_ccl_a_inv_00293/ZN                            |  ^   | CTS_11           | INVD6BWP30P140LVT | 0.010 |  -0.045 |   -0.007 | 
     | CTS_ccl_a_inv_00278/I                             |  ^   | CTS_11           | INVD3BWP30P140LVT | 0.001 |  -0.044 |   -0.007 | 
     | CTS_ccl_a_inv_00278/ZN                            |  v   | FE_USKN735_CTS_8 | INVD3BWP30P140LVT | 0.004 |  -0.040 |   -0.003 | 
     | ccpot_FE_USKC735_CTS_8/I                          |  v   | FE_USKN735_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.040 |   -0.003 | 
     | ccpot_FE_USKC735_CTS_8/ZN                         |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.005 |  -0.034 |    0.003 | 
     | ccpot_FE_USKC736_CTS_8/I                          |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.034 |    0.003 | 
     | ccpot_FE_USKC736_CTS_8/ZN                         |  v   | CTS_8            | CKND1BWP30P140LVT | 0.020 |  -0.014 |    0.023 | 
     | CTS_ccl_a_inv_00122/I                             |  v   | CTS_8            | INVD6BWP30P140LVT | 0.000 |  -0.014 |    0.023 | 
     | CTS_ccl_a_inv_00122/ZN                            |  ^   | CTS_9            | INVD6BWP30P140LVT | 0.035 |   0.021 |    0.059 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_18_/CP |  ^   | CTS_9            | DFQD1BWP30P140LVT | 0.002 |   0.023 |    0.060 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_
reg_0_/CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_0_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.006
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.145
- Arrival Time                  0.182
= Slack Time                   -0.036
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                        |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                        |       |  -0.126 |   -0.162 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.149 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.141 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.140 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.131 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.126 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.114 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.113 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.100 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                 | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.099 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                 | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.085 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                 | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.084 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                 | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.058 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP       |  ^   | CTS_15                                 | DFQD4BWP30P140LVT      | 0.007 |  -0.015 |   -0.052 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q        |  v   | i_cmd_id_6__inner_cmd_wire[4]          | DFQD4BWP30P140LVT      | 0.047 |   0.032 |   -0.004 | 
     | bottom_half_4__mux_tree/U32/A2                     |  v   | i_cmd_id_6__inner_cmd_wire[4]          | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.032 |   -0.004 | 
     | bottom_half_4__mux_tree/U32/ZN                     |  ^   | bottom_half_4__mux_tree/n9             | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.045 |    0.008 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A2    |  ^   | bottom_half_4__mux_tree/n9             | CKND2D8BWP30P140LVT    | 0.000 |   0.045 |    0.009 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN    |  v   | bottom_half_4__mux_tree/n27            | CKND2D8BWP30P140LVT    | 0.015 |   0.060 |    0.024 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1    |  v   | bottom_half_4__mux_tree/n27            | NR2OPTIBD6BWP30P140LVT | 0.013 |   0.074 |    0.037 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN    |  ^   | bottom_half_4__mux_tree/n40            | NR2OPTIBD6BWP30P140LVT | 0.020 |   0.094 |    0.057 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/I     |  ^   | bottom_half_4__mux_tree/n40            | INVD4BWP30P140LVT      | 0.002 |   0.096 |    0.060 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/ZN    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | INVD4BWP30P140LVT      | 0.006 |   0.102 |    0.065 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/A1    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.102 |    0.066 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/ZN    |  ^   | bottom_half_4__mux_tree/n31            | NR2OPTPAD4BWP30P140LVT | 0.009 |   0.111 |    0.074 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/I  |  ^   | bottom_half_4__mux_tree/n31            | CKND6BWP30P140LVT      | 0.000 |   0.111 |    0.074 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/ZN |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | CKND6BWP30P140LVT      | 0.010 |   0.121 |    0.084 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC333_n31/I  |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | INVD2BWP30P140LVT      | 0.001 |   0.121 |    0.085 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC333_n31/ZN |  ^   | bottom_half_4__mux_tree/FE_OCPN174_n31 | INVD2BWP30P140LVT      | 0.007 |   0.129 |    0.092 | 
     | bottom_half_4__mux_tree/U72/A1                     |  ^   | bottom_half_4__mux_tree/FE_OCPN174_n31 | AOI22D2BWP30P140LVT    | 0.000 |   0.129 |    0.092 | 
     | bottom_half_4__mux_tree/U72/ZN                     |  v   | bottom_half_4__mux_tree/n57            | AOI22D2BWP30P140LVT    | 0.037 |   0.166 |    0.130 | 
     | bottom_half_4__mux_tree/U75/A2                     |  v   | bottom_half_4__mux_tree/n57            | ND3D2BWP30P140LVT      | 0.002 |   0.169 |    0.132 | 
     | bottom_half_4__mux_tree/U75/ZN                     |  ^   | bottom_half_4__mux_tree/N369           | ND3D2BWP30P140LVT      | 0.013 |   0.182 |    0.145 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_0_/D    |  ^   | bottom_half_4__mux_tree/N369           | DFQD1BWP30P140LVT      | 0.000 |   0.182 |    0.145 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |                   |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                   |       |  -0.110 |   -0.073 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk               | INVD4BWP30P140LVT | 0.000 |  -0.109 |   -0.073 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.007 |  -0.102 |   -0.066 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.102 |   -0.066 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.006 |  -0.096 |   -0.060 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.096 |   -0.060 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.089 |   -0.053 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83            | CKND3BWP30P140LVT | 0.010 |  -0.080 |   -0.043 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.020 |  -0.060 |   -0.023 | 
     | CTS_ccl_a_inv_00315/I                            |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.059 |   -0.022 | 
     | CTS_ccl_a_inv_00315/ZN                           |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.049 |   -0.013 | 
     | CTS_ccl_a_inv_00301/I                            |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.049 |   -0.012 | 
     | CTS_ccl_a_inv_00301/ZN                           |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.009 |  -0.040 |   -0.004 | 
     | CTS_ccl_a_inv_00252/I                            |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.039 |   -0.003 | 
     | CTS_ccl_a_inv_00252/ZN                           |  v   | CTS_56            | INVD3BWP30P140LVT | 0.012 |  -0.028 |    0.009 | 
     | CTS_ccl_a_inv_00098/I                            |  v   | CTS_56            | INVD6BWP30P140LVT | 0.002 |  -0.026 |    0.011 | 
     | CTS_ccl_a_inv_00098/ZN                           |  ^   | CTS_58            | INVD6BWP30P140LVT | 0.029 |   0.004 |    0.040 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_0_/CP |  ^   | CTS_58            | DFQD1BWP30P140LVT | 0.002 |   0.006 |    0.042 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_
reg_1_/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_1_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.043
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.181
- Arrival Time                  0.217
= Slack Time                   -0.036
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |               Net               |          Cell          | Delay | Arrival | Required | 
     |                                                 |      |                                 |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+------+---------------------------------+------------------------+-------+---------+----------| 
     | clk                                             |  ^   | clk                             |                        |       |  -0.126 |   -0.162 | 
     | CTS_ccl_inv_00340/I                             |  ^   | clk                             | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.148 | 
     | CTS_ccl_inv_00340/ZN                            |  v   | CTS_42                          | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.140 | 
     | CTS_ccl_inv_00321/I                             |  v   | CTS_42                          | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.140 | 
     | CTS_ccl_inv_00321/ZN                            |  ^   | CTS_26                          | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.130 | 
     | CTS_ccl_a_inv_00313/I                           |  ^   | CTS_26                          | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.126 | 
     | CTS_ccl_a_inv_00313/ZN                          |  v   | CTS_25                          | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.113 | 
     | CTS_ccl_a_inv_00295/I                           |  v   | CTS_25                          | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.113 | 
     | CTS_ccl_a_inv_00295/ZN                          |  ^   | CTS_24                          | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.100 | 
     | CTS_ccl_a_inv_00258/I                           |  ^   | CTS_24                          | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.099 | 
     | CTS_ccl_a_inv_00258/ZN                          |  v   | CTS_13                          | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.085 | 
     | CTS_ccl_a_inv_00074/I                           |  v   | CTS_13                          | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.084 | 
     | CTS_ccl_a_inv_00074/ZN                          |  ^   | CTS_15                          | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.058 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP    |  ^   | CTS_15                          | DFQD4BWP30P140LVT      | 0.006 |  -0.015 |   -0.052 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q     |  v   | i_cmd_id_7__inner_cmd_wire[5]   | DFQD4BWP30P140LVT      | 0.048 |   0.033 |   -0.003 | 
     | bottom_half_5__mux_tree/U14/A2                  |  v   | i_cmd_id_7__inner_cmd_wire[5]   | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.033 |   -0.003 | 
     | bottom_half_5__mux_tree/U14/ZN                  |  ^   | bottom_half_5__mux_tree/n18     | NR2OPTIBD8BWP30P140LVT | 0.025 |   0.058 |    0.022 | 
     | bottom_half_5__mux_tree/U11/A1                  |  ^   | bottom_half_5__mux_tree/n18     | CKND2D4BWP30P140LVT    | 0.022 |   0.081 |    0.044 | 
     | bottom_half_5__mux_tree/U11/ZN                  |  v   | bottom_half_5__mux_tree/n24     | CKND2D4BWP30P140LVT    | 0.014 |   0.095 |    0.058 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/A1 |  v   | bottom_half_5__mux_tree/n24     | NR2OPTIBD6BWP30P140LVT | 0.000 |   0.095 |    0.059 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/ZN |  ^   | bottom_half_5__mux_tree/n33     | NR2OPTIBD6BWP30P140LVT | 0.016 |   0.110 |    0.074 | 
     | bottom_half_5__mux_tree/U40/A1                  |  ^   | bottom_half_5__mux_tree/n33     | CKND2D8BWP30P140LVT    | 0.001 |   0.112 |    0.075 | 
     | bottom_half_5__mux_tree/U40/ZN                  |  v   | bottom_half_5__mux_tree/n219    | CKND2D8BWP30P140LVT    | 0.012 |   0.124 |    0.088 | 
     | bottom_half_5__mux_tree/placeopt_U61_dup/I      |  v   | bottom_half_5__mux_tree/n219    | INVD6BWP30P140LVT      | 0.001 |   0.125 |    0.089 | 
     | bottom_half_5__mux_tree/placeopt_U61_dup/ZN     |  ^   | bottom_half_5__mux_tree/FE_RN_1 | INVD6BWP30P140LVT      | 0.014 |   0.139 |    0.102 | 
     | bottom_half_5__mux_tree/U147/B1                 |  ^   | bottom_half_5__mux_tree/FE_RN_1 | AOI22D1BWP30P140LVT    | 0.001 |   0.140 |    0.104 | 
     | bottom_half_5__mux_tree/U147/ZN                 |  v   | bottom_half_5__mux_tree/n116    | AOI22D1BWP30P140LVT    | 0.061 |   0.201 |    0.165 | 
     | bottom_half_5__mux_tree/U149/A2                 |  v   | bottom_half_5__mux_tree/n116    | ND3D1P5BWP30P140LVT    | 0.002 |   0.202 |    0.166 | 
     | bottom_half_5__mux_tree/U149/ZN                 |  ^   | bottom_half_5__mux_tree/N370    | ND3D1P5BWP30P140LVT    | 0.015 |   0.217 |    0.181 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_1_/D |  ^   | bottom_half_5__mux_tree/N370    | DFQD1BWP30P140LVT      | 0.000 |   0.217 |    0.181 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                  |      |                   |                     |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                     |       |  -0.110 |   -0.074 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.073 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.066 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.066 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.060 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.060 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.053 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.044 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.024 | 
     | CTS_ccl_a_inv_00315/I                            |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.023 | 
     | CTS_ccl_a_inv_00315/ZN                           |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |   -0.013 | 
     | CTS_ccl_a_inv_00299/I                            |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.001 |  -0.049 |   -0.012 | 
     | CTS_ccl_a_inv_00299/ZN                           |  ^   | FE_USKN729_CTS_67 | INVD8BWP30P140LVT   | 0.004 |  -0.044 |   -0.008 | 
     | ccpot_FE_USKC729_CTS_67/I                        |  ^   | FE_USKN729_CTS_67 | INVD0BWP30P140LVT   | 0.000 |  -0.044 |   -0.008 | 
     | ccpot_FE_USKC729_CTS_67/ZN                       |  v   | FE_USKN730_CTS_67 | INVD0BWP30P140LVT   | 0.007 |  -0.037 |   -0.001 | 
     | ccpot_FE_USKC730_CTS_67/I                        |  v   | FE_USKN730_CTS_67 | INVD1P5BWP30P140LVT | 0.000 |  -0.037 |   -0.001 | 
     | ccpot_FE_USKC730_CTS_67/ZN                       |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.018 |  -0.020 |    0.016 | 
     | CTS_ccl_a_inv_00250/I                            |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.000 |  -0.019 |    0.017 | 
     | CTS_ccl_a_inv_00250/ZN                           |  v   | CTS_49            | INVD1P5BWP30P140LVT | 0.022 |   0.002 |    0.038 | 
     | CTS_ccl_a_inv_00056/I                            |  v   | CTS_49            | INVD6BWP30P140LVT   | 0.002 |   0.004 |    0.041 | 
     | CTS_ccl_a_inv_00056/ZN                           |  ^   | CTS_61            | INVD6BWP30P140LVT   | 0.036 |   0.040 |    0.076 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_1_/CP |  ^   | CTS_61            | DFQD1BWP30P140LVT   | 0.003 |   0.043 |    0.079 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin bottom_half_6__mux_tree/o_data_bus_reg_
reg_11_/CP 
Endpoint:   bottom_half_6__mux_tree/o_data_bus_reg_reg_11_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_6_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.040
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.179
- Arrival Time                  0.214
= Slack Time                   -0.035
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                  |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                                       |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                   |                     |       |  -0.126 |   -0.161 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                   | INVD6BWP30P140LVT   | 0.014 |  -0.112 |   -0.147 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                                | INVD6BWP30P140LVT   | 0.008 |  -0.104 |   -0.139 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42                                | INVD4BWP30P140LVT   | 0.001 |  -0.103 |   -0.138 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26                                | INVD4BWP30P140LVT   | 0.009 |  -0.094 |   -0.129 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26                                | INVD4BWP30P140LVT   | 0.005 |  -0.089 |   -0.124 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25                                | INVD4BWP30P140LVT   | 0.012 |  -0.077 |   -0.112 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25                                | INVD6BWP30P140LVT   | 0.001 |  -0.077 |   -0.112 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24                                | INVD6BWP30P140LVT   | 0.013 |  -0.064 |   -0.099 | 
     | CTS_ccl_a_inv_00266/I                             |  ^   | CTS_24                                | INVD8BWP30P140LVT   | 0.001 |  -0.063 |   -0.098 | 
     | CTS_ccl_a_inv_00266/ZN                            |  v   | CTS_21                                | INVD8BWP30P140LVT   | 0.009 |  -0.054 |   -0.089 | 
     | CTS_ccl_a_inv_00124/I                             |  v   | CTS_21                                | INVD6BWP30P140LVT   | 0.000 |  -0.054 |   -0.089 | 
     | CTS_ccl_a_inv_00124/ZN                            |  ^   | CTS_20                                | INVD6BWP30P140LVT   | 0.028 |  -0.026 |   -0.061 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_6_/CP      |  ^   | CTS_20                                | DFQD4BWP30P140LVT   | 0.003 |  -0.023 |   -0.058 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_6_/Q       |  v   | i_cmd_id_5__inner_cmd_wire[6]         | DFQD4BWP30P140LVT   | 0.048 |   0.025 |   -0.010 | 
     | bottom_half_6__mux_tree/ccpot_FE_RC_1075_0/A4     |  v   | i_cmd_id_5__inner_cmd_wire[6]         | NR4D4BWP30P140LVT   | 0.000 |   0.025 |   -0.010 | 
     | bottom_half_6__mux_tree/ccpot_FE_RC_1075_0/ZN     |  ^   | bottom_half_6__mux_tree/FE_RN_214_0   | NR4D4BWP30P140LVT   | 0.022 |   0.048 |    0.013 | 
     | bottom_half_6__mux_tree/placeopt_FE_RC_613_0/I    |  ^   | bottom_half_6__mux_tree/FE_RN_214_0   | CKND6BWP30P140LVT   | 0.001 |   0.049 |    0.014 | 
     | bottom_half_6__mux_tree/placeopt_FE_RC_613_0/ZN   |  v   | bottom_half_6__mux_tree/n24           | CKND6BWP30P140LVT   | 0.015 |   0.064 |    0.029 | 
     | bottom_half_6__mux_tree/U55/B1                    |  v   | bottom_half_6__mux_tree/n24           | INR2D6BWP30P140LVT  | 0.010 |   0.074 |    0.039 | 
     | bottom_half_6__mux_tree/U55/ZN                    |  ^   | bottom_half_6__mux_tree/n35           | INR2D6BWP30P140LVT  | 0.018 |   0.092 |    0.057 | 
     | bottom_half_6__mux_tree/placeopt_FE_RC_208_0/A2   |  ^   | bottom_half_6__mux_tree/n35           | AN2D8BWP30P140LVT   | 0.001 |   0.093 |    0.058 | 
     | bottom_half_6__mux_tree/placeopt_FE_RC_208_0/Z    |  ^   | bottom_half_6__mux_tree/n29           | AN2D8BWP30P140LVT   | 0.023 |   0.115 |    0.080 | 
     | bottom_half_6__mux_tree/placeopt_FE_OCPC294_n29/I |  ^   | bottom_half_6__mux_tree/n29           | BUFFD8BWP30P140LVT  | 0.004 |   0.119 |    0.084 | 
     | bottom_half_6__mux_tree/placeopt_FE_OCPC294_n29/Z |  ^   | bottom_half_6__mux_tree/FE_OFN105_n29 | BUFFD8BWP30P140LVT  | 0.016 |   0.135 |    0.100 | 
     | bottom_half_6__mux_tree/U134/A1                   |  ^   | bottom_half_6__mux_tree/FE_OFN105_n29 | AOI22D1BWP30P140LVT | 0.002 |   0.138 |    0.103 | 
     | bottom_half_6__mux_tree/U134/ZN                   |  v   | bottom_half_6__mux_tree/n101          | AOI22D1BWP30P140LVT | 0.059 |   0.196 |    0.161 | 
     | bottom_half_6__mux_tree/U136/A2                   |  v   | bottom_half_6__mux_tree/n101          | ND3D1BWP30P140LVT   | 0.001 |   0.198 |    0.163 | 
     | bottom_half_6__mux_tree/U136/ZN                   |  ^   | bottom_half_6__mux_tree/N380          | ND3D1BWP30P140LVT   | 0.016 |   0.214 |    0.179 | 
     | bottom_half_6__mux_tree/o_data_bus_reg_reg_11_/D  |  ^   | bottom_half_6__mux_tree/N380          | DFQD1BWP30P140LVT   | 0.000 |   0.214 |    0.179 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                   |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                     |       |  -0.110 |   -0.075 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.074 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.067 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.067 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.061 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.061 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.054 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.045 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.025 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.024 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |   -0.014 | 
     | CTS_ccl_a_inv_00299/I                             |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.001 |  -0.049 |   -0.014 | 
     | CTS_ccl_a_inv_00299/ZN                            |  ^   | FE_USKN729_CTS_67 | INVD8BWP30P140LVT   | 0.004 |  -0.044 |   -0.010 | 
     | ccpot_FE_USKC729_CTS_67/I                         |  ^   | FE_USKN729_CTS_67 | INVD0BWP30P140LVT   | 0.000 |  -0.044 |   -0.010 | 
     | ccpot_FE_USKC729_CTS_67/ZN                        |  v   | FE_USKN730_CTS_67 | INVD0BWP30P140LVT   | 0.007 |  -0.037 |   -0.002 | 
     | ccpot_FE_USKC730_CTS_67/I                         |  v   | FE_USKN730_CTS_67 | INVD1P5BWP30P140LVT | 0.000 |  -0.037 |   -0.002 | 
     | ccpot_FE_USKC730_CTS_67/ZN                        |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.018 |  -0.020 |    0.015 | 
     | CTS_ccl_a_inv_00250/I                             |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.000 |  -0.019 |    0.015 | 
     | CTS_ccl_a_inv_00250/ZN                            |  v   | CTS_49            | INVD1P5BWP30P140LVT | 0.022 |   0.002 |    0.037 | 
     | CTS_ccl_a_inv_00144/I                             |  v   | CTS_49            | INVD6BWP30P140LVT   | 0.001 |   0.004 |    0.038 | 
     | CTS_ccl_a_inv_00144/ZN                            |  ^   | CTS_48            | INVD6BWP30P140LVT   | 0.033 |   0.037 |    0.072 | 
     | bottom_half_6__mux_tree/o_data_bus_reg_reg_11_/CP |  ^   | CTS_48            | DFQD1BWP30P140LVT   | 0.003 |   0.040 |    0.075 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_
reg_0_/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_0_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.016
- Setup                         0.013
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.153
- Arrival Time                  0.185
= Slack Time                   -0.032
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                         |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                     |                        |       |  -0.126 |   -0.158 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                     | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.144 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                  | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.136 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                  | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.135 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.126 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.121 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                  | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.109 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                  | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.108 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                  | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.096 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                  | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.094 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                  | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.080 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                  | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.080 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                  | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.054 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP       |  ^   | CTS_15                                  | DFQD4BWP30P140LVT      | 0.006 |  -0.015 |   -0.047 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q        |  v   | i_cmd_id_7__inner_cmd_wire[5]           | DFQD4BWP30P140LVT      | 0.048 |   0.033 |    0.001 | 
     | bottom_half_5__mux_tree/U14/A2                     |  v   | i_cmd_id_7__inner_cmd_wire[5]           | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.033 |    0.001 | 
     | bottom_half_5__mux_tree/U14/ZN                     |  ^   | bottom_half_5__mux_tree/n18             | NR2OPTIBD8BWP30P140LVT | 0.025 |   0.058 |    0.026 | 
     | bottom_half_5__mux_tree/U11/A1                     |  ^   | bottom_half_5__mux_tree/n18             | CKND2D4BWP30P140LVT    | 0.022 |   0.081 |    0.049 | 
     | bottom_half_5__mux_tree/U11/ZN                     |  v   | bottom_half_5__mux_tree/n24             | CKND2D4BWP30P140LVT    | 0.014 |   0.095 |    0.063 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/A1    |  v   | bottom_half_5__mux_tree/n24             | NR2OPTIBD6BWP30P140LVT | 0.000 |   0.095 |    0.063 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/ZN    |  ^   | bottom_half_5__mux_tree/n33             | NR2OPTIBD6BWP30P140LVT | 0.016 |   0.110 |    0.078 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_665_0/A1    |  ^   | bottom_half_5__mux_tree/n33             | CKND2D4BWP30P140LVT    | 0.001 |   0.112 |    0.080 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_665_0/ZN    |  v   | bottom_half_5__mux_tree/FE_RN_241_0     | CKND2D4BWP30P140LVT    | 0.009 |   0.121 |    0.089 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_666_0/I     |  v   | bottom_half_5__mux_tree/FE_RN_241_0     | INVD6BWP30P140LVT      | 0.000 |   0.121 |    0.089 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_666_0/ZN    |  ^   | bottom_half_5__mux_tree/n127            | INVD6BWP30P140LVT      | 0.009 |   0.130 |    0.098 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC259_n127/I |  ^   | bottom_half_5__mux_tree/n127            | BUFFD16BWP30P140LVT    | 0.003 |   0.132 |    0.100 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC259_n127/Z |  ^   | bottom_half_5__mux_tree/FE_OCPN119_n221 | BUFFD16BWP30P140LVT    | 0.015 |   0.148 |    0.116 | 
     | bottom_half_5__mux_tree/U75/A1                     |  ^   | bottom_half_5__mux_tree/FE_OCPN119_n221 | AOI22D2BWP30P140LVT    | 0.002 |   0.150 |    0.118 | 
     | bottom_half_5__mux_tree/U75/ZN                     |  v   | bottom_half_5__mux_tree/n49             | AOI22D2BWP30P140LVT    | 0.022 |   0.172 |    0.140 | 
     | bottom_half_5__mux_tree/U77/A2                     |  v   | bottom_half_5__mux_tree/n49             | ND3D2BWP30P140LVT      | 0.002 |   0.174 |    0.142 | 
     | bottom_half_5__mux_tree/U77/ZN                     |  ^   | bottom_half_5__mux_tree/N369            | ND3D2BWP30P140LVT      | 0.011 |   0.185 |    0.153 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_0_/D    |  ^   | bottom_half_5__mux_tree/N369            | DFQD1BWP30P140LVT      | 0.000 |   0.185 |    0.153 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                    |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                           |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                       |                     |       |  -0.110 |   -0.078 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk                                       | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.078 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83                         | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.070 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83                         | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.070 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83                         | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.064 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83                         | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.064 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83                                    | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.058 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83                                    | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.048 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82                                    | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.028 | 
     | CTS_ccl_a_inv_00315/I                              |  ^   | CTS_82                                    | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.027 | 
     | CTS_ccl_a_inv_00315/ZN                             |  v   | CTS_77                                    | INVD8BWP30P140LVT   | 0.010 |  -0.049 |   -0.018 | 
     | CTS_ccl_a_inv_00301/I                              |  v   | CTS_77                                    | INVD6BWP30P140LVT   | 0.001 |  -0.049 |   -0.017 | 
     | CTS_ccl_a_inv_00301/ZN                             |  ^   | CTS_76                                    | INVD6BWP30P140LVT   | 0.009 |  -0.040 |   -0.008 | 
     | CTS_ccl_a_inv_00252/I                              |  ^   | CTS_76                                    | INVD3BWP30P140LVT   | 0.001 |  -0.039 |   -0.007 | 
     | CTS_ccl_a_inv_00252/ZN                             |  v   | CTS_56                                    | INVD3BWP30P140LVT   | 0.012 |  -0.028 |    0.004 | 
     | CTS_ccl_a_inv_00142/I                              |  v   | CTS_56                                    | CKND8BWP30P140LVT   | 0.002 |  -0.025 |    0.007 | 
     | CTS_ccl_a_inv_00142/ZN                             |  ^   | CTS_55                                    | CKND8BWP30P140LVT   | 0.022 |  -0.003 |    0.029 | 
     | bottom_half_5__mux_tree/ccpot_FE_USKC770_CTS_55/I  |  ^   | CTS_55                                    | INVD0P7BWP30P140LVT | 0.003 |  -0.000 |    0.032 | 
     | bottom_half_5__mux_tree/ccpot_FE_USKC770_CTS_55/ZN |  v   | bottom_half_5__mux_tree/FE_USKN770_CTS_55 | INVD0P7BWP30P140LVT | 0.008 |   0.008 |    0.040 | 
     | bottom_half_5__mux_tree/ccpot_FE_USKC769_CTS_55/I  |  v   | bottom_half_5__mux_tree/FE_USKN770_CTS_55 | INVD0P7BWP30P140LVT | 0.000 |   0.008 |    0.040 | 
     | bottom_half_5__mux_tree/ccpot_FE_USKC769_CTS_55/ZN |  ^   | bottom_half_5__mux_tree/FE_USKN769_CTS_55 | INVD0P7BWP30P140LVT | 0.009 |   0.016 |    0.048 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_0_/CP   |  ^   | bottom_half_5__mux_tree/FE_USKN769_CTS_55 | DFQD1BWP30P140LVT   | 0.000 |   0.016 |    0.048 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_
reg_5_/CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_5_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.016
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.156
- Arrival Time                  0.187
= Slack Time                   -0.032
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                       |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                             |                        |       |  -0.126 |   -0.158 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                             | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.144 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                          | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.136 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                          | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.135 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                          | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.126 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                          | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.121 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                          | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.109 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                          | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.108 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                          | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.096 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                          | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.094 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                          | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.080 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                          | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.080 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                          | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.054 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP       |  ^   | CTS_15                                          | DFQD4BWP30P140LVT      | 0.007 |  -0.015 |   -0.047 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q        |  v   | i_cmd_id_6__inner_cmd_wire[4]                   | DFQD4BWP30P140LVT      | 0.047 |   0.032 |    0.000 | 
     | bottom_half_4__mux_tree/U32/A2                     |  v   | i_cmd_id_6__inner_cmd_wire[4]                   | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.032 |    0.000 | 
     | bottom_half_4__mux_tree/U32/ZN                     |  ^   | bottom_half_4__mux_tree/n9                      | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.045 |    0.013 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A2    |  ^   | bottom_half_4__mux_tree/n9                      | CKND2D8BWP30P140LVT    | 0.000 |   0.045 |    0.013 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN    |  v   | bottom_half_4__mux_tree/n27                     | CKND2D8BWP30P140LVT    | 0.015 |   0.060 |    0.028 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1    |  v   | bottom_half_4__mux_tree/n27                     | NR2OPTIBD6BWP30P140LVT | 0.013 |   0.074 |    0.042 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN    |  ^   | bottom_half_4__mux_tree/n40                     | NR2OPTIBD6BWP30P140LVT | 0.020 |   0.094 |    0.062 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_393_0/A1    |  ^   | bottom_half_4__mux_tree/n40                     | CKND2D8BWP30P140LVT    | 0.002 |   0.096 |    0.064 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_393_0/ZN    |  v   | bottom_half_4__mux_tree/FE_OFN30_n35            | CKND2D8BWP30P140LVT    | 0.009 |   0.105 |    0.073 | 
     | bottom_half_4__mux_tree/ccpot_FE_OCPC736_FE_OFN30_ |  v   | bottom_half_4__mux_tree/FE_OFN30_n35            | INVD8BWP30P140LVT      | 0.000 |   0.105 |    0.073 | 
     | n35/I                                              |      |                                                 |                        |       |         |          | 
     | bottom_half_4__mux_tree/ccpot_FE_OCPC736_FE_OFN30_ |  ^   | bottom_half_4__mux_tree/FE_OCPN154_n35          | INVD8BWP30P140LVT      | 0.009 |   0.114 |    0.082 | 
     | n35/ZN                                             |      |                                                 |                        |       |         |          | 
     | bottom_half_4__mux_tree/ccpot_FE_OCPC738_FE_OFN30_ |  ^   | bottom_half_4__mux_tree/FE_OCPN154_n35          | BUFFD4BWP30P140LVT     | 0.001 |   0.114 |    0.082 | 
     | n35/I                                              |      |                                                 |                        |       |         |          | 
     | bottom_half_4__mux_tree/ccpot_FE_OCPC738_FE_OFN30_ |  ^   | bottom_half_4__mux_tree/FE_OCPN505_FE_OFN30_n35 | BUFFD4BWP30P140LVT     | 0.015 |   0.129 |    0.097 | 
     | n35/Z                                              |      |                                                 |                        |       |         |          | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_160_0/B1    |  ^   | bottom_half_4__mux_tree/FE_OCPN505_FE_OFN30_n35 | AOI22D2BWP30P140LVT    | 0.004 |   0.133 |    0.101 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_160_0/ZN    |  v   | bottom_half_4__mux_tree/n98                     | AOI22D2BWP30P140LVT    | 0.038 |   0.171 |    0.139 | 
     | bottom_half_4__mux_tree/U124/A2                    |  v   | bottom_half_4__mux_tree/n98                     | ND3D2BWP30P140LVT      | 0.002 |   0.173 |    0.141 | 
     | bottom_half_4__mux_tree/U124/ZN                    |  ^   | bottom_half_4__mux_tree/N374                    | ND3D2BWP30P140LVT      | 0.014 |   0.187 |    0.155 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_5_/D    |  ^   | bottom_half_4__mux_tree/N374                    | DFQD1BWP30P140LVT      | 0.000 |   0.187 |    0.156 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |                   |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                   |       |  -0.110 |   -0.078 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk               | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.063 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42            | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.054 | 
     | CTS_cdb_inv_00376/I                              |  v   | CTS_42            | INVD1BWP30P140LVT | 0.001 |  -0.085 |   -0.053 | 
     | CTS_cdb_inv_00376/ZN                             |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.009 |  -0.076 |   -0.044 | 
     | CTS_cdb_inv_00377/I                              |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.000 |  -0.076 |   -0.044 | 
     | CTS_cdb_inv_00377/ZN                             |  v   | CTS_35            | INVD1BWP30P140LVT | 0.007 |  -0.069 |   -0.037 | 
     | CTS_ccl_a_inv_00337/I                            |  v   | CTS_35            | INVD2BWP30P140LVT | 0.000 |  -0.069 |   -0.037 | 
     | CTS_ccl_a_inv_00337/ZN                           |  ^   | CTS_34            | INVD2BWP30P140LVT | 0.012 |  -0.057 |   -0.025 | 
     | CTS_ccl_a_inv_00264/I                            |  ^   | CTS_34            | INVD3BWP30P140LVT | 0.001 |  -0.056 |   -0.024 | 
     | CTS_ccl_a_inv_00264/ZN                           |  v   | CTS_28            | INVD3BWP30P140LVT | 0.019 |  -0.037 |   -0.005 | 
     | CTS_ccl_a_inv_00086/I                            |  v   | CTS_28            | INVD6BWP30P140LVT | 0.001 |  -0.035 |   -0.003 | 
     | CTS_ccl_a_inv_00086/ZN                           |  ^   | FE_USKN731_CTS_27 | INVD6BWP30P140LVT | 0.007 |  -0.028 |    0.004 | 
     | ccpot_FE_USKC731_CTS_27/I                        |  ^   | FE_USKN731_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.028 |    0.004 | 
     | ccpot_FE_USKC731_CTS_27/ZN                       |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.005 |  -0.023 |    0.009 | 
     | ccpot_FE_USKC732_CTS_27/I                        |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.023 |    0.009 | 
     | ccpot_FE_USKC732_CTS_27/ZN                       |  ^   | CTS_27            | CKND4BWP30P140LVT | 0.036 |   0.013 |    0.045 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_5_/CP |  ^   | CTS_27            | DFQD1BWP30P140LVT | 0.004 |   0.016 |    0.048 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin bottom_half_0__mux_tree/o_data_bus_reg_
reg_16_/CP 
Endpoint:   bottom_half_0__mux_tree/o_data_bus_reg_reg_16_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_0_/Q      (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.027
- Setup                        -0.004
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.180
- Arrival Time                  0.211
= Slack Time                   -0.030
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                       |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                   |                        |       |  -0.126 |   -0.156 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                   | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.143 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.135 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.134 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.125 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.120 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.108 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.107 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.094 | 
     | CTS_ccl_a_inv_00266/I                              |  ^   | CTS_24                                | INVD8BWP30P140LVT      | 0.001 |  -0.063 |   -0.093 | 
     | CTS_ccl_a_inv_00266/ZN                             |  v   | CTS_21                                | INVD8BWP30P140LVT      | 0.009 |  -0.054 |   -0.084 | 
     | CTS_ccl_a_inv_00124/I                              |  v   | CTS_21                                | INVD6BWP30P140LVT      | 0.000 |  -0.054 |   -0.084 | 
     | CTS_ccl_a_inv_00124/ZN                             |  ^   | CTS_20                                | INVD6BWP30P140LVT      | 0.028 |  -0.026 |   -0.056 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_0_/CP       |  ^   | CTS_20                                | DFQD4BWP30P140LVT      | 0.003 |  -0.023 |   -0.053 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_0_/Q        |  ^   | i_cmd_id_4__inner_cmd_wire[0]         | DFQD4BWP30P140LVT      | 0.043 |   0.020 |   -0.010 | 
     | bottom_half_0__mux_tree/U23/A2                     |  ^   | i_cmd_id_4__inner_cmd_wire[0]         | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.020 |   -0.010 | 
     | bottom_half_0__mux_tree/U23/ZN                     |  v   | bottom_half_0__mux_tree/n22           | NR2OPTIBD4BWP30P140LVT | 0.008 |   0.029 |   -0.002 | 
     | bottom_half_0__mux_tree/ccpot_FE_RC_1085_0/A2      |  v   | bottom_half_0__mux_tree/n22           | CKND2D4BWP30P140LVT    | 0.000 |   0.029 |   -0.002 | 
     | bottom_half_0__mux_tree/ccpot_FE_RC_1085_0/ZN      |  ^   | bottom_half_0__mux_tree/n7            | CKND2D4BWP30P140LVT    | 0.016 |   0.044 |    0.014 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_138_0/A2    |  ^   | bottom_half_0__mux_tree/n7            | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.044 |    0.014 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_138_0/ZN    |  v   | bottom_half_0__mux_tree/n11           | NR2OPTIBD8BWP30P140LVT | 0.010 |   0.054 |    0.023 | 
     | bottom_half_0__mux_tree/U8/A1                      |  v   | bottom_half_0__mux_tree/n11           | CKND2D8BWP30P140LVT    | 0.006 |   0.060 |    0.029 | 
     | bottom_half_0__mux_tree/U8/ZN                      |  ^   | bottom_half_0__mux_tree/n195          | CKND2D8BWP30P140LVT    | 0.016 |   0.076 |    0.045 | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC634_n195/I |  ^   | bottom_half_0__mux_tree/n195          | CKND8BWP30P140LVT      | 0.002 |   0.078 |    0.047 | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC634_n195/Z |  v   | bottom_half_0__mux_tree/FE_OFN73_n195 | CKND8BWP30P140LVT      | 0.011 |   0.089 |    0.058 | 
     | N                                                  |      |                                       |                        |       |         |          | 
     | bottom_half_0__mux_tree/U177/B1                    |  v   | bottom_half_0__mux_tree/FE_OFN73_n195 | AOI22D1BWP30P140LVT    | 0.004 |   0.093 |    0.063 | 
     | bottom_half_0__mux_tree/U177/ZN                    |  ^   | bottom_half_0__mux_tree/n146          | AOI22D1BWP30P140LVT    | 0.019 |   0.113 |    0.082 | 
     | bottom_half_0__mux_tree/U178/B                     |  ^   | bottom_half_0__mux_tree/n146          | IOA21D1BWP30P140LVT    | 0.000 |   0.113 |    0.082 | 
     | bottom_half_0__mux_tree/U178/ZN                    |  v   | bottom_half_0__mux_tree/n147          | IOA21D1BWP30P140LVT    | 0.051 |   0.164 |    0.134 | 
     | bottom_half_0__mux_tree/U179/B                     |  v   | bottom_half_0__mux_tree/n147          | AOI21D1BWP30P140LVT    | 0.000 |   0.164 |    0.134 | 
     | bottom_half_0__mux_tree/U179/ZN                    |  ^   | bottom_half_0__mux_tree/n150          | AOI21D1BWP30P140LVT    | 0.030 |   0.194 |    0.164 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_29_0/B2     |  ^   | bottom_half_0__mux_tree/n150          | IND3D1BWP30P140LVT     | 0.000 |   0.194 |    0.164 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_29_0/ZN     |  v   | bottom_half_0__mux_tree/N385          | IND3D1BWP30P140LVT     | 0.017 |   0.211 |    0.180 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_16_/D   |  v   | bottom_half_0__mux_tree/N385          | DFQD1BWP30P140LVT      | 0.000 |   0.211 |    0.180 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                   |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                     |       |  -0.110 |   -0.079 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.079 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.072 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.072 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.066 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.066 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.059 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.049 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.029 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.028 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |   -0.019 | 
     | CTS_ccl_a_inv_00301/I                             |  v   | CTS_77            | INVD6BWP30P140LVT   | 0.001 |  -0.049 |   -0.018 | 
     | CTS_ccl_a_inv_00301/ZN                            |  ^   | CTS_76            | INVD6BWP30P140LVT   | 0.009 |  -0.040 |   -0.010 | 
     | CTS_ccl_a_inv_00268/I                             |  ^   | CTS_76            | INVD4BWP30P140LVT   | 0.001 |  -0.039 |   -0.008 | 
     | CTS_ccl_a_inv_00268/ZN                            |  v   | FE_USKN767_CTS_60 | INVD4BWP30P140LVT   | 0.004 |  -0.035 |   -0.004 | 
     | ccpot_FE_USKC767_CTS_60/I                         |  v   | FE_USKN767_CTS_60 | INVD1P5BWP30P140LVT | 0.000 |  -0.035 |   -0.004 | 
     | ccpot_FE_USKC767_CTS_60/ZN                        |  ^   | FE_USKN768_CTS_60 | INVD1P5BWP30P140LVT | 0.005 |  -0.030 |    0.000 | 
     | ccpot_FE_USKC768_CTS_60/I                         |  ^   | FE_USKN768_CTS_60 | INVD1P5BWP30P140LVT | 0.000 |  -0.030 |    0.000 | 
     | ccpot_FE_USKC768_CTS_60/ZN                        |  v   | CTS_60            | INVD1P5BWP30P140LVT | 0.017 |  -0.013 |    0.017 | 
     | CTS_ccl_a_inv_00110/I                             |  v   | CTS_60            | INVD6BWP30P140LVT   | 0.002 |  -0.011 |    0.019 | 
     | CTS_ccl_a_inv_00110/ZN                            |  ^   | CTS_59            | INVD6BWP30P140LVT   | 0.032 |   0.021 |    0.051 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_16_/CP |  ^   | CTS_59            | DFQD1BWP30P140LVT   | 0.006 |   0.027 |    0.057 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_
reg_17_/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_17_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.016
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.156
- Arrival Time                  0.186
= Slack Time                   -0.030
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                        |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                    |                        |       |  -0.126 |   -0.156 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.142 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.134 | 
     | CTS_ccl_inv_00321/I                              |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.133 | 
     | CTS_ccl_inv_00321/ZN                             |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.124 | 
     | CTS_ccl_a_inv_00313/I                            |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.119 | 
     | CTS_ccl_a_inv_00313/ZN                           |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.107 | 
     | CTS_ccl_a_inv_00295/I                            |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.106 | 
     | CTS_ccl_a_inv_00295/ZN                           |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.094 | 
     | CTS_ccl_a_inv_00258/I                            |  ^   | CTS_24                                 | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.092 | 
     | CTS_ccl_a_inv_00258/ZN                           |  v   | CTS_13                                 | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.078 | 
     | CTS_ccl_a_inv_00074/I                            |  v   | CTS_13                                 | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.078 | 
     | CTS_ccl_a_inv_00074/ZN                           |  ^   | CTS_15                                 | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.052 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP     |  ^   | CTS_15                                 | DFQD4BWP30P140LVT      | 0.006 |  -0.015 |   -0.045 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q      |  v   | i_cmd_id_7__inner_cmd_wire[5]          | DFQD4BWP30P140LVT      | 0.048 |   0.033 |    0.003 | 
     | bottom_half_5__mux_tree/U14/A2                   |  v   | i_cmd_id_7__inner_cmd_wire[5]          | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.033 |    0.003 | 
     | bottom_half_5__mux_tree/U14/ZN                   |  ^   | bottom_half_5__mux_tree/n18            | NR2OPTIBD8BWP30P140LVT | 0.025 |   0.058 |    0.028 | 
     | bottom_half_5__mux_tree/U11/A1                   |  ^   | bottom_half_5__mux_tree/n18            | CKND2D4BWP30P140LVT    | 0.022 |   0.081 |    0.051 | 
     | bottom_half_5__mux_tree/U11/ZN                   |  v   | bottom_half_5__mux_tree/n24            | CKND2D4BWP30P140LVT    | 0.014 |   0.095 |    0.065 | 
     | bottom_half_5__mux_tree/U36/A2                   |  v   | bottom_half_5__mux_tree/n24            | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.095 |    0.065 | 
     | bottom_half_5__mux_tree/U36/ZN                   |  ^   | bottom_half_5__mux_tree/n37            | NR2OPTIBD4BWP30P140LVT | 0.017 |   0.112 |    0.082 | 
     | bottom_half_5__mux_tree/U21/A1                   |  ^   | bottom_half_5__mux_tree/n37            | CKND2D8BWP30P140LVT    | 0.000 |   0.112 |    0.082 | 
     | bottom_half_5__mux_tree/U21/ZN                   |  v   | bottom_half_5__mux_tree/n47            | CKND2D8BWP30P140LVT    | 0.011 |   0.123 |    0.093 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC758_n47/I   |  v   | bottom_half_5__mux_tree/n47            | BUFFD4BWP30P140LVT     | 0.002 |   0.125 |    0.095 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC758_n47/Z   |  v   | bottom_half_5__mux_tree/FE_OCPN758_n47 | BUFFD4BWP30P140LVT     | 0.017 |   0.141 |    0.111 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC668_n47/I   |  v   | bottom_half_5__mux_tree/FE_OCPN758_n47 | INVD4BWP30P140LVT      | 0.001 |   0.142 |    0.113 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC668_n47/ZN  |  ^   | bottom_half_5__mux_tree/FE_OCPN478_n47 | INVD4BWP30P140LVT      | 0.011 |   0.153 |    0.124 | 
     | bottom_half_5__mux_tree/U248/B1                  |  ^   | bottom_half_5__mux_tree/FE_OCPN478_n47 | AOI22D1BWP30P140LVT    | 0.002 |   0.155 |    0.125 | 
     | bottom_half_5__mux_tree/U248/ZN                  |  v   | bottom_half_5__mux_tree/n207           | AOI22D1BWP30P140LVT    | 0.018 |   0.173 |    0.143 | 
     | bottom_half_5__mux_tree/U249/A3                  |  v   | bottom_half_5__mux_tree/n207           | ND3D1BWP30P140LVT      | 0.000 |   0.173 |    0.143 | 
     | bottom_half_5__mux_tree/U249/ZN                  |  ^   | bottom_half_5__mux_tree/N386           | ND3D1BWP30P140LVT      | 0.013 |   0.186 |    0.156 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_17_/D |  ^   | bottom_half_5__mux_tree/N386           | DFQD1BWP30P140LVT      | 0.000 |   0.186 |    0.156 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.110 |   -0.080 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk               | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.065 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42            | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.056 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42            | INVD1BWP30P140LVT | 0.001 |  -0.085 |   -0.055 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.009 |  -0.076 |   -0.046 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.000 |  -0.076 |   -0.046 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35            | INVD1BWP30P140LVT | 0.007 |  -0.069 |   -0.039 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35            | INVD2BWP30P140LVT | 0.000 |  -0.069 |   -0.039 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34            | INVD2BWP30P140LVT | 0.012 |  -0.057 |   -0.027 | 
     | CTS_ccl_a_inv_00264/I                             |  ^   | CTS_34            | INVD3BWP30P140LVT | 0.001 |  -0.056 |   -0.026 | 
     | CTS_ccl_a_inv_00264/ZN                            |  v   | CTS_28            | INVD3BWP30P140LVT | 0.019 |  -0.037 |   -0.007 | 
     | CTS_ccl_a_inv_00086/I                             |  v   | CTS_28            | INVD6BWP30P140LVT | 0.001 |  -0.035 |   -0.006 | 
     | CTS_ccl_a_inv_00086/ZN                            |  ^   | FE_USKN731_CTS_27 | INVD6BWP30P140LVT | 0.007 |  -0.028 |    0.002 | 
     | ccpot_FE_USKC731_CTS_27/I                         |  ^   | FE_USKN731_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.028 |    0.002 | 
     | ccpot_FE_USKC731_CTS_27/ZN                        |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.005 |  -0.023 |    0.007 | 
     | ccpot_FE_USKC732_CTS_27/I                         |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.023 |    0.007 | 
     | ccpot_FE_USKC732_CTS_27/ZN                        |  ^   | CTS_27            | CKND4BWP30P140LVT | 0.036 |   0.013 |    0.042 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_17_/CP |  ^   | CTS_27            | DFQD1BWP30P140LVT | 0.004 |   0.016 |    0.046 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_
reg_16_/CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_16_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.017
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.156
- Arrival Time                  0.185
= Slack Time                   -0.029
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                        |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                        |       |  -0.126 |   -0.155 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.142 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.134 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.133 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.123 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.119 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.107 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.106 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.093 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                 | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.092 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                 | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.078 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                 | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.077 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                 | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.051 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP       |  ^   | CTS_15                                 | DFQD4BWP30P140LVT      | 0.007 |  -0.015 |   -0.044 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q        |  v   | i_cmd_id_6__inner_cmd_wire[4]          | DFQD4BWP30P140LVT      | 0.047 |   0.032 |    0.003 | 
     | bottom_half_4__mux_tree/U32/A2                     |  v   | i_cmd_id_6__inner_cmd_wire[4]          | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.032 |    0.003 | 
     | bottom_half_4__mux_tree/U32/ZN                     |  ^   | bottom_half_4__mux_tree/n9             | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.045 |    0.015 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A2    |  ^   | bottom_half_4__mux_tree/n9             | CKND2D8BWP30P140LVT    | 0.000 |   0.045 |    0.016 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN    |  v   | bottom_half_4__mux_tree/n27            | CKND2D8BWP30P140LVT    | 0.015 |   0.060 |    0.031 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1    |  v   | bottom_half_4__mux_tree/n27            | NR2OPTIBD6BWP30P140LVT | 0.013 |   0.074 |    0.044 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN    |  ^   | bottom_half_4__mux_tree/n40            | NR2OPTIBD6BWP30P140LVT | 0.020 |   0.094 |    0.065 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/I     |  ^   | bottom_half_4__mux_tree/n40            | INVD4BWP30P140LVT      | 0.002 |   0.096 |    0.067 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/ZN    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | INVD4BWP30P140LVT      | 0.006 |   0.102 |    0.073 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/A1    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.102 |    0.073 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/ZN    |  ^   | bottom_half_4__mux_tree/n31            | NR2OPTPAD4BWP30P140LVT | 0.009 |   0.111 |    0.081 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/I  |  ^   | bottom_half_4__mux_tree/n31            | CKND6BWP30P140LVT      | 0.000 |   0.111 |    0.081 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/ZN |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | CKND6BWP30P140LVT      | 0.010 |   0.121 |    0.091 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC334_n31/I  |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | INVD3BWP30P140LVT      | 0.003 |   0.123 |    0.094 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC334_n31/ZN |  ^   | bottom_half_4__mux_tree/FE_OCPN175_n31 | INVD3BWP30P140LVT      | 0.015 |   0.138 |    0.109 | 
     | bottom_half_4__mux_tree/U226/A1                    |  ^   | bottom_half_4__mux_tree/FE_OCPN175_n31 | AOI22D2BWP30P140LVT    | 0.002 |   0.140 |    0.110 | 
     | bottom_half_4__mux_tree/U226/ZN                    |  v   | bottom_half_4__mux_tree/n191           | AOI22D2BWP30P140LVT    | 0.031 |   0.171 |    0.141 | 
     | bottom_half_4__mux_tree/U228/A2                    |  v   | bottom_half_4__mux_tree/n191           | ND3D1BWP30P140LVT      | 0.001 |   0.172 |    0.142 | 
     | bottom_half_4__mux_tree/U228/ZN                    |  ^   | bottom_half_4__mux_tree/N385           | ND3D1BWP30P140LVT      | 0.014 |   0.185 |    0.156 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_16_/D   |  ^   | bottom_half_4__mux_tree/N385           | DFQD1BWP30P140LVT      | 0.000 |   0.185 |    0.156 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.110 |   -0.080 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk               | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.066 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42            | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.057 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42            | INVD1BWP30P140LVT | 0.001 |  -0.085 |   -0.056 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.009 |  -0.076 |   -0.047 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.000 |  -0.076 |   -0.047 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35            | INVD1BWP30P140LVT | 0.007 |  -0.069 |   -0.040 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35            | INVD2BWP30P140LVT | 0.000 |  -0.069 |   -0.040 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34            | INVD2BWP30P140LVT | 0.012 |  -0.057 |   -0.027 | 
     | CTS_ccl_a_inv_00264/I                             |  ^   | CTS_34            | INVD3BWP30P140LVT | 0.001 |  -0.056 |   -0.026 | 
     | CTS_ccl_a_inv_00264/ZN                            |  v   | CTS_28            | INVD3BWP30P140LVT | 0.019 |  -0.037 |   -0.007 | 
     | CTS_ccl_a_inv_00086/I                             |  v   | CTS_28            | INVD6BWP30P140LVT | 0.001 |  -0.035 |   -0.006 | 
     | CTS_ccl_a_inv_00086/ZN                            |  ^   | FE_USKN731_CTS_27 | INVD6BWP30P140LVT | 0.007 |  -0.028 |    0.001 | 
     | ccpot_FE_USKC731_CTS_27/I                         |  ^   | FE_USKN731_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.028 |    0.001 | 
     | ccpot_FE_USKC731_CTS_27/ZN                        |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.005 |  -0.023 |    0.006 | 
     | ccpot_FE_USKC732_CTS_27/I                         |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.023 |    0.006 | 
     | ccpot_FE_USKC732_CTS_27/ZN                        |  ^   | CTS_27            | CKND4BWP30P140LVT | 0.036 |   0.013 |    0.042 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_16_/CP |  ^   | CTS_27            | DFQD1BWP30P140LVT | 0.004 |   0.017 |    0.046 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_
reg_9_/CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_9_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.022
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.162
- Arrival Time                  0.191
= Slack Time                   -0.029
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                        |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                        |       |  -0.126 |   -0.155 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.141 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.133 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.133 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.123 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.119 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.106 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.106 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.093 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                 | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.092 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                 | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.078 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                 | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.077 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                 | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.051 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP       |  ^   | CTS_15                                 | DFQD4BWP30P140LVT      | 0.007 |  -0.015 |   -0.044 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q        |  v   | i_cmd_id_6__inner_cmd_wire[4]          | DFQD4BWP30P140LVT      | 0.047 |   0.032 |    0.003 | 
     | bottom_half_4__mux_tree/U32/A2                     |  v   | i_cmd_id_6__inner_cmd_wire[4]          | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.032 |    0.003 | 
     | bottom_half_4__mux_tree/U32/ZN                     |  ^   | bottom_half_4__mux_tree/n9             | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.045 |    0.016 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A2    |  ^   | bottom_half_4__mux_tree/n9             | CKND2D8BWP30P140LVT    | 0.000 |   0.045 |    0.016 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN    |  v   | bottom_half_4__mux_tree/n27            | CKND2D8BWP30P140LVT    | 0.015 |   0.060 |    0.031 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1    |  v   | bottom_half_4__mux_tree/n27            | NR2OPTIBD6BWP30P140LVT | 0.013 |   0.074 |    0.044 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN    |  ^   | bottom_half_4__mux_tree/n40            | NR2OPTIBD6BWP30P140LVT | 0.020 |   0.094 |    0.065 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/I     |  ^   | bottom_half_4__mux_tree/n40            | INVD4BWP30P140LVT      | 0.002 |   0.096 |    0.067 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/ZN    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | INVD4BWP30P140LVT      | 0.006 |   0.102 |    0.073 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/A1    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.102 |    0.073 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/ZN    |  ^   | bottom_half_4__mux_tree/n31            | NR2OPTPAD4BWP30P140LVT | 0.009 |   0.111 |    0.081 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/I  |  ^   | bottom_half_4__mux_tree/n31            | CKND6BWP30P140LVT      | 0.000 |   0.111 |    0.082 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/ZN |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | CKND6BWP30P140LVT      | 0.010 |   0.121 |    0.091 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC332_n31/I  |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | INVD4BWP30P140LVT      | 0.006 |   0.126 |    0.097 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC332_n31/ZN |  ^   | bottom_half_4__mux_tree/FE_OCPN173_n31 | INVD4BWP30P140LVT      | 0.014 |   0.140 |    0.111 | 
     | bottom_half_4__mux_tree/U98/A1                     |  ^   | bottom_half_4__mux_tree/FE_OCPN173_n31 | AOI22D2BWP30P140LVT    | 0.000 |   0.141 |    0.111 | 
     | bottom_half_4__mux_tree/U98/ZN                     |  v   | bottom_half_4__mux_tree/n78            | AOI22D2BWP30P140LVT    | 0.035 |   0.175 |    0.146 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_865_0/A1    |  v   | bottom_half_4__mux_tree/n78            | ND3D1BWP30P140LVT      | 0.002 |   0.177 |    0.148 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_865_0/ZN    |  ^   | bottom_half_4__mux_tree/N378           | ND3D1BWP30P140LVT      | 0.014 |   0.191 |    0.162 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_9_/D    |  ^   | bottom_half_4__mux_tree/N378           | DFQD1BWP30P140LVT      | 0.000 |   0.191 |    0.162 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                  |      |                   |                     |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                     |       |  -0.110 |   -0.081 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.080 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.073 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.073 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.067 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.067 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.060 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.051 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.031 | 
     | CTS_ccl_a_inv_00256/I                            |  ^   | CTS_82            | INVD0BWP30P140LVT   | 0.002 |  -0.058 |   -0.029 | 
     | CTS_ccl_a_inv_00256/ZN                           |  v   | FE_USKN727_CTS_41 | INVD0BWP30P140LVT   | 0.011 |  -0.047 |   -0.018 | 
     | ccpot_FE_USKC727_CTS_41/I                        |  v   | FE_USKN727_CTS_41 | INVD1P5BWP30P140LVT | 0.000 |  -0.047 |   -0.018 | 
     | ccpot_FE_USKC727_CTS_41/ZN                       |  ^   | FE_USKN728_CTS_41 | INVD1P5BWP30P140LVT | 0.007 |  -0.040 |   -0.011 | 
     | ccpot_FE_USKC728_CTS_41/I                        |  ^   | FE_USKN728_CTS_41 | INVD1P5BWP30P140LVT | 0.000 |  -0.040 |   -0.011 | 
     | ccpot_FE_USKC728_CTS_41/ZN                       |  v   | CTS_41            | INVD1P5BWP30P140LVT | 0.014 |  -0.025 |    0.004 | 
     | CTS_ccl_a_inv_00102/I                            |  v   | CTS_41            | INVD4BWP30P140LVT   | 0.000 |  -0.025 |    0.004 | 
     | CTS_ccl_a_inv_00102/ZN                           |  ^   | CTS_50            | INVD4BWP30P140LVT   | 0.045 |   0.019 |    0.048 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_9_/CP |  ^   | CTS_50            | DFQD1BWP30P140LVT   | 0.003 |   0.022 |    0.051 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_
reg_6_/CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_6_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.016
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.156
- Arrival Time                  0.185
= Slack Time                   -0.029
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                        |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                        |       |  -0.126 |   -0.155 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.141 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.133 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.132 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.123 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.118 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.106 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.105 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.093 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                 | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.091 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                 | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.077 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                 | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.077 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                 | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.051 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP       |  ^   | CTS_15                                 | DFQD4BWP30P140LVT      | 0.007 |  -0.015 |   -0.044 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q        |  v   | i_cmd_id_6__inner_cmd_wire[4]          | DFQD4BWP30P140LVT      | 0.047 |   0.032 |    0.003 | 
     | bottom_half_4__mux_tree/U32/A2                     |  v   | i_cmd_id_6__inner_cmd_wire[4]          | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.032 |    0.003 | 
     | bottom_half_4__mux_tree/U32/ZN                     |  ^   | bottom_half_4__mux_tree/n9             | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.045 |    0.016 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A2    |  ^   | bottom_half_4__mux_tree/n9             | CKND2D8BWP30P140LVT    | 0.000 |   0.045 |    0.016 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN    |  v   | bottom_half_4__mux_tree/n27            | CKND2D8BWP30P140LVT    | 0.015 |   0.060 |    0.031 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1    |  v   | bottom_half_4__mux_tree/n27            | NR2OPTIBD6BWP30P140LVT | 0.013 |   0.074 |    0.045 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN    |  ^   | bottom_half_4__mux_tree/n40            | NR2OPTIBD6BWP30P140LVT | 0.020 |   0.094 |    0.065 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/I     |  ^   | bottom_half_4__mux_tree/n40            | INVD4BWP30P140LVT      | 0.002 |   0.096 |    0.067 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/ZN    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | INVD4BWP30P140LVT      | 0.006 |   0.102 |    0.073 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/A1    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.102 |    0.073 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/ZN    |  ^   | bottom_half_4__mux_tree/n31            | NR2OPTPAD4BWP30P140LVT | 0.009 |   0.111 |    0.082 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/I  |  ^   | bottom_half_4__mux_tree/n31            | CKND6BWP30P140LVT      | 0.000 |   0.111 |    0.082 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/ZN |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | CKND6BWP30P140LVT      | 0.010 |   0.121 |    0.092 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC332_n31/I  |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | INVD4BWP30P140LVT      | 0.006 |   0.126 |    0.097 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC332_n31/ZN |  ^   | bottom_half_4__mux_tree/FE_OCPN173_n31 | INVD4BWP30P140LVT      | 0.014 |   0.140 |    0.111 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_511_0/A1    |  ^   | bottom_half_4__mux_tree/FE_OCPN173_n31 | AOI22D2BWP30P140LVT    | 0.000 |   0.140 |    0.112 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_511_0/ZN    |  v   | bottom_half_4__mux_tree/n93            | AOI22D2BWP30P140LVT    | 0.029 |   0.170 |    0.141 | 
     | bottom_half_4__mux_tree/ccpot_FE_RC_1090_0/A2      |  v   | bottom_half_4__mux_tree/n93            | ND3D1BWP30P140LVT      | 0.001 |   0.171 |    0.142 | 
     | bottom_half_4__mux_tree/ccpot_FE_RC_1090_0/ZN      |  ^   | bottom_half_4__mux_tree/N375           | ND3D1BWP30P140LVT      | 0.014 |   0.185 |    0.156 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_6_/D    |  ^   | bottom_half_4__mux_tree/N375           | DFQD1BWP30P140LVT      | 0.000 |   0.185 |    0.156 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |                   |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                   |       |  -0.110 |   -0.081 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk               | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.066 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42            | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.057 | 
     | CTS_cdb_inv_00376/I                              |  v   | CTS_42            | INVD1BWP30P140LVT | 0.001 |  -0.085 |   -0.056 | 
     | CTS_cdb_inv_00376/ZN                             |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.009 |  -0.076 |   -0.047 | 
     | CTS_cdb_inv_00377/I                              |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.000 |  -0.076 |   -0.047 | 
     | CTS_cdb_inv_00377/ZN                             |  v   | CTS_35            | INVD1BWP30P140LVT | 0.007 |  -0.069 |   -0.040 | 
     | CTS_ccl_a_inv_00337/I                            |  v   | CTS_35            | INVD2BWP30P140LVT | 0.000 |  -0.069 |   -0.040 | 
     | CTS_ccl_a_inv_00337/ZN                           |  ^   | CTS_34            | INVD2BWP30P140LVT | 0.012 |  -0.057 |   -0.028 | 
     | CTS_ccl_a_inv_00264/I                            |  ^   | CTS_34            | INVD3BWP30P140LVT | 0.001 |  -0.056 |   -0.027 | 
     | CTS_ccl_a_inv_00264/ZN                           |  v   | CTS_28            | INVD3BWP30P140LVT | 0.019 |  -0.037 |   -0.008 | 
     | CTS_ccl_a_inv_00086/I                            |  v   | CTS_28            | INVD6BWP30P140LVT | 0.001 |  -0.035 |   -0.006 | 
     | CTS_ccl_a_inv_00086/ZN                           |  ^   | FE_USKN731_CTS_27 | INVD6BWP30P140LVT | 0.007 |  -0.028 |    0.001 | 
     | ccpot_FE_USKC731_CTS_27/I                        |  ^   | FE_USKN731_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.028 |    0.001 | 
     | ccpot_FE_USKC731_CTS_27/ZN                       |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.005 |  -0.023 |    0.006 | 
     | ccpot_FE_USKC732_CTS_27/I                        |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.023 |    0.006 | 
     | ccpot_FE_USKC732_CTS_27/ZN                       |  ^   | CTS_27            | CKND4BWP30P140LVT | 0.036 |   0.013 |    0.042 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_6_/CP |  ^   | CTS_27            | DFQD1BWP30P140LVT | 0.004 |   0.016 |    0.045 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_
reg_5_/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_5_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.016
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.156
- Arrival Time                  0.184
= Slack Time                   -0.028
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                 |      |                                        |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                             |  ^   | clk                                    |                        |       |  -0.126 |   -0.154 | 
     | CTS_ccl_inv_00340/I                             |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.141 | 
     | CTS_ccl_inv_00340/ZN                            |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.133 | 
     | CTS_ccl_inv_00321/I                             |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.132 | 
     | CTS_ccl_inv_00321/ZN                            |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.122 | 
     | CTS_ccl_a_inv_00313/I                           |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.118 | 
     | CTS_ccl_a_inv_00313/ZN                          |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.105 | 
     | CTS_ccl_a_inv_00295/I                           |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.105 | 
     | CTS_ccl_a_inv_00295/ZN                          |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.092 | 
     | CTS_ccl_a_inv_00258/I                           |  ^   | CTS_24                                 | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.091 | 
     | CTS_ccl_a_inv_00258/ZN                          |  v   | CTS_13                                 | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.077 | 
     | CTS_ccl_a_inv_00074/I                           |  v   | CTS_13                                 | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.076 | 
     | CTS_ccl_a_inv_00074/ZN                          |  ^   | CTS_15                                 | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.050 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP    |  ^   | CTS_15                                 | DFQD4BWP30P140LVT      | 0.006 |  -0.015 |   -0.044 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q     |  v   | i_cmd_id_7__inner_cmd_wire[5]          | DFQD4BWP30P140LVT      | 0.048 |   0.033 |    0.005 | 
     | bottom_half_5__mux_tree/U14/A2                  |  v   | i_cmd_id_7__inner_cmd_wire[5]          | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.033 |    0.005 | 
     | bottom_half_5__mux_tree/U14/ZN                  |  ^   | bottom_half_5__mux_tree/n18            | NR2OPTIBD8BWP30P140LVT | 0.025 |   0.058 |    0.030 | 
     | bottom_half_5__mux_tree/U11/A1                  |  ^   | bottom_half_5__mux_tree/n18            | CKND2D4BWP30P140LVT    | 0.022 |   0.081 |    0.052 | 
     | bottom_half_5__mux_tree/U11/ZN                  |  v   | bottom_half_5__mux_tree/n24            | CKND2D4BWP30P140LVT    | 0.014 |   0.095 |    0.066 | 
     | bottom_half_5__mux_tree/U36/A2                  |  v   | bottom_half_5__mux_tree/n24            | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.095 |    0.067 | 
     | bottom_half_5__mux_tree/U36/ZN                  |  ^   | bottom_half_5__mux_tree/n37            | NR2OPTIBD4BWP30P140LVT | 0.017 |   0.112 |    0.083 | 
     | bottom_half_5__mux_tree/U21/A1                  |  ^   | bottom_half_5__mux_tree/n37            | CKND2D8BWP30P140LVT    | 0.000 |   0.112 |    0.084 | 
     | bottom_half_5__mux_tree/U21/ZN                  |  v   | bottom_half_5__mux_tree/n47            | CKND2D8BWP30P140LVT    | 0.011 |   0.123 |    0.094 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC758_n47/I  |  v   | bottom_half_5__mux_tree/n47            | BUFFD4BWP30P140LVT     | 0.002 |   0.125 |    0.096 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC758_n47/Z  |  v   | bottom_half_5__mux_tree/FE_OCPN758_n47 | BUFFD4BWP30P140LVT     | 0.017 |   0.141 |    0.113 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC668_n47/I  |  v   | bottom_half_5__mux_tree/FE_OCPN758_n47 | INVD4BWP30P140LVT      | 0.001 |   0.142 |    0.114 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC668_n47/ZN |  ^   | bottom_half_5__mux_tree/FE_OCPN478_n47 | INVD4BWP30P140LVT      | 0.011 |   0.153 |    0.125 | 
     | bottom_half_5__mux_tree/U107/B1                 |  ^   | bottom_half_5__mux_tree/FE_OCPN478_n47 | AOI22D1BWP30P140LVT    | 0.002 |   0.155 |    0.127 | 
     | bottom_half_5__mux_tree/U107/ZN                 |  v   | bottom_half_5__mux_tree/n74            | AOI22D1BWP30P140LVT    | 0.017 |   0.172 |    0.144 | 
     | bottom_half_5__mux_tree/U108/A3                 |  v   | bottom_half_5__mux_tree/n74            | ND3D1BWP30P140LVT      | 0.000 |   0.172 |    0.144 | 
     | bottom_half_5__mux_tree/U108/ZN                 |  ^   | bottom_half_5__mux_tree/N374           | ND3D1BWP30P140LVT      | 0.012 |   0.184 |    0.156 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_5_/D |  ^   | bottom_half_5__mux_tree/N374           | DFQD1BWP30P140LVT      | 0.000 |   0.184 |    0.156 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |                   |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                   |       |  -0.110 |   -0.081 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk               | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.067 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42            | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.058 | 
     | CTS_cdb_inv_00376/I                              |  v   | CTS_42            | INVD1BWP30P140LVT | 0.001 |  -0.085 |   -0.057 | 
     | CTS_cdb_inv_00376/ZN                             |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.009 |  -0.076 |   -0.048 | 
     | CTS_cdb_inv_00377/I                              |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.000 |  -0.076 |   -0.048 | 
     | CTS_cdb_inv_00377/ZN                             |  v   | CTS_35            | INVD1BWP30P140LVT | 0.007 |  -0.069 |   -0.041 | 
     | CTS_ccl_a_inv_00337/I                            |  v   | CTS_35            | INVD2BWP30P140LVT | 0.000 |  -0.069 |   -0.041 | 
     | CTS_ccl_a_inv_00337/ZN                           |  ^   | CTS_34            | INVD2BWP30P140LVT | 0.012 |  -0.057 |   -0.028 | 
     | CTS_ccl_a_inv_00264/I                            |  ^   | CTS_34            | INVD3BWP30P140LVT | 0.001 |  -0.056 |   -0.028 | 
     | CTS_ccl_a_inv_00264/ZN                           |  v   | CTS_28            | INVD3BWP30P140LVT | 0.019 |  -0.037 |   -0.008 | 
     | CTS_ccl_a_inv_00086/I                            |  v   | CTS_28            | INVD6BWP30P140LVT | 0.001 |  -0.035 |   -0.007 | 
     | CTS_ccl_a_inv_00086/ZN                           |  ^   | FE_USKN731_CTS_27 | INVD6BWP30P140LVT | 0.007 |  -0.028 |    0.000 | 
     | ccpot_FE_USKC731_CTS_27/I                        |  ^   | FE_USKN731_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.028 |    0.000 | 
     | ccpot_FE_USKC731_CTS_27/ZN                       |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.005 |  -0.023 |    0.005 | 
     | ccpot_FE_USKC732_CTS_27/I                        |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.023 |    0.005 | 
     | ccpot_FE_USKC732_CTS_27/ZN                       |  ^   | CTS_27            | CKND4BWP30P140LVT | 0.036 |   0.013 |    0.041 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_5_/CP |  ^   | CTS_27            | DFQD1BWP30P140LVT | 0.004 |   0.016 |    0.045 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_
reg_11_/CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_11_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.016
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.156
- Arrival Time                  0.184
= Slack Time                   -0.028
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                        |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                        |       |  -0.126 |   -0.154 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.140 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.132 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.131 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.122 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.117 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.105 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.105 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.092 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                 | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.090 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                 | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.077 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                 | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.076 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                 | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.050 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP       |  ^   | CTS_15                                 | DFQD4BWP30P140LVT      | 0.007 |  -0.015 |   -0.043 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q        |  v   | i_cmd_id_6__inner_cmd_wire[4]          | DFQD4BWP30P140LVT      | 0.047 |   0.032 |    0.004 | 
     | bottom_half_4__mux_tree/U32/A2                     |  v   | i_cmd_id_6__inner_cmd_wire[4]          | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.032 |    0.004 | 
     | bottom_half_4__mux_tree/U32/ZN                     |  ^   | bottom_half_4__mux_tree/n9             | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.045 |    0.017 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A2    |  ^   | bottom_half_4__mux_tree/n9             | CKND2D8BWP30P140LVT    | 0.000 |   0.045 |    0.017 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN    |  v   | bottom_half_4__mux_tree/n27            | CKND2D8BWP30P140LVT    | 0.015 |   0.060 |    0.032 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1    |  v   | bottom_half_4__mux_tree/n27            | NR2OPTIBD6BWP30P140LVT | 0.013 |   0.074 |    0.046 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN    |  ^   | bottom_half_4__mux_tree/n40            | NR2OPTIBD6BWP30P140LVT | 0.020 |   0.094 |    0.066 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/I     |  ^   | bottom_half_4__mux_tree/n40            | INVD4BWP30P140LVT      | 0.002 |   0.096 |    0.068 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/ZN    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | INVD4BWP30P140LVT      | 0.006 |   0.102 |    0.074 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/A1    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.102 |    0.074 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/ZN    |  ^   | bottom_half_4__mux_tree/n31            | NR2OPTPAD4BWP30P140LVT | 0.009 |   0.111 |    0.082 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/I  |  ^   | bottom_half_4__mux_tree/n31            | CKND6BWP30P140LVT      | 0.000 |   0.111 |    0.083 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/ZN |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | CKND6BWP30P140LVT      | 0.010 |   0.121 |    0.092 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC334_n31/I  |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | INVD3BWP30P140LVT      | 0.003 |   0.123 |    0.095 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC334_n31/ZN |  ^   | bottom_half_4__mux_tree/FE_OCPN175_n31 | INVD3BWP30P140LVT      | 0.015 |   0.138 |    0.110 | 
     | bottom_half_4__mux_tree/U86/A1                     |  ^   | bottom_half_4__mux_tree/FE_OCPN175_n31 | AOI22D2BWP30P140LVT    | 0.002 |   0.140 |    0.112 | 
     | bottom_half_4__mux_tree/U86/ZN                     |  v   | bottom_half_4__mux_tree/n68            | AOI22D2BWP30P140LVT    | 0.029 |   0.169 |    0.140 | 
     | bottom_half_4__mux_tree/U88/A2                     |  v   | bottom_half_4__mux_tree/n68            | ND3D1BWP30P140LVT      | 0.001 |   0.170 |    0.142 | 
     | bottom_half_4__mux_tree/U88/ZN                     |  ^   | bottom_half_4__mux_tree/N380           | ND3D1BWP30P140LVT      | 0.014 |   0.184 |    0.156 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_11_/D   |  ^   | bottom_half_4__mux_tree/N380           | DFQD1BWP30P140LVT      | 0.000 |   0.184 |    0.156 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.110 |   -0.082 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk               | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.067 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42            | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.058 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42            | INVD1BWP30P140LVT | 0.001 |  -0.085 |   -0.057 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.009 |  -0.076 |   -0.048 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.000 |  -0.076 |   -0.048 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35            | INVD1BWP30P140LVT | 0.007 |  -0.069 |   -0.041 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35            | INVD2BWP30P140LVT | 0.000 |  -0.069 |   -0.041 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34            | INVD2BWP30P140LVT | 0.012 |  -0.057 |   -0.029 | 
     | CTS_ccl_a_inv_00264/I                             |  ^   | CTS_34            | INVD3BWP30P140LVT | 0.001 |  -0.056 |   -0.028 | 
     | CTS_ccl_a_inv_00264/ZN                            |  v   | CTS_28            | INVD3BWP30P140LVT | 0.019 |  -0.037 |   -0.009 | 
     | CTS_ccl_a_inv_00086/I                             |  v   | CTS_28            | INVD6BWP30P140LVT | 0.001 |  -0.035 |   -0.007 | 
     | CTS_ccl_a_inv_00086/ZN                            |  ^   | FE_USKN731_CTS_27 | INVD6BWP30P140LVT | 0.007 |  -0.028 |   -0.000 | 
     | ccpot_FE_USKC731_CTS_27/I                         |  ^   | FE_USKN731_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.028 |    0.000 | 
     | ccpot_FE_USKC731_CTS_27/ZN                        |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.005 |  -0.023 |    0.005 | 
     | ccpot_FE_USKC732_CTS_27/I                         |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.023 |    0.005 | 
     | ccpot_FE_USKC732_CTS_27/ZN                        |  ^   | CTS_27            | CKND4BWP30P140LVT | 0.036 |   0.013 |    0.041 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_11_/CP |  ^   | CTS_27            | DFQD1BWP30P140LVT | 0.004 |   0.016 |    0.044 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin bottom_half_2__mux_tree/o_data_bus_reg_
reg_10_/CP 
Endpoint:   bottom_half_2__mux_tree/o_data_bus_reg_reg_10_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_2_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.024
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.163
- Arrival Time                  0.191
= Slack Time                   -0.028
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                          |                        |       |  -0.126 |   -0.154 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                          | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.140 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                       | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.132 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                       | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.131 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                       | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.122 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                       | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.117 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                       | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.105 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                       | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.105 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                       | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.092 | 
     | CTS_ccl_a_inv_00260/I                              |  ^   | CTS_24                                       | CKND8BWP30P140LVT      | 0.003 |  -0.061 |   -0.089 | 
     | CTS_ccl_a_inv_00260/ZN                             |  v   | CTS_17                                       | CKND8BWP30P140LVT      | 0.009 |  -0.052 |   -0.080 | 
     | CTS_ccl_a_inv_00132/I                              |  v   | CTS_17                                       | INVD8BWP30P140LVT      | 0.001 |  -0.051 |   -0.079 | 
     | CTS_ccl_a_inv_00132/ZN                             |  ^   | CTS_16                                       | INVD8BWP30P140LVT      | 0.021 |  -0.030 |   -0.058 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_2_/CP       |  ^   | CTS_16                                       | DFQD2BWP30P140LVT      | 0.002 |  -0.028 |   -0.056 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_2_/Q        |  v   | i_cmd_id_7__inner_cmd_wire[2]                | DFQD2BWP30P140LVT      | 0.052 |   0.025 |   -0.003 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_217_0/A1    |  v   | i_cmd_id_7__inner_cmd_wire[2]                | NR2OPTPAD2BWP30P140LVT | 0.000 |   0.025 |   -0.003 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_217_0/ZN    |  ^   | bottom_half_2__mux_tree/FE_RN_75_0           | NR2OPTPAD2BWP30P140LVT | 0.011 |   0.037 |    0.009 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_216_0/A1    |  ^   | bottom_half_2__mux_tree/FE_RN_75_0           | CKND2D8BWP30P140LVT    | 0.000 |   0.037 |    0.009 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_216_0/ZN    |  v   | bottom_half_2__mux_tree/n27                  | CKND2D8BWP30P140LVT    | 0.020 |   0.057 |    0.029 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_732_0/A3    |  v   | bottom_half_2__mux_tree/n27                  | NR3D2BWP30P140LVT      | 0.011 |   0.068 |    0.040 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_732_0/ZN    |  ^   | bottom_half_2__mux_tree/FE_RN_47_0           | NR3D2BWP30P140LVT      | 0.021 |   0.090 |    0.062 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_158_0/I     |  ^   | bottom_half_2__mux_tree/FE_RN_47_0           | CKND8BWP30P140LVT      | 0.000 |   0.090 |    0.062 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_158_0/ZN    |  v   | bottom_half_2__mux_tree/n1                   | CKND8BWP30P140LVT      | 0.010 |   0.100 |    0.072 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC118_n1/I    |  v   | bottom_half_2__mux_tree/n1                   | INVD9BWP30P140LVT      | 0.004 |   0.104 |    0.076 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC118_n1/ZN   |  ^   | bottom_half_2__mux_tree/FE_DBTN5_n1          | INVD9BWP30P140LVT      | 0.009 |   0.112 |    0.084 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC127_FE_DBTN |  ^   | bottom_half_2__mux_tree/FE_DBTN5_n1          | BUFFD8BWP30P140LVT     | 0.003 |   0.116 |    0.088 | 
     | 5_n1/I                                             |      |                                              |                        |       |         |          | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC127_FE_DBTN |  ^   | bottom_half_2__mux_tree/FE_OFN81_FE_DBTN5_n1 | BUFFD8BWP30P140LVT     | 0.017 |   0.132 |    0.104 | 
     | 5_n1/Z                                             |      |                                              |                        |       |         |          | 
     | bottom_half_2__mux_tree/ccpot_FE_RC_997_0/A1       |  ^   | bottom_half_2__mux_tree/FE_OFN81_FE_DBTN5_n1 | CKAN2D1BWP30P140LVT    | 0.002 |   0.134 |    0.106 | 
     | bottom_half_2__mux_tree/ccpot_FE_RC_997_0/Z        |  ^   | bottom_half_2__mux_tree/FE_RN_365_0          | CKAN2D1BWP30P140LVT    | 0.016 |   0.150 |    0.122 | 
     | bottom_half_2__mux_tree/ccpot_FE_RC_996_0/A2       |  ^   | bottom_half_2__mux_tree/FE_RN_365_0          | NR2OPTPAD1BWP30P140LVT | 0.000 |   0.150 |    0.122 | 
     | bottom_half_2__mux_tree/ccpot_FE_RC_996_0/ZN       |  v   | bottom_half_2__mux_tree/n86                  | NR2OPTPAD1BWP30P140LVT | 0.029 |   0.179 |    0.151 | 
     | bottom_half_2__mux_tree/U107/A1                    |  v   | bottom_half_2__mux_tree/n86                  | ND3D1BWP30P140LVT      | 0.001 |   0.180 |    0.152 | 
     | bottom_half_2__mux_tree/U107/ZN                    |  ^   | bottom_half_2__mux_tree/N379                 | ND3D1BWP30P140LVT      | 0.012 |   0.191 |    0.163 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_10_/D   |  ^   | bottom_half_2__mux_tree/N379                 | DFQD1BWP30P140LVT      | 0.000 |   0.191 |    0.163 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                   |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                     |       |  -0.110 |   -0.082 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.081 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.074 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.074 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.068 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.068 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.061 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.052 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.032 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.031 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |   -0.021 | 
     | CTS_ccl_a_inv_00301/I                             |  v   | CTS_77            | INVD6BWP30P140LVT   | 0.001 |  -0.049 |   -0.021 | 
     | CTS_ccl_a_inv_00301/ZN                            |  ^   | CTS_76            | INVD6BWP30P140LVT   | 0.009 |  -0.040 |   -0.012 | 
     | CTS_ccl_a_inv_00268/I                             |  ^   | CTS_76            | INVD4BWP30P140LVT   | 0.001 |  -0.039 |   -0.011 | 
     | CTS_ccl_a_inv_00268/ZN                            |  v   | FE_USKN767_CTS_60 | INVD4BWP30P140LVT   | 0.004 |  -0.035 |   -0.007 | 
     | ccpot_FE_USKC767_CTS_60/I                         |  v   | FE_USKN767_CTS_60 | INVD1P5BWP30P140LVT | 0.000 |  -0.035 |   -0.007 | 
     | ccpot_FE_USKC767_CTS_60/ZN                        |  ^   | FE_USKN768_CTS_60 | INVD1P5BWP30P140LVT | 0.005 |  -0.030 |   -0.002 | 
     | ccpot_FE_USKC768_CTS_60/I                         |  ^   | FE_USKN768_CTS_60 | INVD1P5BWP30P140LVT | 0.000 |  -0.030 |   -0.002 | 
     | ccpot_FE_USKC768_CTS_60/ZN                        |  v   | CTS_60            | INVD1P5BWP30P140LVT | 0.017 |  -0.013 |    0.015 | 
     | CTS_ccl_a_inv_00108/I                             |  v   | CTS_60            | INVD6BWP30P140LVT   | 0.002 |  -0.011 |    0.017 | 
     | CTS_ccl_a_inv_00108/ZN                            |  ^   | CTS_62            | INVD6BWP30P140LVT   | 0.033 |   0.021 |    0.049 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_10_/CP |  ^   | CTS_62            | DFQD1BWP30P140LVT   | 0.002 |   0.024 |    0.052 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_2_
/CP 
Endpoint:   i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_2_/D                    (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd_id_0__cmd_pipeline/cmd_wire_2__inner_cmd_reg_reg_1__0_/Q (v) 
triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time         -0.014
- Setup                         0.019
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.118
- Arrival Time                  0.146
= Slack Time                   -0.028
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                                    |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |                     |       |  -0.126 |   -0.154 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk                                                | INVD4BWP30P140LVT   | 0.001 |  -0.124 |   -0.152 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83                                  | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.148 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83                                  | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.148 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83                                  | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.144 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83                                  | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.143 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83                                             | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.137 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83                                             | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.124 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82                                             | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.101 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82                                             | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.101 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81                                  | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.096 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81                                  | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.096 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81                                  | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.091 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81                                  | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.091 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81                                             | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |   -0.072 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81                                             | INVD4BWP30P140LVT   | 0.004 |  -0.041 |   -0.069 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80                                             | INVD4BWP30P140LVT   | 0.012 |  -0.028 |   -0.056 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80                                             | INVD2BWP30P140LVT   | 0.001 |  -0.028 |   -0.056 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73                                             | INVD2BWP30P140LVT   | 0.013 |  -0.015 |   -0.042 | 
     | CTS_ccl_a_inv_00128/I                              |  v   | CTS_73                                             | INVD6BWP30P140LVT   | 0.001 |  -0.014 |   -0.042 | 
     | CTS_ccl_a_inv_00128/ZN                             |  ^   | CTS_75                                             | INVD6BWP30P140LVT   | 0.023 |   0.009 |   -0.018 | 
     | i_cmd_id_0__cmd_pipeline/cmd_wire_2__inner_cmd_reg |  ^   | CTS_75                                             | DFQD1BWP30P140LVT   | 0.006 |   0.015 |   -0.013 | 
     | _reg_1__0_/CP                                      |      |                                                    |                     |       |         |          | 
     | i_cmd_id_0__cmd_pipeline/cmd_wire_2__inner_cmd_reg |  v   | i_cmd_id_0__cmd_pipeline/cmd_wire_2__inner_cmd_reg | DFQD1BWP30P140LVT   | 0.116 |   0.132 |    0.104 | 
     | _reg_1__0_/Q                                       |      | [4]                                                |                     |       |         |          | 
     | i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_2_/D        |  v   | i_cmd_id_0__cmd_pipeline/cmd_wire_2__inner_cmd_reg | DFQD4BWP30P140LVT   | 0.014 |   0.146 |    0.118 | 
     |                                                    |      | [4]                                                |                     |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |  Net   |        Cell        | Delay | Arrival | Required | 
     |                                              |      |        |                    |       |  Time   |   Time   | 
     |----------------------------------------------+------+--------+--------------------+-------+---------+----------| 
     | clk                                          |  ^   | clk    |                    |       |  -0.110 |   -0.082 | 
     | CTS_ccl_inv_00340/I                          |  ^   | clk    | INVD6BWP30P140LVT  | 0.015 |  -0.095 |   -0.067 | 
     | CTS_ccl_inv_00340/ZN                         |  v   | CTS_42 | INVD6BWP30P140LVT  | 0.009 |  -0.086 |   -0.058 | 
     | CTS_ccl_inv_00321/I                          |  v   | CTS_42 | INVD4BWP30P140LVT  | 0.001 |  -0.085 |   -0.057 | 
     | CTS_ccl_inv_00321/ZN                         |  ^   | CTS_26 | INVD4BWP30P140LVT  | 0.011 |  -0.074 |   -0.046 | 
     | CTS_ccl_a_inv_00313/I                        |  ^   | CTS_26 | INVD4BWP30P140LVT  | 0.005 |  -0.069 |   -0.042 | 
     | CTS_ccl_a_inv_00313/ZN                       |  v   | CTS_25 | INVD4BWP30P140LVT  | 0.012 |  -0.057 |   -0.029 | 
     | CTS_ccl_a_inv_00295/I                        |  v   | CTS_25 | INVD6BWP30P140LVT  | 0.001 |  -0.056 |   -0.029 | 
     | CTS_ccl_a_inv_00295/ZN                       |  ^   | CTS_24 | INVD6BWP30P140LVT  | 0.013 |  -0.044 |   -0.016 | 
     | CTS_ccl_a_inv_00266/I                        |  ^   | CTS_24 | INVD8BWP30P140LVT  | 0.001 |  -0.043 |   -0.015 | 
     | CTS_ccl_a_inv_00266/ZN                       |  v   | CTS_21 | INVD8BWP30P140LVT  | 0.009 |  -0.034 |   -0.006 | 
     | CTS_ccl_a_inv_00088/I                        |  v   | CTS_21 | INVD12BWP30P140LVT | 0.001 |  -0.032 |   -0.004 | 
     | CTS_ccl_a_inv_00088/ZN                       |  ^   | CTS_22 | INVD12BWP30P140LVT | 0.012 |  -0.020 |    0.008 | 
     | i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_2_/CP |  ^   | CTS_22 | DFQD4BWP30P140LVT  | 0.007 |  -0.014 |    0.014 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_
reg_8_/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_8_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.022
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.161
- Arrival Time                  0.188
= Slack Time                   -0.027
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                        |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                        |       |  -0.126 |   -0.153 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.139 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.131 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.130 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.121 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.116 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.104 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.104 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.091 | 
     | CTS_ccl_a_inv_00258/I                             |  ^   | CTS_24                                 | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.089 | 
     | CTS_ccl_a_inv_00258/ZN                            |  v   | CTS_13                                 | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.076 | 
     | CTS_ccl_a_inv_00074/I                             |  v   | CTS_13                                 | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.075 | 
     | CTS_ccl_a_inv_00074/ZN                            |  ^   | CTS_15                                 | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.049 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP      |  ^   | CTS_15                                 | DFQD4BWP30P140LVT      | 0.006 |  -0.015 |   -0.042 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q       |  v   | i_cmd_id_7__inner_cmd_wire[5]          | DFQD4BWP30P140LVT      | 0.048 |   0.033 |    0.006 | 
     | bottom_half_5__mux_tree/U14/A2                    |  v   | i_cmd_id_7__inner_cmd_wire[5]          | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.033 |    0.006 | 
     | bottom_half_5__mux_tree/U14/ZN                    |  ^   | bottom_half_5__mux_tree/n18            | NR2OPTIBD8BWP30P140LVT | 0.025 |   0.058 |    0.031 | 
     | bottom_half_5__mux_tree/U11/A1                    |  ^   | bottom_half_5__mux_tree/n18            | CKND2D4BWP30P140LVT    | 0.022 |   0.081 |    0.054 | 
     | bottom_half_5__mux_tree/U11/ZN                    |  v   | bottom_half_5__mux_tree/n24            | CKND2D4BWP30P140LVT    | 0.014 |   0.095 |    0.068 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/A1   |  v   | bottom_half_5__mux_tree/n24            | NR2OPTIBD6BWP30P140LVT | 0.000 |   0.095 |    0.068 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/ZN   |  ^   | bottom_half_5__mux_tree/n33            | NR2OPTIBD6BWP30P140LVT | 0.016 |   0.110 |    0.083 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_798_0/A2   |  ^   | bottom_half_5__mux_tree/n33            | CKND2D3BWP30P140LVT    | 0.001 |   0.111 |    0.084 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_798_0/ZN   |  v   | bottom_half_5__mux_tree/FE_RN_296_0    | CKND2D3BWP30P140LVT    | 0.010 |   0.121 |    0.094 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_799_0/I    |  v   | bottom_half_5__mux_tree/FE_RN_296_0    | INVD4BWP30P140LVT      | 0.000 |   0.121 |    0.094 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_799_0/ZN   |  ^   | bottom_half_5__mux_tree/n34            | INVD4BWP30P140LVT      | 0.013 |   0.133 |    0.106 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC601_n34/I |  ^   | bottom_half_5__mux_tree/n34            | BUFFD6BWP30P140LVT     | 0.004 |   0.137 |    0.110 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC601_n34/Z |  ^   | bottom_half_5__mux_tree/FE_OCPN438_n34 | BUFFD6BWP30P140LVT     | 0.018 |   0.155 |    0.128 | 
     | bottom_half_5__mux_tree/ccpot_FE_RC_1169_0/B1     |  ^   | bottom_half_5__mux_tree/FE_OCPN438_n34 | AOI22D1BWP30P140LVT    | 0.003 |   0.158 |    0.131 | 
     | bottom_half_5__mux_tree/ccpot_FE_RC_1169_0/ZN     |  v   | bottom_half_5__mux_tree/n64            | AOI22D1BWP30P140LVT    | 0.020 |   0.177 |    0.150 | 
     | bottom_half_5__mux_tree/ccpot_FE_RC_1103_0/A3     |  v   | bottom_half_5__mux_tree/n64            | ND3D2BWP30P140LVT      | 0.000 |   0.177 |    0.150 | 
     | bottom_half_5__mux_tree/ccpot_FE_RC_1103_0/ZN     |  ^   | bottom_half_5__mux_tree/N377           | ND3D2BWP30P140LVT      | 0.011 |   0.188 |    0.161 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_8_/D   |  ^   | bottom_half_5__mux_tree/N377           | DFQD1BWP30P140LVT      | 0.000 |   0.188 |    0.161 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                  |      |                   |                     |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                     |       |  -0.110 |   -0.083 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.082 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.075 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.075 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.069 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.069 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.062 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.053 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.033 | 
     | CTS_ccl_a_inv_00256/I                            |  ^   | CTS_82            | INVD0BWP30P140LVT   | 0.002 |  -0.058 |   -0.031 | 
     | CTS_ccl_a_inv_00256/ZN                           |  v   | FE_USKN727_CTS_41 | INVD0BWP30P140LVT   | 0.011 |  -0.047 |   -0.020 | 
     | ccpot_FE_USKC727_CTS_41/I                        |  v   | FE_USKN727_CTS_41 | INVD1P5BWP30P140LVT | 0.000 |  -0.047 |   -0.020 | 
     | ccpot_FE_USKC727_CTS_41/ZN                       |  ^   | FE_USKN728_CTS_41 | INVD1P5BWP30P140LVT | 0.007 |  -0.040 |   -0.013 | 
     | ccpot_FE_USKC728_CTS_41/I                        |  ^   | FE_USKN728_CTS_41 | INVD1P5BWP30P140LVT | 0.000 |  -0.040 |   -0.013 | 
     | ccpot_FE_USKC728_CTS_41/ZN                       |  v   | CTS_41            | INVD1P5BWP30P140LVT | 0.014 |  -0.025 |    0.001 | 
     | CTS_ccl_a_inv_00102/I                            |  v   | CTS_41            | INVD4BWP30P140LVT   | 0.000 |  -0.025 |    0.002 | 
     | CTS_ccl_a_inv_00102/ZN                           |  ^   | CTS_50            | INVD4BWP30P140LVT   | 0.045 |   0.019 |    0.046 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_8_/CP |  ^   | CTS_50            | DFQD1BWP30P140LVT   | 0.003 |   0.022 |    0.049 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin bottom_half_0__mux_tree/o_data_bus_reg_
reg_28_/CP 
Endpoint:   bottom_half_0__mux_tree/o_data_bus_reg_reg_28_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_0_/Q      (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.023
- Setup                        -0.004
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.177
- Arrival Time                  0.204
= Slack Time                   -0.027
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                       |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                   |                        |       |  -0.126 |   -0.152 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                   | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.139 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.131 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.130 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.121 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.116 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.104 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.103 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.090 | 
     | CTS_ccl_a_inv_00266/I                              |  ^   | CTS_24                                | INVD8BWP30P140LVT      | 0.001 |  -0.063 |   -0.090 | 
     | CTS_ccl_a_inv_00266/ZN                             |  v   | CTS_21                                | INVD8BWP30P140LVT      | 0.009 |  -0.054 |   -0.080 | 
     | CTS_ccl_a_inv_00124/I                              |  v   | CTS_21                                | INVD6BWP30P140LVT      | 0.000 |  -0.054 |   -0.080 | 
     | CTS_ccl_a_inv_00124/ZN                             |  ^   | CTS_20                                | INVD6BWP30P140LVT      | 0.028 |  -0.026 |   -0.053 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_0_/CP       |  ^   | CTS_20                                | DFQD4BWP30P140LVT      | 0.003 |  -0.023 |   -0.049 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_0_/Q        |  ^   | i_cmd_id_4__inner_cmd_wire[0]         | DFQD4BWP30P140LVT      | 0.043 |   0.020 |   -0.006 | 
     | bottom_half_0__mux_tree/U23/A2                     |  ^   | i_cmd_id_4__inner_cmd_wire[0]         | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.020 |   -0.006 | 
     | bottom_half_0__mux_tree/U23/ZN                     |  v   | bottom_half_0__mux_tree/n22           | NR2OPTIBD4BWP30P140LVT | 0.008 |   0.029 |    0.002 | 
     | bottom_half_0__mux_tree/ccpot_FE_RC_1085_0/A2      |  v   | bottom_half_0__mux_tree/n22           | CKND2D4BWP30P140LVT    | 0.000 |   0.029 |    0.002 | 
     | bottom_half_0__mux_tree/ccpot_FE_RC_1085_0/ZN      |  ^   | bottom_half_0__mux_tree/n7            | CKND2D4BWP30P140LVT    | 0.016 |   0.044 |    0.018 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_138_0/A2    |  ^   | bottom_half_0__mux_tree/n7            | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.044 |    0.018 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_138_0/ZN    |  v   | bottom_half_0__mux_tree/n11           | NR2OPTIBD8BWP30P140LVT | 0.010 |   0.054 |    0.027 | 
     | bottom_half_0__mux_tree/U8/A1                      |  v   | bottom_half_0__mux_tree/n11           | CKND2D8BWP30P140LVT    | 0.006 |   0.060 |    0.033 | 
     | bottom_half_0__mux_tree/U8/ZN                      |  ^   | bottom_half_0__mux_tree/n195          | CKND2D8BWP30P140LVT    | 0.016 |   0.076 |    0.049 | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC634_n195/I |  ^   | bottom_half_0__mux_tree/n195          | CKND8BWP30P140LVT      | 0.002 |   0.078 |    0.051 | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC634_n195/Z |  v   | bottom_half_0__mux_tree/FE_OFN73_n195 | CKND8BWP30P140LVT      | 0.011 |   0.089 |    0.062 | 
     | N                                                  |      |                                       |                        |       |         |          | 
     | bottom_half_0__mux_tree/U13/B1                     |  v   | bottom_half_0__mux_tree/FE_OFN73_n195 | AOI22D1BWP30P140LVT    | 0.007 |   0.096 |    0.070 | 
     | bottom_half_0__mux_tree/U13/ZN                     |  ^   | bottom_half_0__mux_tree/n140          | AOI22D1BWP30P140LVT    | 0.024 |   0.120 |    0.094 | 
     | bottom_half_0__mux_tree/U171/B                     |  ^   | bottom_half_0__mux_tree/n140          | IOA21D2BWP30P140LVT    | 0.000 |   0.120 |    0.094 | 
     | bottom_half_0__mux_tree/U171/ZN                    |  v   | bottom_half_0__mux_tree/n141          | IOA21D2BWP30P140LVT    | 0.033 |   0.154 |    0.127 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_527_0/A2    |  v   | bottom_half_0__mux_tree/n141          | NR2D1BWP30P140LVT      | 0.000 |   0.154 |    0.127 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_527_0/ZN    |  ^   | bottom_half_0__mux_tree/n145          | NR2D1BWP30P140LVT      | 0.032 |   0.186 |    0.159 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_49_0/A1     |  ^   | bottom_half_0__mux_tree/n145          | ND3D1BWP30P140LVT      | 0.001 |   0.187 |    0.160 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_49_0/ZN     |  v   | bottom_half_0__mux_tree/N397          | ND3D1BWP30P140LVT      | 0.017 |   0.204 |    0.177 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_28_/D   |  v   | bottom_half_0__mux_tree/N397          | DFQD1BWP30P140LVT      | 0.000 |   0.204 |    0.177 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                  |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk              |                   |       |  -0.110 |   -0.083 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk              | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.069 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42           | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.059 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42           | INVD4BWP30P140LVT | 0.001 |  -0.085 |   -0.058 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.011 |  -0.074 |   -0.048 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.005 |  -0.069 |   -0.043 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25           | INVD4BWP30P140LVT | 0.012 |  -0.057 |   -0.031 | 
     | CTS_ccl_a_inv_00293/I                             |  v   | CTS_25           | INVD6BWP30P140LVT | 0.002 |  -0.055 |   -0.028 | 
     | CTS_ccl_a_inv_00293/ZN                            |  ^   | CTS_11           | INVD6BWP30P140LVT | 0.010 |  -0.045 |   -0.018 | 
     | CTS_ccl_a_inv_00278/I                             |  ^   | CTS_11           | INVD3BWP30P140LVT | 0.001 |  -0.044 |   -0.018 | 
     | CTS_ccl_a_inv_00278/ZN                            |  v   | FE_USKN735_CTS_8 | INVD3BWP30P140LVT | 0.004 |  -0.040 |   -0.013 | 
     | ccpot_FE_USKC735_CTS_8/I                          |  v   | FE_USKN735_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.040 |   -0.013 | 
     | ccpot_FE_USKC735_CTS_8/ZN                         |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.005 |  -0.034 |   -0.008 | 
     | ccpot_FE_USKC736_CTS_8/I                          |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.034 |   -0.008 | 
     | ccpot_FE_USKC736_CTS_8/ZN                         |  v   | CTS_8            | CKND1BWP30P140LVT | 0.020 |  -0.014 |    0.012 | 
     | CTS_ccl_a_inv_00122/I                             |  v   | CTS_8            | INVD6BWP30P140LVT | 0.000 |  -0.014 |    0.013 | 
     | CTS_ccl_a_inv_00122/ZN                            |  ^   | CTS_9            | INVD6BWP30P140LVT | 0.035 |   0.021 |    0.048 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_28_/CP |  ^   | CTS_9            | DFQD1BWP30P140LVT | 0.002 |   0.023 |    0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_
reg_29_/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_29_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.041
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.180
- Arrival Time                  0.207
= Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |               Net               |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                 |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                             |                        |       |  -0.126 |   -0.152 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk                             | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.139 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42                          | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.131 | 
     | CTS_ccl_inv_00321/I                              |  v   | CTS_42                          | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.130 | 
     | CTS_ccl_inv_00321/ZN                             |  ^   | CTS_26                          | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.120 | 
     | CTS_ccl_a_inv_00313/I                            |  ^   | CTS_26                          | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.116 | 
     | CTS_ccl_a_inv_00313/ZN                           |  v   | CTS_25                          | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.103 | 
     | CTS_ccl_a_inv_00295/I                            |  v   | CTS_25                          | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.103 | 
     | CTS_ccl_a_inv_00295/ZN                           |  ^   | CTS_24                          | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.090 | 
     | CTS_ccl_a_inv_00258/I                            |  ^   | CTS_24                          | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.089 | 
     | CTS_ccl_a_inv_00258/ZN                           |  v   | CTS_13                          | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.075 | 
     | CTS_ccl_a_inv_00074/I                            |  v   | CTS_13                          | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.074 | 
     | CTS_ccl_a_inv_00074/ZN                           |  ^   | CTS_15                          | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.048 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP     |  ^   | CTS_15                          | DFQD4BWP30P140LVT      | 0.006 |  -0.015 |   -0.042 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q      |  v   | i_cmd_id_7__inner_cmd_wire[5]   | DFQD4BWP30P140LVT      | 0.048 |   0.033 |    0.007 | 
     | bottom_half_5__mux_tree/U14/A2                   |  v   | i_cmd_id_7__inner_cmd_wire[5]   | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.033 |    0.007 | 
     | bottom_half_5__mux_tree/U14/ZN                   |  ^   | bottom_half_5__mux_tree/n18     | NR2OPTIBD8BWP30P140LVT | 0.025 |   0.058 |    0.032 | 
     | bottom_half_5__mux_tree/U11/A1                   |  ^   | bottom_half_5__mux_tree/n18     | CKND2D4BWP30P140LVT    | 0.022 |   0.081 |    0.054 | 
     | bottom_half_5__mux_tree/U11/ZN                   |  v   | bottom_half_5__mux_tree/n24     | CKND2D4BWP30P140LVT    | 0.014 |   0.095 |    0.068 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/A1  |  v   | bottom_half_5__mux_tree/n24     | NR2OPTIBD6BWP30P140LVT | 0.000 |   0.095 |    0.069 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/ZN  |  ^   | bottom_half_5__mux_tree/n33     | NR2OPTIBD6BWP30P140LVT | 0.016 |   0.110 |    0.084 | 
     | bottom_half_5__mux_tree/U40/A1                   |  ^   | bottom_half_5__mux_tree/n33     | CKND2D8BWP30P140LVT    | 0.001 |   0.112 |    0.085 | 
     | bottom_half_5__mux_tree/U40/ZN                   |  v   | bottom_half_5__mux_tree/n219    | CKND2D8BWP30P140LVT    | 0.012 |   0.124 |    0.098 | 
     | bottom_half_5__mux_tree/placeopt_U61_dup/I       |  v   | bottom_half_5__mux_tree/n219    | INVD6BWP30P140LVT      | 0.001 |   0.125 |    0.099 | 
     | bottom_half_5__mux_tree/placeopt_U61_dup/ZN      |  ^   | bottom_half_5__mux_tree/FE_RN_1 | INVD6BWP30P140LVT      | 0.014 |   0.139 |    0.112 | 
     | bottom_half_5__mux_tree/U192/B1                  |  ^   | bottom_half_5__mux_tree/FE_RN_1 | AOI22D1BWP30P140LVT    | 0.005 |   0.144 |    0.118 | 
     | bottom_half_5__mux_tree/U192/ZN                  |  v   | bottom_half_5__mux_tree/n159    | AOI22D1BWP30P140LVT    | 0.045 |   0.189 |    0.163 | 
     | bottom_half_5__mux_tree/U194/A2                  |  v   | bottom_half_5__mux_tree/n159    | ND3D1BWP30P140LVT      | 0.001 |   0.190 |    0.164 | 
     | bottom_half_5__mux_tree/U194/ZN                  |  ^   | bottom_half_5__mux_tree/N398    | ND3D1BWP30P140LVT      | 0.016 |   0.207 |    0.180 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_29_/D |  ^   | bottom_half_5__mux_tree/N398    | DFQD1BWP30P140LVT      | 0.000 |   0.207 |    0.180 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                   |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                     |       |  -0.110 |   -0.083 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.083 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.076 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.076 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.070 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.070 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.063 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.053 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.034 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.033 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |   -0.023 | 
     | CTS_ccl_a_inv_00299/I                             |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.001 |  -0.049 |   -0.022 | 
     | CTS_ccl_a_inv_00299/ZN                            |  ^   | FE_USKN729_CTS_67 | INVD8BWP30P140LVT   | 0.004 |  -0.044 |   -0.018 | 
     | ccpot_FE_USKC729_CTS_67/I                         |  ^   | FE_USKN729_CTS_67 | INVD0BWP30P140LVT   | 0.000 |  -0.044 |   -0.018 | 
     | ccpot_FE_USKC729_CTS_67/ZN                        |  v   | FE_USKN730_CTS_67 | INVD0BWP30P140LVT   | 0.007 |  -0.037 |   -0.011 | 
     | ccpot_FE_USKC730_CTS_67/I                         |  v   | FE_USKN730_CTS_67 | INVD1P5BWP30P140LVT | 0.000 |  -0.037 |   -0.011 | 
     | ccpot_FE_USKC730_CTS_67/ZN                        |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.018 |  -0.020 |    0.006 | 
     | CTS_ccl_a_inv_00250/I                             |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.000 |  -0.019 |    0.007 | 
     | CTS_ccl_a_inv_00250/ZN                            |  v   | CTS_49            | INVD1P5BWP30P140LVT | 0.022 |   0.002 |    0.029 | 
     | CTS_ccl_a_inv_00144/I                             |  v   | CTS_49            | INVD6BWP30P140LVT   | 0.001 |   0.004 |    0.030 | 
     | CTS_ccl_a_inv_00144/ZN                            |  ^   | CTS_48            | INVD6BWP30P140LVT   | 0.033 |   0.037 |    0.063 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_29_/CP |  ^   | CTS_48            | DFQD1BWP30P140LVT   | 0.004 |   0.041 |    0.068 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_
reg_2_/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_2_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_7_/Q     (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.001
- Setup                         0.009
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.142
- Arrival Time                  0.168
= Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |            Cell            | Delay | Arrival | Required | 
     |                                                    |      |                                                    |                            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |                            |       |  -0.126 |   -0.152 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                                | INVD6BWP30P140LVT          | 0.014 |  -0.112 |   -0.139 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                             | INVD6BWP30P140LVT          | 0.008 |  -0.104 |   -0.131 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                             | INVD4BWP30P140LVT          | 0.001 |  -0.103 |   -0.130 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                             | INVD4BWP30P140LVT          | 0.009 |  -0.094 |   -0.120 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                             | INVD4BWP30P140LVT          | 0.005 |  -0.089 |   -0.116 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                             | INVD4BWP30P140LVT          | 0.012 |  -0.077 |   -0.103 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                             | INVD6BWP30P140LVT          | 0.001 |  -0.077 |   -0.103 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                             | INVD6BWP30P140LVT          | 0.013 |  -0.064 |   -0.090 | 
     | CTS_ccl_a_inv_00266/I                              |  ^   | CTS_24                                             | INVD8BWP30P140LVT          | 0.001 |  -0.063 |   -0.089 | 
     | CTS_ccl_a_inv_00266/ZN                             |  v   | CTS_21                                             | INVD8BWP30P140LVT          | 0.009 |  -0.054 |   -0.080 | 
     | CTS_ccl_a_inv_00124/I                              |  v   | CTS_21                                             | INVD6BWP30P140LVT          | 0.000 |  -0.054 |   -0.080 | 
     | CTS_ccl_a_inv_00124/ZN                             |  ^   | CTS_20                                             | INVD6BWP30P140LVT          | 0.028 |  -0.026 |   -0.052 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_7_/CP       |  ^   | CTS_20                                             | DFQD4BWP30P140LVT          | 0.003 |  -0.023 |   -0.049 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_7_/Q        |  ^   | i_cmd_id_7__inner_cmd_wire[7]                      | DFQD4BWP30P140LVT          | 0.044 |   0.021 |   -0.005 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC773_i_cmd_id_ |  ^   | i_cmd_id_7__inner_cmd_wire[7]                      | CKBD1BWP30P140LVT          | 0.000 |   0.021 |   -0.005 | 
     | 7__inner_cmd_wire_7/I                              |      |                                                    |                            |       |         |          | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC773_i_cmd_id_ |  ^   | bottom_half_7__mux_tree/FE_OCPN773_i_cmd_id_7__inn | CKBD1BWP30P140LVT          | 0.013 |   0.034 |    0.008 | 
     | 7__inner_cmd_wire_7/Z                              |      | er_cmd_wire_7                                      |                            |       |         |          | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_713_0/A1    |  ^   | bottom_half_7__mux_tree/FE_OCPN773_i_cmd_id_7__inn | INR3D4BWP30P140LVT         | 0.000 |   0.034 |    0.008 | 
     |                                                    |      | er_cmd_wire_7                                      |                            |       |         |          | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_713_0/ZN    |  ^   | bottom_half_7__mux_tree/FE_RN_256_0                | INR3D4BWP30P140LVT         | 0.045 |   0.079 |    0.053 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_712_0/A2    |  ^   | bottom_half_7__mux_tree/FE_RN_256_0                | CKND2D4BWP30P140LVT        | 0.003 |   0.082 |    0.056 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_712_0/ZN    |  v   | bottom_half_7__mux_tree/FE_RN_257_0                | CKND2D4BWP30P140LVT        | 0.020 |   0.102 |    0.076 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_710_0/A2    |  v   | bottom_half_7__mux_tree/FE_RN_257_0                | NR2OPTPAD8BWP30P140LVT     | 0.003 |   0.105 |    0.079 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_710_0/ZN    |  ^   | bottom_half_7__mux_tree/n216                       | NR2OPTPAD8BWP30P140LVT     | 0.014 |   0.119 |    0.093 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1050_0/A1      |  ^   | bottom_half_7__mux_tree/n216                       | ND2OPTIBD1BWP30P140LVT     | 0.004 |   0.123 |    0.097 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1050_0/ZN      |  v   | bottom_half_7__mux_tree/FE_RN_388_0                | ND2OPTIBD1BWP30P140LVT     | 0.017 |   0.140 |    0.114 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1049_0/A2      |  v   | bottom_half_7__mux_tree/FE_RN_388_0                | ND2D4BWP30P140LVT          | 0.000 |   0.140 |    0.114 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1049_0/ZN      |  ^   | bottom_half_7__mux_tree/n210                       | ND2D4BWP30P140LVT          | 0.012 |   0.153 |    0.126 | 
     | bottom_half_7__mux_tree/U247/B                     |  ^   | bottom_half_7__mux_tree/n210                       | AOI21OPTREPBD2BWP30P140LVT | 0.001 |   0.154 |    0.127 | 
     | bottom_half_7__mux_tree/U247/ZN                    |  v   | bottom_half_7__mux_tree/n213                       | AOI21OPTREPBD2BWP30P140LVT | 0.007 |   0.161 |    0.135 | 
     | bottom_half_7__mux_tree/U250/A1                    |  v   | bottom_half_7__mux_tree/n213                       | ND3D2BWP30P140LVT          | 0.000 |   0.161 |    0.135 | 
     | bottom_half_7__mux_tree/U250/ZN                    |  ^   | bottom_half_7__mux_tree/N371                       | ND3D2BWP30P140LVT          | 0.007 |   0.168 |    0.142 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_2_/D    |  ^   | bottom_half_7__mux_tree/N371                       | DFQD4BWP30P140LVT          | 0.000 |   0.168 |    0.142 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |        |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk    |                   |       |  -0.110 |   -0.083 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk    | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.069 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42 | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.060 | 
     | CTS_cdb_inv_00376/I                              |  v   | CTS_42 | INVD1BWP30P140LVT | 0.001 |  -0.085 |   -0.059 | 
     | CTS_cdb_inv_00376/ZN                             |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.009 |  -0.076 |   -0.050 | 
     | CTS_cdb_inv_00377/I                              |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.000 |  -0.076 |   -0.050 | 
     | CTS_cdb_inv_00377/ZN                             |  v   | CTS_35 | INVD1BWP30P140LVT | 0.007 |  -0.069 |   -0.043 | 
     | CTS_ccl_a_inv_00337/I                            |  v   | CTS_35 | INVD2BWP30P140LVT | 0.000 |  -0.069 |   -0.043 | 
     | CTS_ccl_a_inv_00337/ZN                           |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.012 |  -0.057 |   -0.030 | 
     | CTS_ccl_a_inv_00272/I                            |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.001 |  -0.056 |   -0.029 | 
     | CTS_ccl_a_inv_00272/ZN                           |  v   | CTS_31 | INVD2BWP30P140LVT | 0.013 |  -0.043 |   -0.017 | 
     | CTS_ccl_a_inv_00062/I                            |  v   | CTS_31 | INVD4BWP30P140LVT | 0.000 |  -0.043 |   -0.017 | 
     | CTS_ccl_a_inv_00062/ZN                           |  ^   | CTS_32 | INVD4BWP30P140LVT | 0.040 |  -0.003 |    0.023 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_2_/CP |  ^   | CTS_32 | DFQD4BWP30P140LVT | 0.004 |   0.001 |    0.027 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_
reg_24_/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_24_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.066
- Setup                         0.017
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.199
- Arrival Time                  0.225
= Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                         |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                     |                        |       |  -0.126 |   -0.152 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                     | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.138 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                  | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.130 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                  | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.129 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.120 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.115 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                  | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.103 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                  | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.103 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                  | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.090 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                  | INVD3BWP30P140LVT      | 0.001 |  -0.062 |   -0.088 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                  | INVD3BWP30P140LVT      | 0.014 |  -0.049 |   -0.075 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                  | INVD6BWP30P140LVT      | 0.001 |  -0.048 |   -0.074 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                  | INVD6BWP30P140LVT      | 0.026 |  -0.022 |   -0.048 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP       |  ^   | CTS_15                                  | DFQD4BWP30P140LVT      | 0.006 |  -0.015 |   -0.041 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q        |  v   | i_cmd_id_7__inner_cmd_wire[5]           | DFQD4BWP30P140LVT      | 0.048 |   0.033 |    0.007 | 
     | bottom_half_5__mux_tree/U14/A2                     |  v   | i_cmd_id_7__inner_cmd_wire[5]           | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.033 |    0.007 | 
     | bottom_half_5__mux_tree/U14/ZN                     |  ^   | bottom_half_5__mux_tree/n18             | NR2OPTIBD8BWP30P140LVT | 0.025 |   0.058 |    0.032 | 
     | bottom_half_5__mux_tree/U11/A1                     |  ^   | bottom_half_5__mux_tree/n18             | CKND2D4BWP30P140LVT    | 0.022 |   0.081 |    0.055 | 
     | bottom_half_5__mux_tree/U11/ZN                     |  v   | bottom_half_5__mux_tree/n24             | CKND2D4BWP30P140LVT    | 0.014 |   0.095 |    0.068 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/A1    |  v   | bottom_half_5__mux_tree/n24             | NR2OPTIBD6BWP30P140LVT | 0.000 |   0.095 |    0.069 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/ZN    |  ^   | bottom_half_5__mux_tree/n33             | NR2OPTIBD6BWP30P140LVT | 0.016 |   0.110 |    0.084 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_665_0/A1    |  ^   | bottom_half_5__mux_tree/n33             | CKND2D4BWP30P140LVT    | 0.001 |   0.112 |    0.085 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_665_0/ZN    |  v   | bottom_half_5__mux_tree/FE_RN_241_0     | CKND2D4BWP30P140LVT    | 0.009 |   0.121 |    0.094 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_666_0/I     |  v   | bottom_half_5__mux_tree/FE_RN_241_0     | INVD6BWP30P140LVT      | 0.000 |   0.121 |    0.095 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_666_0/ZN    |  ^   | bottom_half_5__mux_tree/n127            | INVD6BWP30P140LVT      | 0.009 |   0.130 |    0.104 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC259_n127/I |  ^   | bottom_half_5__mux_tree/n127            | BUFFD16BWP30P140LVT    | 0.003 |   0.132 |    0.106 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC259_n127/Z |  ^   | bottom_half_5__mux_tree/FE_OCPN119_n221 | BUFFD16BWP30P140LVT    | 0.015 |   0.148 |    0.122 | 
     | bottom_half_5__mux_tree/U267/A1                    |  ^   | bottom_half_5__mux_tree/FE_OCPN119_n221 | AOI22D1BWP30P140LVT    | 0.004 |   0.152 |    0.126 | 
     | bottom_half_5__mux_tree/U267/ZN                    |  v   | bottom_half_5__mux_tree/n233            | AOI22D1BWP30P140LVT    | 0.056 |   0.208 |    0.182 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_843_0/A3    |  v   | bottom_half_5__mux_tree/n233            | ND3D2BWP30P140LVT      | 0.002 |   0.209 |    0.183 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_843_0/ZN    |  ^   | bottom_half_5__mux_tree/N393            | ND3D2BWP30P140LVT      | 0.016 |   0.225 |    0.199 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_24_/D   |  ^   | bottom_half_5__mux_tree/N393            | DFQD1BWP30P140LVT      | 0.000 |   0.225 |    0.199 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                   |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                     |       |  -0.110 |   -0.084 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.083 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.076 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.076 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.070 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.070 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.063 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.054 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.034 | 
     | CTS_ccl_a_inv_00256/I                             |  ^   | CTS_82            | INVD0BWP30P140LVT   | 0.002 |  -0.058 |   -0.032 | 
     | CTS_ccl_a_inv_00256/ZN                            |  v   | FE_USKN727_CTS_41 | INVD0BWP30P140LVT   | 0.011 |  -0.047 |   -0.021 | 
     | ccpot_FE_USKC727_CTS_41/I                         |  v   | FE_USKN727_CTS_41 | INVD1P5BWP30P140LVT | 0.000 |  -0.047 |   -0.021 | 
     | ccpot_FE_USKC727_CTS_41/ZN                        |  ^   | FE_USKN728_CTS_41 | INVD1P5BWP30P140LVT | 0.007 |  -0.040 |   -0.014 | 
     | ccpot_FE_USKC728_CTS_41/I                         |  ^   | FE_USKN728_CTS_41 | INVD1P5BWP30P140LVT | 0.000 |  -0.040 |   -0.014 | 
     | ccpot_FE_USKC728_CTS_41/ZN                        |  v   | CTS_41            | INVD1P5BWP30P140LVT | 0.014 |  -0.025 |    0.001 | 
     | CTS_ccl_a_inv_00112/I                             |  v   | CTS_41            | CKND2BWP30P140LVT   | 0.001 |  -0.024 |    0.002 | 
     | CTS_ccl_a_inv_00112/ZN                            |  ^   | CTS_43            | CKND2BWP30P140LVT   | 0.088 |   0.064 |    0.090 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_24_/CP |  ^   | CTS_43            | DFQD1BWP30P140LVT   | 0.002 |   0.066 |    0.092 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin bottom_half_3__mux_tree/o_data_bus_reg_
reg_11_/CP 
Endpoint:   bottom_half_3__mux_tree/o_data_bus_reg_reg_11_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/Q      (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.025
- Setup                        -0.004
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.179
- Arrival Time                  0.205
= Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                 Net                  |            Cell            | Delay | Arrival | Required | 
     |                                                   |      |                                      |                            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                  |                            |       |  -0.126 |   -0.152 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                  | INVD6BWP30P140LVT          | 0.014 |  -0.112 |   -0.138 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                               | INVD6BWP30P140LVT          | 0.008 |  -0.104 |   -0.130 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42                               | INVD1BWP30P140LVT          | 0.001 |  -0.104 |   -0.130 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38                               | INVD1BWP30P140LVT          | 0.008 |  -0.096 |   -0.122 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38                               | INVD1BWP30P140LVT          | 0.000 |  -0.096 |   -0.122 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35                               | INVD1BWP30P140LVT          | 0.007 |  -0.089 |   -0.115 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35                               | INVD2BWP30P140LVT          | 0.000 |  -0.089 |   -0.115 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34                               | INVD2BWP30P140LVT          | 0.016 |  -0.073 |   -0.099 | 
     | CTS_ccl_a_inv_00264/I                             |  ^   | CTS_34                               | INVD3BWP30P140LVT          | 0.001 |  -0.072 |   -0.098 | 
     | CTS_ccl_a_inv_00264/ZN                            |  v   | CTS_28                               | INVD3BWP30P140LVT          | 0.019 |  -0.052 |   -0.078 | 
     | CTS_ccl_a_inv_00076/I                             |  v   | CTS_28                               | CKND12BWP30P140LVT         | 0.001 |  -0.051 |   -0.077 | 
     | CTS_ccl_a_inv_00076/ZN                            |  ^   | CTS_29                               | CKND12BWP30P140LVT         | 0.018 |  -0.033 |   -0.059 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/CP      |  ^   | CTS_29                               | DFQD4BWP30P140LVT          | 0.009 |  -0.024 |   -0.050 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/Q       |  ^   | i_cmd_id_3__inner_cmd_wire[3]        | DFQD4BWP30P140LVT          | 0.041 |   0.016 |   -0.010 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1126_0/A1     |  ^   | i_cmd_id_3__inner_cmd_wire[3]        | NR2OPTPAD1BWP30P140LVT     | 0.000 |   0.016 |   -0.010 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1126_0/ZN     |  v   | bottom_half_3__mux_tree/FE_RN_423_0  | NR2OPTPAD1BWP30P140LVT     | 0.008 |   0.024 |   -0.002 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1125_0/A1     |  v   | bottom_half_3__mux_tree/FE_RN_423_0  | CKND2D4BWP30P140LVT        | 0.000 |   0.024 |   -0.002 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1125_0/ZN     |  ^   | bottom_half_3__mux_tree/n19          | CKND2D4BWP30P140LVT        | 0.012 |   0.036 |    0.010 | 
     | bottom_half_3__mux_tree/U18/A2                    |  ^   | bottom_half_3__mux_tree/n19          | OR2D8BWP30P140LVT          | 0.000 |   0.037 |    0.011 | 
     | bottom_half_3__mux_tree/U18/Z                     |  ^   | bottom_half_3__mux_tree/n30          | OR2D8BWP30P140LVT          | 0.022 |   0.059 |    0.033 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_193_0/B1   |  ^   | bottom_half_3__mux_tree/n30          | INR2D6BWP30P140LVT         | 0.008 |   0.066 |    0.040 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_193_0/ZN   |  v   | bottom_half_3__mux_tree/n32          | INR2D6BWP30P140LVT         | 0.008 |   0.075 |    0.049 | 
     | bottom_half_3__mux_tree/placeopt_FE_OFC139_n32/I  |  v   | bottom_half_3__mux_tree/n32          | INVD12BWP30P140LVT         | 0.001 |   0.075 |    0.049 | 
     | bottom_half_3__mux_tree/placeopt_FE_OFC139_n32/ZN |  ^   | bottom_half_3__mux_tree/n112         | INVD12BWP30P140LVT         | 0.006 |   0.081 |    0.055 | 
     | bottom_half_3__mux_tree/placeopt_FE_OFC140_n32/I  |  ^   | bottom_half_3__mux_tree/n112         | INVD12BWP30P140LVT         | 0.003 |   0.084 |    0.058 | 
     | bottom_half_3__mux_tree/placeopt_FE_OFC140_n32/ZN |  v   | bottom_half_3__mux_tree/FE_OFN31_n32 | INVD12BWP30P140LVT         | 0.006 |   0.090 |    0.064 | 
     | bottom_half_3__mux_tree/U125/B1                   |  v   | bottom_half_3__mux_tree/FE_OFN31_n32 | AOI22D0P7BWP30P140LVT      | 0.005 |   0.095 |    0.069 | 
     | bottom_half_3__mux_tree/U125/ZN                   |  ^   | bottom_half_3__mux_tree/n101         | AOI22D0P7BWP30P140LVT      | 0.020 |   0.115 |    0.089 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_882_0/A1   |  ^   | bottom_half_3__mux_tree/n101         | ND2D1BWP30P140LVT          | 0.000 |   0.115 |    0.089 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_882_0/ZN   |  v   | bottom_half_3__mux_tree/n102         | ND2D1BWP30P140LVT          | 0.016 |   0.131 |    0.105 | 
     | bottom_half_3__mux_tree/U127/B                    |  v   | bottom_half_3__mux_tree/n102         | AOI21OPTREPBD1BWP30P140LVT | 0.000 |   0.131 |    0.105 | 
     | bottom_half_3__mux_tree/U127/ZN                   |  ^   | bottom_half_3__mux_tree/n105         | AOI21OPTREPBD1BWP30P140LVT | 0.055 |   0.186 |    0.160 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_694_0/A1   |  ^   | bottom_half_3__mux_tree/n105         | ND3D1BWP30P140LVT          | 0.001 |   0.187 |    0.161 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_694_0/ZN   |  v   | bottom_half_3__mux_tree/N380         | ND3D1BWP30P140LVT          | 0.018 |   0.205 |    0.179 | 
     | bottom_half_3__mux_tree/o_data_bus_reg_reg_11_/D  |  v   | bottom_half_3__mux_tree/N380         | DFQD1BWP30P140LVT          | 0.000 |   0.205 |    0.179 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                   |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                     |       |  -0.110 |   -0.084 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.083 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.076 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.076 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.070 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.070 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.063 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.054 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.034 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.033 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |   -0.023 | 
     | CTS_ccl_a_inv_00301/I                             |  v   | CTS_77            | INVD6BWP30P140LVT   | 0.001 |  -0.049 |   -0.023 | 
     | CTS_ccl_a_inv_00301/ZN                            |  ^   | CTS_76            | INVD6BWP30P140LVT   | 0.009 |  -0.040 |   -0.014 | 
     | CTS_ccl_a_inv_00268/I                             |  ^   | CTS_76            | INVD4BWP30P140LVT   | 0.001 |  -0.039 |   -0.013 | 
     | CTS_ccl_a_inv_00268/ZN                            |  v   | FE_USKN767_CTS_60 | INVD4BWP30P140LVT   | 0.004 |  -0.035 |   -0.009 | 
     | ccpot_FE_USKC767_CTS_60/I                         |  v   | FE_USKN767_CTS_60 | INVD1P5BWP30P140LVT | 0.000 |  -0.035 |   -0.009 | 
     | ccpot_FE_USKC767_CTS_60/ZN                        |  ^   | FE_USKN768_CTS_60 | INVD1P5BWP30P140LVT | 0.005 |  -0.030 |   -0.004 | 
     | ccpot_FE_USKC768_CTS_60/I                         |  ^   | FE_USKN768_CTS_60 | INVD1P5BWP30P140LVT | 0.000 |  -0.030 |   -0.004 | 
     | ccpot_FE_USKC768_CTS_60/ZN                        |  v   | CTS_60            | INVD1P5BWP30P140LVT | 0.017 |  -0.013 |    0.013 | 
     | CTS_ccl_a_inv_00108/I                             |  v   | CTS_60            | INVD6BWP30P140LVT   | 0.002 |  -0.011 |    0.015 | 
     | CTS_ccl_a_inv_00108/ZN                            |  ^   | CTS_62            | INVD6BWP30P140LVT   | 0.033 |   0.021 |    0.047 | 
     | bottom_half_3__mux_tree/o_data_bus_reg_reg_11_/CP |  ^   | CTS_62            | DFQD1BWP30P140LVT   | 0.004 |   0.025 |    0.051 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_
reg_14_/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_14_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_7_/Q      (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time         -0.002
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.138
- Arrival Time                  0.164
= Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                                    |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |                        |       |  -0.126 |   -0.152 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                                | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.138 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                             | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.130 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                             | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.129 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                             | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.120 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                             | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.115 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                             | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.103 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                             | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.102 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                             | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.090 | 
     | CTS_ccl_a_inv_00266/I                              |  ^   | CTS_24                                             | INVD8BWP30P140LVT      | 0.001 |  -0.063 |   -0.089 | 
     | CTS_ccl_a_inv_00266/ZN                             |  v   | CTS_21                                             | INVD8BWP30P140LVT      | 0.009 |  -0.054 |   -0.080 | 
     | CTS_ccl_a_inv_00124/I                              |  v   | CTS_21                                             | INVD6BWP30P140LVT      | 0.000 |  -0.054 |   -0.079 | 
     | CTS_ccl_a_inv_00124/ZN                             |  ^   | CTS_20                                             | INVD6BWP30P140LVT      | 0.028 |  -0.026 |   -0.052 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_7_/CP       |  ^   | CTS_20                                             | DFQD4BWP30P140LVT      | 0.003 |  -0.023 |   -0.049 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_7_/Q        |  ^   | i_cmd_id_7__inner_cmd_wire[7]                      | DFQD4BWP30P140LVT      | 0.044 |   0.021 |   -0.005 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC773_i_cmd_id_ |  ^   | i_cmd_id_7__inner_cmd_wire[7]                      | CKBD1BWP30P140LVT      | 0.000 |   0.021 |   -0.004 | 
     | 7__inner_cmd_wire_7/I                              |      |                                                    |                        |       |         |          | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC773_i_cmd_id_ |  ^   | bottom_half_7__mux_tree/FE_OCPN773_i_cmd_id_7__inn | CKBD1BWP30P140LVT      | 0.013 |   0.034 |    0.008 | 
     | 7__inner_cmd_wire_7/Z                              |      | er_cmd_wire_7                                      |                        |       |         |          | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_713_0/A1    |  ^   | bottom_half_7__mux_tree/FE_OCPN773_i_cmd_id_7__inn | INR3D4BWP30P140LVT     | 0.000 |   0.034 |    0.008 | 
     |                                                    |      | er_cmd_wire_7                                      |                        |       |         |          | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_713_0/ZN    |  ^   | bottom_half_7__mux_tree/FE_RN_256_0                | INR3D4BWP30P140LVT     | 0.045 |   0.079 |    0.053 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_712_0/A2    |  ^   | bottom_half_7__mux_tree/FE_RN_256_0                | CKND2D4BWP30P140LVT    | 0.003 |   0.082 |    0.056 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_712_0/ZN    |  v   | bottom_half_7__mux_tree/FE_RN_257_0                | CKND2D4BWP30P140LVT    | 0.020 |   0.102 |    0.076 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_710_0/A2    |  v   | bottom_half_7__mux_tree/FE_RN_257_0                | NR2OPTPAD8BWP30P140LVT | 0.003 |   0.105 |    0.079 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_710_0/ZN    |  ^   | bottom_half_7__mux_tree/n216                       | NR2OPTPAD8BWP30P140LVT | 0.014 |   0.119 |    0.094 | 
     | bottom_half_7__mux_tree/U161/A1                    |  ^   | bottom_half_7__mux_tree/n216                       | IOA21D2BWP30P140LVT    | 0.002 |   0.122 |    0.096 | 
     | bottom_half_7__mux_tree/U161/ZN                    |  ^   | bottom_half_7__mux_tree/n133                       | IOA21D2BWP30P140LVT    | 0.025 |   0.147 |    0.121 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1104_0/A1      |  ^   | bottom_half_7__mux_tree/n133                       | NR2D2BWP30P140LVT      | 0.001 |   0.148 |    0.122 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1104_0/ZN      |  v   | bottom_half_7__mux_tree/n137                       | NR2D2BWP30P140LVT      | 0.009 |   0.157 |    0.131 | 
     | bottom_half_7__mux_tree/U164/A1                    |  v   | bottom_half_7__mux_tree/n137                       | ND3D2BWP30P140LVT      | 0.001 |   0.158 |    0.132 | 
     | bottom_half_7__mux_tree/U164/ZN                    |  ^   | bottom_half_7__mux_tree/N383                       | ND3D2BWP30P140LVT      | 0.006 |   0.164 |    0.138 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_14_/D   |  ^   | bottom_half_7__mux_tree/N383                       | DFQD1BWP30P140LVT      | 0.000 |   0.164 |    0.138 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |        |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk    |                   |       |  -0.110 |   -0.084 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk    | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.069 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42 | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.060 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42 | INVD1BWP30P140LVT | 0.001 |  -0.085 |   -0.059 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.009 |  -0.076 |   -0.050 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.000 |  -0.076 |   -0.050 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35 | INVD1BWP30P140LVT | 0.007 |  -0.069 |   -0.043 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35 | INVD2BWP30P140LVT | 0.000 |  -0.069 |   -0.043 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.012 |  -0.057 |   -0.031 | 
     | CTS_ccl_a_inv_00272/I                             |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.001 |  -0.056 |   -0.030 | 
     | CTS_ccl_a_inv_00272/ZN                            |  v   | CTS_31 | INVD2BWP30P140LVT | 0.013 |  -0.043 |   -0.017 | 
     | CTS_ccl_a_inv_00062/I                             |  v   | CTS_31 | INVD4BWP30P140LVT | 0.000 |  -0.043 |   -0.017 | 
     | CTS_ccl_a_inv_00062/ZN                            |  ^   | CTS_32 | INVD4BWP30P140LVT | 0.040 |  -0.003 |    0.022 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_14_/CP |  ^   | CTS_32 | DFQD1BWP30P140LVT | 0.002 |  -0.002 |    0.024 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin bottom_half_2__mux_tree/o_data_bus_reg_
reg_17_/CP 
Endpoint:   bottom_half_2__mux_tree/o_data_bus_reg_reg_17_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_2_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.025
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.164
- Arrival Time                  0.190
= Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                          |                        |       |  -0.126 |   -0.152 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                          | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.138 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                       | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.130 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                       | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.129 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                       | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.120 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                       | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.115 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                       | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.103 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                       | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.102 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                       | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.090 | 
     | CTS_ccl_a_inv_00260/I                              |  ^   | CTS_24                                       | CKND8BWP30P140LVT      | 0.003 |  -0.061 |   -0.087 | 
     | CTS_ccl_a_inv_00260/ZN                             |  v   | CTS_17                                       | CKND8BWP30P140LVT      | 0.009 |  -0.052 |   -0.078 | 
     | CTS_ccl_a_inv_00132/I                              |  v   | CTS_17                                       | INVD8BWP30P140LVT      | 0.001 |  -0.051 |   -0.077 | 
     | CTS_ccl_a_inv_00132/ZN                             |  ^   | CTS_16                                       | INVD8BWP30P140LVT      | 0.021 |  -0.030 |   -0.056 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_2_/CP       |  ^   | CTS_16                                       | DFQD2BWP30P140LVT      | 0.002 |  -0.028 |   -0.053 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_2_/Q        |  v   | i_cmd_id_7__inner_cmd_wire[2]                | DFQD2BWP30P140LVT      | 0.052 |   0.025 |   -0.001 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_217_0/A1    |  v   | i_cmd_id_7__inner_cmd_wire[2]                | NR2OPTPAD2BWP30P140LVT | 0.000 |   0.025 |   -0.001 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_217_0/ZN    |  ^   | bottom_half_2__mux_tree/FE_RN_75_0           | NR2OPTPAD2BWP30P140LVT | 0.011 |   0.037 |    0.011 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_216_0/A1    |  ^   | bottom_half_2__mux_tree/FE_RN_75_0           | CKND2D8BWP30P140LVT    | 0.000 |   0.037 |    0.011 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_216_0/ZN    |  v   | bottom_half_2__mux_tree/n27                  | CKND2D8BWP30P140LVT    | 0.020 |   0.057 |    0.031 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_732_0/A3    |  v   | bottom_half_2__mux_tree/n27                  | NR3D2BWP30P140LVT      | 0.011 |   0.068 |    0.042 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_732_0/ZN    |  ^   | bottom_half_2__mux_tree/FE_RN_47_0           | NR3D2BWP30P140LVT      | 0.021 |   0.090 |    0.064 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_158_0/I     |  ^   | bottom_half_2__mux_tree/FE_RN_47_0           | CKND8BWP30P140LVT      | 0.000 |   0.090 |    0.064 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_158_0/ZN    |  v   | bottom_half_2__mux_tree/n1                   | CKND8BWP30P140LVT      | 0.010 |   0.100 |    0.074 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC118_n1/I    |  v   | bottom_half_2__mux_tree/n1                   | INVD9BWP30P140LVT      | 0.004 |   0.104 |    0.078 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC118_n1/ZN   |  ^   | bottom_half_2__mux_tree/FE_DBTN5_n1          | INVD9BWP30P140LVT      | 0.009 |   0.112 |    0.087 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC127_FE_DBTN |  ^   | bottom_half_2__mux_tree/FE_DBTN5_n1          | BUFFD8BWP30P140LVT     | 0.003 |   0.116 |    0.090 | 
     | 5_n1/I                                             |      |                                              |                        |       |         |          | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC127_FE_DBTN |  ^   | bottom_half_2__mux_tree/FE_OFN81_FE_DBTN5_n1 | BUFFD8BWP30P140LVT     | 0.017 |   0.132 |    0.107 | 
     | 5_n1/Z                                             |      |                                              |                        |       |         |          | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_746_0/A1    |  ^   | bottom_half_2__mux_tree/FE_OFN81_FE_DBTN5_n1 | AOI21D2BWP30P140LVT    | 0.002 |   0.134 |    0.109 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_746_0/ZN    |  v   | bottom_half_2__mux_tree/FE_RN_276_0          | AOI21D2BWP30P140LVT    | 0.037 |   0.171 |    0.146 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_745_0/A1    |  v   | bottom_half_2__mux_tree/FE_RN_276_0          | ND3D1BWP30P140LVT      | 0.004 |   0.175 |    0.150 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_745_0/ZN    |  ^   | bottom_half_2__mux_tree/N386                 | ND3D1BWP30P140LVT      | 0.015 |   0.190 |    0.164 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_17_/D   |  ^   | bottom_half_2__mux_tree/N386                 | DFQD1BWP30P140LVT      | 0.000 |   0.190 |    0.164 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                   |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                     |       |  -0.110 |   -0.084 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.084 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.076 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.076 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.070 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.070 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.064 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.054 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.034 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.033 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |   -0.024 | 
     | CTS_ccl_a_inv_00301/I                             |  v   | CTS_77            | INVD6BWP30P140LVT   | 0.001 |  -0.049 |   -0.023 | 
     | CTS_ccl_a_inv_00301/ZN                            |  ^   | CTS_76            | INVD6BWP30P140LVT   | 0.009 |  -0.040 |   -0.014 | 
     | CTS_ccl_a_inv_00268/I                             |  ^   | CTS_76            | INVD4BWP30P140LVT   | 0.001 |  -0.039 |   -0.013 | 
     | CTS_ccl_a_inv_00268/ZN                            |  v   | FE_USKN767_CTS_60 | INVD4BWP30P140LVT   | 0.004 |  -0.035 |   -0.009 | 
     | ccpot_FE_USKC767_CTS_60/I                         |  v   | FE_USKN767_CTS_60 | INVD1P5BWP30P140LVT | 0.000 |  -0.035 |   -0.009 | 
     | ccpot_FE_USKC767_CTS_60/ZN                        |  ^   | FE_USKN768_CTS_60 | INVD1P5BWP30P140LVT | 0.005 |  -0.030 |   -0.004 | 
     | ccpot_FE_USKC768_CTS_60/I                         |  ^   | FE_USKN768_CTS_60 | INVD1P5BWP30P140LVT | 0.000 |  -0.030 |   -0.004 | 
     | ccpot_FE_USKC768_CTS_60/ZN                        |  v   | CTS_60            | INVD1P5BWP30P140LVT | 0.017 |  -0.013 |    0.013 | 
     | CTS_ccl_a_inv_00108/I                             |  v   | CTS_60            | INVD6BWP30P140LVT   | 0.002 |  -0.011 |    0.014 | 
     | CTS_ccl_a_inv_00108/ZN                            |  ^   | CTS_62            | INVD6BWP30P140LVT   | 0.033 |   0.021 |    0.047 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_17_/CP |  ^   | CTS_62            | DFQD1BWP30P140LVT   | 0.004 |   0.025 |    0.051 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin bottom_half_6__mux_tree/o_data_bus_reg_
reg_15_/CP 
Endpoint:   bottom_half_6__mux_tree/o_data_bus_reg_reg_15_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_6_/Q      (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.042
- Setup                        -0.003
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.195
- Arrival Time                  0.221
= Slack Time                   -0.025
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |              Net              |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                               |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                           |                        |       |  -0.126 |   -0.151 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk                           | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.138 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42                        | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.130 | 
     | CTS_cdb_inv_00376/I                              |  v   | CTS_42                        | INVD1BWP30P140LVT      | 0.001 |  -0.104 |   -0.129 | 
     | CTS_cdb_inv_00376/ZN                             |  ^   | CTS_38                        | INVD1BWP30P140LVT      | 0.008 |  -0.096 |   -0.121 | 
     | CTS_cdb_inv_00377/I                              |  ^   | CTS_38                        | INVD1BWP30P140LVT      | 0.000 |  -0.096 |   -0.121 | 
     | CTS_cdb_inv_00377/ZN                             |  v   | CTS_35                        | INVD1BWP30P140LVT      | 0.007 |  -0.089 |   -0.114 | 
     | CTS_ccl_a_inv_00337/I                            |  v   | CTS_35                        | INVD2BWP30P140LVT      | 0.000 |  -0.089 |   -0.114 | 
     | CTS_ccl_a_inv_00337/ZN                           |  ^   | CTS_34                        | INVD2BWP30P140LVT      | 0.016 |  -0.073 |   -0.098 | 
     | CTS_ccl_a_inv_00272/I                            |  ^   | CTS_34                        | INVD2BWP30P140LVT      | 0.001 |  -0.072 |   -0.097 | 
     | CTS_ccl_a_inv_00272/ZN                           |  v   | CTS_31                        | INVD2BWP30P140LVT      | 0.015 |  -0.057 |   -0.082 | 
     | CTS_ccl_a_inv_00062/I                            |  v   | CTS_31                        | INVD4BWP30P140LVT      | 0.000 |  -0.057 |   -0.082 | 
     | CTS_ccl_a_inv_00062/ZN                           |  ^   | CTS_32                        | INVD4BWP30P140LVT      | 0.040 |  -0.017 |   -0.042 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_6_/CP     |  ^   | CTS_32                        | DFQD4BWP30P140LVT      | 0.004 |  -0.013 |   -0.039 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_6_/Q      |  ^   | i_cmd_id_4__inner_cmd_wire[6] | DFQD4BWP30P140LVT      | 0.046 |   0.033 |    0.007 | 
     | bottom_half_6__mux_tree/U40/A2                   |  ^   | i_cmd_id_4__inner_cmd_wire[6] | NR2OPTPAD2BWP30P140LVT | 0.000 |   0.033 |    0.008 | 
     | bottom_half_6__mux_tree/U40/ZN                   |  v   | bottom_half_6__mux_tree/n8    | NR2OPTPAD2BWP30P140LVT | 0.007 |   0.040 |    0.015 | 
     | bottom_half_6__mux_tree/U7/A1                    |  v   | bottom_half_6__mux_tree/n8    | CKND2D3BWP30P140LVT    | 0.000 |   0.040 |    0.015 | 
     | bottom_half_6__mux_tree/U7/ZN                    |  ^   | bottom_half_6__mux_tree/n9    | CKND2D3BWP30P140LVT    | 0.010 |   0.050 |    0.024 | 
     | bottom_half_6__mux_tree/U5/A1                    |  ^   | bottom_half_6__mux_tree/n9    | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.050 |    0.025 | 
     | bottom_half_6__mux_tree/U5/ZN                    |  v   | bottom_half_6__mux_tree/n11   | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.058 |    0.033 | 
     | bottom_half_6__mux_tree/U4/A1                    |  v   | bottom_half_6__mux_tree/n11   | CKND2D8BWP30P140LVT    | 0.000 |   0.059 |    0.033 | 
     | bottom_half_6__mux_tree/U4/ZN                    |  ^   | bottom_half_6__mux_tree/n17   | CKND2D8BWP30P140LVT    | 0.025 |   0.084 |    0.058 | 
     | bottom_half_6__mux_tree/U13/B1                   |  ^   | bottom_half_6__mux_tree/n17   | INR2D8BWP30P140LVT     | 0.007 |   0.090 |    0.065 | 
     | bottom_half_6__mux_tree/U13/ZN                   |  v   | bottom_half_6__mux_tree/n43   | INR2D8BWP30P140LVT     | 0.008 |   0.098 |    0.073 | 
     | bottom_half_6__mux_tree/placeopt_FE_OFC236_n43/I |  v   | bottom_half_6__mux_tree/n43   | BUFFD4BWP30P140LVT     | 0.000 |   0.099 |    0.073 | 
     | bottom_half_6__mux_tree/placeopt_FE_OFC236_n43/Z |  v   | bottom_half_6__mux_tree/n175  | BUFFD4BWP30P140LVT     | 0.016 |   0.114 |    0.089 | 
     | bottom_half_6__mux_tree/U50/A1                   |  v   | bottom_half_6__mux_tree/n175  | CKND2D1BWP30P140LVT    | 0.000 |   0.114 |    0.089 | 
     | bottom_half_6__mux_tree/U50/ZN                   |  ^   | bottom_half_6__mux_tree/n20   | CKND2D1BWP30P140LVT    | 0.014 |   0.129 |    0.103 | 
     | bottom_half_6__mux_tree/U18/B                    |  ^   | bottom_half_6__mux_tree/n20   | OAI211D2BWP30P140LVT   | 0.000 |   0.129 |    0.103 | 
     | bottom_half_6__mux_tree/U18/ZN                   |  v   | bottom_half_6__mux_tree/n23   | OAI211D2BWP30P140LVT   | 0.049 |   0.178 |    0.153 | 
     | bottom_half_6__mux_tree/U28/B                    |  v   | bottom_half_6__mux_tree/n23   | AOI21D1BWP30P140LVT    | 0.000 |   0.178 |    0.153 | 
     | bottom_half_6__mux_tree/U28/ZN                   |  ^   | bottom_half_6__mux_tree/n42   | AOI21D1BWP30P140LVT    | 0.027 |   0.205 |    0.180 | 
     | bottom_half_6__mux_tree/U27/A1                   |  ^   | bottom_half_6__mux_tree/n42   | ND3D1BWP30P140LVT      | 0.000 |   0.205 |    0.180 | 
     | bottom_half_6__mux_tree/U27/ZN                   |  v   | bottom_half_6__mux_tree/N384  | ND3D1BWP30P140LVT      | 0.015 |   0.221 |    0.195 | 
     | bottom_half_6__mux_tree/o_data_bus_reg_reg_15_/D |  v   | bottom_half_6__mux_tree/N384  | DFQD1BWP30P140LVT      | 0.000 |   0.221 |    0.195 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                   |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                     |       |  -0.110 |   -0.084 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.084 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.077 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.077 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.071 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.071 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.064 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.054 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.035 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.034 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |   -0.024 | 
     | CTS_ccl_a_inv_00299/I                             |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.001 |  -0.049 |   -0.023 | 
     | CTS_ccl_a_inv_00299/ZN                            |  ^   | FE_USKN729_CTS_67 | INVD8BWP30P140LVT   | 0.004 |  -0.044 |   -0.019 | 
     | ccpot_FE_USKC729_CTS_67/I                         |  ^   | FE_USKN729_CTS_67 | INVD0BWP30P140LVT   | 0.000 |  -0.044 |   -0.019 | 
     | ccpot_FE_USKC729_CTS_67/ZN                        |  v   | FE_USKN730_CTS_67 | INVD0BWP30P140LVT   | 0.007 |  -0.037 |   -0.012 | 
     | ccpot_FE_USKC730_CTS_67/I                         |  v   | FE_USKN730_CTS_67 | INVD1P5BWP30P140LVT | 0.000 |  -0.037 |   -0.012 | 
     | ccpot_FE_USKC730_CTS_67/ZN                        |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.018 |  -0.020 |    0.006 | 
     | CTS_ccl_a_inv_00250/I                             |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.000 |  -0.019 |    0.006 | 
     | CTS_ccl_a_inv_00250/ZN                            |  v   | CTS_49            | INVD1P5BWP30P140LVT | 0.022 |   0.002 |    0.028 | 
     | CTS_ccl_a_inv_00056/I                             |  v   | CTS_49            | INVD6BWP30P140LVT   | 0.002 |   0.004 |    0.030 | 
     | CTS_ccl_a_inv_00056/ZN                            |  ^   | CTS_61            | INVD6BWP30P140LVT   | 0.036 |   0.040 |    0.065 | 
     | bottom_half_6__mux_tree/o_data_bus_reg_reg_15_/CP |  ^   | CTS_61            | DFQD1BWP30P140LVT   | 0.002 |   0.042 |    0.067 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin bottom_half_1__mux_tree/o_data_bus_reg_
reg_17_/CP 
Endpoint:   bottom_half_1__mux_tree/o_data_bus_reg_reg_17_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.023
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.162
- Arrival Time                  0.187
= Slack Time                   -0.025
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                         |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                     |                     |       |  -0.126 |   -0.150 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                     | INVD6BWP30P140LVT   | 0.014 |  -0.112 |   -0.137 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                  | INVD6BWP30P140LVT   | 0.008 |  -0.104 |   -0.129 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                  | INVD4BWP30P140LVT   | 0.001 |  -0.103 |   -0.128 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                  | INVD4BWP30P140LVT   | 0.009 |  -0.094 |   -0.119 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                  | INVD4BWP30P140LVT   | 0.005 |  -0.089 |   -0.114 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                  | INVD4BWP30P140LVT   | 0.012 |  -0.077 |   -0.102 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                  | INVD6BWP30P140LVT   | 0.001 |  -0.077 |   -0.101 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                  | INVD6BWP30P140LVT   | 0.013 |  -0.064 |   -0.089 | 
     | CTS_ccl_a_inv_00260/I                              |  ^   | CTS_24                                  | CKND8BWP30P140LVT   | 0.003 |  -0.061 |   -0.086 | 
     | CTS_ccl_a_inv_00260/ZN                             |  v   | CTS_17                                  | CKND8BWP30P140LVT   | 0.009 |  -0.052 |   -0.077 | 
     | CTS_ccl_a_inv_00132/I                              |  v   | CTS_17                                  | INVD8BWP30P140LVT   | 0.001 |  -0.051 |   -0.076 | 
     | CTS_ccl_a_inv_00132/ZN                             |  ^   | CTS_16                                  | INVD8BWP30P140LVT   | 0.021 |  -0.030 |   -0.055 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/CP       |  ^   | CTS_16                                  | DFQD2BWP30P140LVT   | 0.002 |  -0.027 |   -0.052 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/Q        |  v   | i_cmd_id_6__inner_cmd_wire[1]           | DFQD2BWP30P140LVT   | 0.053 |   0.025 |    0.001 | 
     | bottom_half_1__mux_tree/U18/B1                     |  v   | i_cmd_id_6__inner_cmd_wire[1]           | INR2D2BWP30P140LVT  | 0.000 |   0.026 |    0.001 | 
     | bottom_half_1__mux_tree/U18/ZN                     |  ^   | bottom_half_1__mux_tree/n6              | INR2D2BWP30P140LVT  | 0.010 |   0.036 |    0.011 | 
     | bottom_half_1__mux_tree/U12/A2                     |  ^   | bottom_half_1__mux_tree/n6              | CKND2D4BWP30P140LVT | 0.000 |   0.036 |    0.011 | 
     | bottom_half_1__mux_tree/U12/ZN                     |  v   | bottom_half_1__mux_tree/n27             | CKND2D4BWP30P140LVT | 0.021 |   0.057 |    0.032 | 
     | bottom_half_1__mux_tree/U41/B1                     |  v   | bottom_half_1__mux_tree/n27             | INR2D6BWP30P140LVT  | 0.005 |   0.062 |    0.038 | 
     | bottom_half_1__mux_tree/U41/ZN                     |  ^   | bottom_half_1__mux_tree/n38             | INR2D6BWP30P140LVT  | 0.015 |   0.077 |    0.053 | 
     | bottom_half_1__mux_tree/U50/A1                     |  ^   | bottom_half_1__mux_tree/n38             | INR2D4BWP30P140LVT  | 0.000 |   0.077 |    0.053 | 
     | bottom_half_1__mux_tree/U50/ZN                     |  ^   | bottom_half_1__mux_tree/n35             | INR2D4BWP30P140LVT  | 0.017 |   0.095 |    0.070 | 
     | bottom_half_1__mux_tree/placeopt_FE_OCPC644_n35/I  |  ^   | bottom_half_1__mux_tree/n35             | CKND6BWP30P140LVT   | 0.000 |   0.095 |    0.070 | 
     | bottom_half_1__mux_tree/placeopt_FE_OCPC644_n35/ZN |  v   | bottom_half_1__mux_tree/FE_OFN28_n35    | CKND6BWP30P140LVT   | 0.008 |   0.103 |    0.078 | 
     | bottom_half_1__mux_tree/placeopt_FE_OCPC646_n35/I  |  v   | bottom_half_1__mux_tree/FE_OFN28_n35    | INVD1BWP30P140LVT   | 0.001 |   0.104 |    0.079 | 
     | bottom_half_1__mux_tree/placeopt_FE_OCPC646_n35/ZN |  ^   | bottom_half_1__mux_tree/FE_OCPN165_n209 | INVD1BWP30P140LVT   | 0.044 |   0.148 |    0.123 | 
     | bottom_half_1__mux_tree/U180/B1                    |  ^   | bottom_half_1__mux_tree/FE_OCPN165_n209 | AOI22D1BWP30P140LVT | 0.003 |   0.151 |    0.127 | 
     | bottom_half_1__mux_tree/U180/ZN                    |  v   | bottom_half_1__mux_tree/n144            | AOI22D1BWP30P140LVT | 0.020 |   0.171 |    0.146 | 
     | bottom_half_1__mux_tree/U182/A2                    |  v   | bottom_half_1__mux_tree/n144            | ND3D1BWP30P140LVT   | 0.000 |   0.171 |    0.146 | 
     | bottom_half_1__mux_tree/U182/ZN                    |  ^   | bottom_half_1__mux_tree/N386            | ND3D1BWP30P140LVT   | 0.015 |   0.186 |    0.162 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_17_/D   |  ^   | bottom_half_1__mux_tree/N386            | DFQD1BWP30P140LVT   | 0.000 |   0.187 |    0.162 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                  |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk              |                   |       |  -0.110 |   -0.085 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk              | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.070 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42           | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.061 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42           | INVD4BWP30P140LVT | 0.001 |  -0.085 |   -0.060 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.011 |  -0.074 |   -0.050 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.005 |  -0.069 |   -0.045 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25           | INVD4BWP30P140LVT | 0.012 |  -0.057 |   -0.032 | 
     | CTS_ccl_a_inv_00293/I                             |  v   | CTS_25           | INVD6BWP30P140LVT | 0.002 |  -0.055 |   -0.030 | 
     | CTS_ccl_a_inv_00293/ZN                            |  ^   | CTS_11           | INVD6BWP30P140LVT | 0.010 |  -0.045 |   -0.020 | 
     | CTS_ccl_a_inv_00278/I                             |  ^   | CTS_11           | INVD3BWP30P140LVT | 0.001 |  -0.044 |   -0.019 | 
     | CTS_ccl_a_inv_00278/ZN                            |  v   | FE_USKN735_CTS_8 | INVD3BWP30P140LVT | 0.004 |  -0.040 |   -0.015 | 
     | ccpot_FE_USKC735_CTS_8/I                          |  v   | FE_USKN735_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.040 |   -0.015 | 
     | ccpot_FE_USKC735_CTS_8/ZN                         |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.005 |  -0.034 |   -0.010 | 
     | ccpot_FE_USKC736_CTS_8/I                          |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.034 |   -0.010 | 
     | ccpot_FE_USKC736_CTS_8/ZN                         |  v   | CTS_8            | CKND1BWP30P140LVT | 0.020 |  -0.014 |    0.010 | 
     | CTS_ccl_a_inv_00122/I                             |  v   | CTS_8            | INVD6BWP30P140LVT | 0.000 |  -0.014 |    0.011 | 
     | CTS_ccl_a_inv_00122/ZN                            |  ^   | CTS_9            | INVD6BWP30P140LVT | 0.035 |   0.021 |    0.046 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_17_/CP |  ^   | CTS_9            | DFQD1BWP30P140LVT | 0.002 |   0.023 |    0.048 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin bottom_half_6__mux_tree/o_data_bus_reg_
reg_31_/CP 
Endpoint:   bottom_half_6__mux_tree/o_data_bus_reg_reg_31_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_6_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.001
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.140
- Arrival Time                  0.165
= Slack Time                   -0.024
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |            Cell            | Delay | Arrival | Required | 
     |                                                    |      |                                     |                            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                 |                            |       |  -0.126 |   -0.150 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                 | INVD6BWP30P140LVT          | 0.014 |  -0.112 |   -0.137 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                              | INVD6BWP30P140LVT          | 0.008 |  -0.104 |   -0.129 | 
     | CTS_cdb_inv_00376/I                                |  v   | CTS_42                              | INVD1BWP30P140LVT          | 0.001 |  -0.104 |   -0.128 | 
     | CTS_cdb_inv_00376/ZN                               |  ^   | CTS_38                              | INVD1BWP30P140LVT          | 0.008 |  -0.096 |   -0.120 | 
     | CTS_cdb_inv_00377/I                                |  ^   | CTS_38                              | INVD1BWP30P140LVT          | 0.000 |  -0.096 |   -0.120 | 
     | CTS_cdb_inv_00377/ZN                               |  v   | CTS_35                              | INVD1BWP30P140LVT          | 0.007 |  -0.089 |   -0.113 | 
     | CTS_ccl_a_inv_00337/I                              |  v   | CTS_35                              | INVD2BWP30P140LVT          | 0.000 |  -0.089 |   -0.113 | 
     | CTS_ccl_a_inv_00337/ZN                             |  ^   | CTS_34                              | INVD2BWP30P140LVT          | 0.016 |  -0.073 |   -0.097 | 
     | CTS_ccl_a_inv_00272/I                              |  ^   | CTS_34                              | INVD2BWP30P140LVT          | 0.001 |  -0.072 |   -0.096 | 
     | CTS_ccl_a_inv_00272/ZN                             |  v   | CTS_31                              | INVD2BWP30P140LVT          | 0.015 |  -0.057 |   -0.081 | 
     | CTS_ccl_a_inv_00062/I                              |  v   | CTS_31                              | INVD4BWP30P140LVT          | 0.000 |  -0.057 |   -0.081 | 
     | CTS_ccl_a_inv_00062/ZN                             |  ^   | CTS_32                              | INVD4BWP30P140LVT          | 0.040 |  -0.017 |   -0.041 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_6_/CP       |  ^   | CTS_32                              | DFQD4BWP30P140LVT          | 0.004 |  -0.013 |   -0.038 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_6_/Q        |  v   | i_cmd_id_4__inner_cmd_wire[6]       | DFQD4BWP30P140LVT          | 0.049 |   0.036 |    0.011 | 
     | bottom_half_6__mux_tree/U40/A2                     |  v   | i_cmd_id_4__inner_cmd_wire[6]       | NR2OPTPAD2BWP30P140LVT     | 0.000 |   0.036 |    0.012 | 
     | bottom_half_6__mux_tree/U40/ZN                     |  ^   | bottom_half_6__mux_tree/n8          | NR2OPTPAD2BWP30P140LVT     | 0.008 |   0.044 |    0.020 | 
     | bottom_half_6__mux_tree/U7/A1                      |  ^   | bottom_half_6__mux_tree/n8          | CKND2D3BWP30P140LVT        | 0.000 |   0.044 |    0.020 | 
     | bottom_half_6__mux_tree/U7/ZN                      |  v   | bottom_half_6__mux_tree/n9          | CKND2D3BWP30P140LVT        | 0.009 |   0.053 |    0.028 | 
     | bottom_half_6__mux_tree/U5/A1                      |  v   | bottom_half_6__mux_tree/n9          | NR2OPTPAD4BWP30P140LVT     | 0.000 |   0.053 |    0.029 | 
     | bottom_half_6__mux_tree/U5/ZN                      |  ^   | bottom_half_6__mux_tree/n11         | NR2OPTPAD4BWP30P140LVT     | 0.010 |   0.063 |    0.039 | 
     | bottom_half_6__mux_tree/ccpot_FE_RC_1097_0/A1      |  ^   | bottom_half_6__mux_tree/n11         | ND2OPTIBD6BWP30P140LVT     | 0.000 |   0.064 |    0.039 | 
     | bottom_half_6__mux_tree/ccpot_FE_RC_1097_0/ZN      |  v   | bottom_half_6__mux_tree/FE_RN_409_0 | ND2OPTIBD6BWP30P140LVT     | 0.026 |   0.090 |    0.066 | 
     | bottom_half_6__mux_tree/ccpot_FE_RC_1096_0/A1      |  v   | bottom_half_6__mux_tree/FE_RN_409_0 | NR2OPTIBD12BWP30P140LVT    | 0.004 |   0.094 |    0.070 | 
     | bottom_half_6__mux_tree/ccpot_FE_RC_1096_0/ZN      |  ^   | bottom_half_6__mux_tree/n60         | NR2OPTIBD12BWP30P140LVT    | 0.016 |   0.110 |    0.086 | 
     | bottom_half_6__mux_tree/ccpot_placeopt_FE_OCPC642_ |  ^   | bottom_half_6__mux_tree/n60         | BUFFD12BWP30P140LVT        | 0.002 |   0.112 |    0.088 | 
     | n60_dup/I                                          |      |                                     |                            |       |         |          | 
     | bottom_half_6__mux_tree/ccpot_placeopt_FE_OCPC642_ |  ^   | bottom_half_6__mux_tree/FE_RN_1     | BUFFD12BWP30P140LVT        | 0.016 |   0.128 |    0.104 | 
     | n60_dup/Z                                          |      |                                     |                            |       |         |          | 
     | bottom_half_6__mux_tree/U181/A1                    |  ^   | bottom_half_6__mux_tree/FE_RN_1     | MAOI22D4BWP30P140LVT       | 0.001 |   0.129 |    0.105 | 
     | bottom_half_6__mux_tree/U181/ZN                    |  v   | bottom_half_6__mux_tree/n148        | MAOI22D4BWP30P140LVT       | 0.010 |   0.139 |    0.115 | 
     | bottom_half_6__mux_tree/U182/B                     |  v   | bottom_half_6__mux_tree/n148        | IOA21D4BWP30P140LVT        | 0.000 |   0.139 |    0.115 | 
     | bottom_half_6__mux_tree/U182/ZN                    |  ^   | bottom_half_6__mux_tree/n149        | IOA21D4BWP30P140LVT        | 0.009 |   0.149 |    0.124 | 
     | bottom_half_6__mux_tree/ccpot_FE_RC_1033_0/B       |  ^   | bottom_half_6__mux_tree/n149        | AOI21OPTREPBD2BWP30P140LVT | 0.001 |   0.150 |    0.125 | 
     | bottom_half_6__mux_tree/ccpot_FE_RC_1033_0/ZN      |  v   | bottom_half_6__mux_tree/n152        | AOI21OPTREPBD2BWP30P140LVT | 0.007 |   0.157 |    0.133 | 
     | bottom_half_6__mux_tree/U186/A1                    |  v   | bottom_half_6__mux_tree/n152        | ND3D2BWP30P140LVT          | 0.000 |   0.157 |    0.133 | 
     | bottom_half_6__mux_tree/U186/ZN                    |  ^   | bottom_half_6__mux_tree/N400        | ND3D2BWP30P140LVT          | 0.008 |   0.165 |    0.140 | 
     | bottom_half_6__mux_tree/o_data_bus_reg_reg_31_/D   |  ^   | bottom_half_6__mux_tree/N400        | DFQD1BWP30P140LVT          | 0.000 |   0.165 |    0.140 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |        |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk    |                   |       |  -0.110 |   -0.085 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk    | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.071 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42 | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.062 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42 | INVD1BWP30P140LVT | 0.001 |  -0.085 |   -0.061 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.009 |  -0.076 |   -0.052 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.000 |  -0.076 |   -0.052 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35 | INVD1BWP30P140LVT | 0.007 |  -0.069 |   -0.045 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35 | INVD2BWP30P140LVT | 0.000 |  -0.069 |   -0.045 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.012 |  -0.057 |   -0.032 | 
     | CTS_ccl_a_inv_00272/I                             |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.001 |  -0.056 |   -0.031 | 
     | CTS_ccl_a_inv_00272/ZN                            |  v   | CTS_31 | INVD2BWP30P140LVT | 0.013 |  -0.043 |   -0.019 | 
     | CTS_ccl_a_inv_00062/I                             |  v   | CTS_31 | INVD4BWP30P140LVT | 0.000 |  -0.043 |   -0.019 | 
     | CTS_ccl_a_inv_00062/ZN                            |  ^   | CTS_32 | INVD4BWP30P140LVT | 0.040 |  -0.003 |    0.021 | 
     | bottom_half_6__mux_tree/o_data_bus_reg_reg_31_/CP |  ^   | CTS_32 | DFQD1BWP30P140LVT | 0.004 |   0.001 |    0.025 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_
reg_21_/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_21_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_7_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.044
- Setup                         0.012
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.183
- Arrival Time                  0.207
= Slack Time                   -0.024
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                        |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                    |                        |       |  -0.126 |   -0.150 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.137 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.008 |  -0.104 |   -0.129 | 
     | CTS_ccl_inv_00321/I                              |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.103 |   -0.128 | 
     | CTS_ccl_inv_00321/ZN                             |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.009 |  -0.094 |   -0.118 | 
     | CTS_ccl_a_inv_00313/I                            |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.005 |  -0.089 |   -0.114 | 
     | CTS_ccl_a_inv_00313/ZN                           |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.012 |  -0.077 |   -0.101 | 
     | CTS_ccl_a_inv_00295/I                            |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.077 |   -0.101 | 
     | CTS_ccl_a_inv_00295/ZN                           |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.064 |   -0.088 | 
     | CTS_ccl_a_inv_00266/I                            |  ^   | CTS_24                                 | INVD8BWP30P140LVT      | 0.001 |  -0.063 |   -0.087 | 
     | CTS_ccl_a_inv_00266/ZN                           |  v   | CTS_21                                 | INVD8BWP30P140LVT      | 0.009 |  -0.054 |   -0.078 | 
     | CTS_ccl_a_inv_00124/I                            |  v   | CTS_21                                 | INVD6BWP30P140LVT      | 0.000 |  -0.054 |   -0.078 | 
     | CTS_ccl_a_inv_00124/ZN                           |  ^   | CTS_20                                 | INVD6BWP30P140LVT      | 0.028 |  -0.026 |   -0.050 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_7_/CP     |  ^   | CTS_20                                 | DFQD4BWP30P140LVT      | 0.003 |  -0.023 |   -0.047 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_7_/Q      |  v   | i_cmd_id_5__inner_cmd_wire[7]          | DFQD4BWP30P140LVT      | 0.047 |   0.025 |    0.000 | 
     | bottom_half_7__mux_tree/U29/A2                   |  v   | i_cmd_id_5__inner_cmd_wire[7]          | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.025 |    0.001 | 
     | bottom_half_7__mux_tree/U29/ZN                   |  ^   | bottom_half_7__mux_tree/n12            | NR2OPTIBD4BWP30P140LVT | 0.010 |   0.035 |    0.011 | 
     | bottom_half_7__mux_tree/U32/A1                   |  ^   | bottom_half_7__mux_tree/n12            | CKND2D8BWP30P140LVT    | 0.000 |   0.035 |    0.011 | 
     | bottom_half_7__mux_tree/U32/ZN                   |  v   | bottom_half_7__mux_tree/n42            | CKND2D8BWP30P140LVT    | 0.014 |   0.049 |    0.025 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_721_0/A2  |  v   | bottom_half_7__mux_tree/n42            | NR2OPTPAD4BWP30P140LVT | 0.016 |   0.065 |    0.040 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_721_0/ZN  |  ^   | bottom_half_7__mux_tree/n37            | NR2OPTPAD4BWP30P140LVT | 0.017 |   0.082 |    0.057 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC760_n37/I   |  ^   | bottom_half_7__mux_tree/n37            | DEL025D1BWP30P140LVT   | 0.001 |   0.083 |    0.058 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC760_n37/Z   |  ^   | bottom_half_7__mux_tree/FE_OCPN760_n37 | DEL025D1BWP30P140LVT   | 0.016 |   0.098 |    0.074 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_266_0/A2  |  ^   | bottom_half_7__mux_tree/FE_OCPN760_n37 | CKAN2D4BWP30P140LVT    | 0.000 |   0.098 |    0.074 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_266_0/Z   |  ^   | bottom_half_7__mux_tree/FE_OCPN123_n33 | CKAN2D4BWP30P140LVT    | 0.029 |   0.127 |    0.103 | 
     | bottom_half_7__mux_tree/U139/A1                  |  ^   | bottom_half_7__mux_tree/FE_OCPN123_n33 | AOI22D1BWP30P140LVT    | 0.007 |   0.134 |    0.110 | 
     | bottom_half_7__mux_tree/U139/ZN                  |  v   | bottom_half_7__mux_tree/n115           | AOI22D1BWP30P140LVT    | 0.055 |   0.189 |    0.165 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1003_0/A2    |  v   | bottom_half_7__mux_tree/n115           | ND3D1BWP30P140LVT      | 0.002 |   0.190 |    0.166 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1003_0/ZN    |  ^   | bottom_half_7__mux_tree/N390           | ND3D1BWP30P140LVT      | 0.016 |   0.207 |    0.183 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_21_/D |  ^   | bottom_half_7__mux_tree/N390           | DFQD1BWP30P140LVT      | 0.000 |   0.207 |    0.183 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                   |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                     |       |  -0.110 |   -0.085 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.085 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.078 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.078 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.072 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.072 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.065 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.055 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.036 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.035 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |   -0.025 | 
     | CTS_ccl_a_inv_00299/I                             |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.001 |  -0.049 |   -0.024 | 
     | CTS_ccl_a_inv_00299/ZN                            |  ^   | FE_USKN729_CTS_67 | INVD8BWP30P140LVT   | 0.004 |  -0.044 |   -0.020 | 
     | ccpot_FE_USKC729_CTS_67/I                         |  ^   | FE_USKN729_CTS_67 | INVD0BWP30P140LVT   | 0.000 |  -0.044 |   -0.020 | 
     | ccpot_FE_USKC729_CTS_67/ZN                        |  v   | FE_USKN730_CTS_67 | INVD0BWP30P140LVT   | 0.007 |  -0.037 |   -0.013 | 
     | ccpot_FE_USKC730_CTS_67/I                         |  v   | FE_USKN730_CTS_67 | INVD1P5BWP30P140LVT | 0.000 |  -0.037 |   -0.013 | 
     | ccpot_FE_USKC730_CTS_67/ZN                        |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.018 |  -0.020 |    0.004 | 
     | CTS_ccl_a_inv_00244/I                             |  ^   | CTS_67            | INVD4BWP30P140LVT   | 0.001 |  -0.019 |    0.005 | 
     | CTS_ccl_a_inv_00244/ZN                            |  v   | CTS_57            | INVD4BWP30P140LVT   | 0.011 |  -0.008 |    0.016 | 
     | CTS_cdb_inv_00380/I                               |  v   | CTS_57            | INVD0BWP30P140LVT   | 0.000 |  -0.008 |    0.016 | 
     | CTS_cdb_inv_00380/ZN                              |  ^   | CTS_54            | INVD0BWP30P140LVT   | 0.014 |   0.006 |    0.030 | 
     | CTS_cdb_inv_00381/I                               |  ^   | CTS_54            | INVD2BWP30P140LVT   | 0.000 |   0.006 |    0.030 | 
     | CTS_cdb_inv_00381/ZN                              |  v   | CTS_47            | INVD2BWP30P140LVT   | 0.009 |   0.015 |    0.039 | 
     | CTS_ccl_a_inv_00050/I                             |  v   | CTS_47            | INVD6BWP30P140LVT   | 0.000 |   0.015 |    0.039 | 
     | CTS_ccl_a_inv_00050/ZN                            |  ^   | CTS_45            | INVD6BWP30P140LVT   | 0.027 |   0.042 |    0.067 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_21_/CP |  ^   | CTS_45            | DFQD1BWP30P140LVT   | 0.002 |   0.044 |    0.068 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_
reg_13_/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_13_/D (v) checked with  
leading edge of 'clk'
Beginpoint: top_half_5__wire_pipeline/o_valid_reg_reg_7_/Q   (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.001
- Setup                        -0.002
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.153
- Arrival Time                  0.177
= Slack Time                   -0.024
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                   |          Cell           | Delay | Arrival | Required | 
     |                                                  |      |                                        |                         |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                    |                         |       |  -0.126 |   -0.150 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk                                    | INVD4BWP30P140LVT       | 0.001 |  -0.124 |   -0.149 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83                      | INVD4BWP30P140LVT       | 0.004 |  -0.120 |   -0.144 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83                      | CKND6BWP30P140LVT       | 0.000 |  -0.120 |   -0.144 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT       | 0.004 |  -0.116 |   -0.140 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT       | 0.000 |  -0.116 |   -0.140 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83                                 | CKND6BWP30P140LVT       | 0.007 |  -0.109 |   -0.133 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83                                 | CKND3BWP30P140LVT       | 0.013 |  -0.096 |   -0.120 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82                                 | CKND3BWP30P140LVT       | 0.023 |  -0.073 |   -0.097 | 
     | CTS_ccl_a_inv_00315/I                            |  ^   | CTS_82                                 | INVD8BWP30P140LVT       | 0.001 |  -0.072 |   -0.096 | 
     | CTS_ccl_a_inv_00315/ZN                           |  v   | CTS_77                                 | INVD8BWP30P140LVT       | 0.010 |  -0.062 |   -0.087 | 
     | CTS_ccl_a_inv_00301/I                            |  v   | CTS_77                                 | INVD6BWP30P140LVT       | 0.001 |  -0.062 |   -0.086 | 
     | CTS_ccl_a_inv_00301/ZN                           |  ^   | CTS_76                                 | INVD6BWP30P140LVT       | 0.009 |  -0.053 |   -0.077 | 
     | CTS_ccl_a_inv_00252/I                            |  ^   | CTS_76                                 | INVD3BWP30P140LVT       | 0.001 |  -0.052 |   -0.076 | 
     | CTS_ccl_a_inv_00252/ZN                           |  v   | CTS_56                                 | INVD3BWP30P140LVT       | 0.017 |  -0.035 |   -0.060 | 
     | CTS_ccl_a_inv_00098/I                            |  v   | CTS_56                                 | INVD6BWP30P140LVT       | 0.002 |  -0.033 |   -0.057 | 
     | CTS_ccl_a_inv_00098/ZN                           |  ^   | CTS_58                                 | INVD6BWP30P140LVT       | 0.029 |  -0.004 |   -0.028 | 
     | top_half_5__wire_pipeline/o_valid_reg_reg_7_/CP  |  ^   | CTS_58                                 | DFQD2BWP30P140LVT       | 0.004 |   0.001 |   -0.024 | 
     | top_half_5__wire_pipeline/o_valid_reg_reg_7_/Q   |  v   | inner_valid_wire[47]                   | DFQD2BWP30P140LVT       | 0.060 |   0.060 |    0.036 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1122_0/A2    |  v   | inner_valid_wire[47]                   | CKND2D3BWP30P140LVT     | 0.002 |   0.062 |    0.038 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1122_0/ZN    |  ^   | bottom_half_7__mux_tree/FE_RN_421_0    | CKND2D3BWP30P140LVT     | 0.029 |   0.091 |    0.067 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1121_0/A2    |  ^   | bottom_half_7__mux_tree/FE_RN_421_0    | NR2OPTIBD12BWP30P140LVT | 0.004 |   0.095 |    0.071 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1121_0/ZN    |  v   | bottom_half_7__mux_tree/n66            | NR2OPTIBD12BWP30P140LVT | 0.010 |   0.105 |    0.081 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC745_n66/I   |  v   | bottom_half_7__mux_tree/n66            | BUFFD4BWP30P140LVT      | 0.001 |   0.106 |    0.082 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC745_n66/Z   |  v   | bottom_half_7__mux_tree/FE_OCPN745_n66 | BUFFD4BWP30P140LVT      | 0.014 |   0.120 |    0.096 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC731_n66/I   |  v   | bottom_half_7__mux_tree/FE_OCPN745_n66 | INVD4BWP30P140LVT       | 0.000 |   0.121 |    0.096 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC731_n66/ZN  |  ^   | bottom_half_7__mux_tree/FE_OFN37_n26   | INVD4BWP30P140LVT       | 0.005 |   0.125 |    0.101 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1207_0/A1    |  ^   | bottom_half_7__mux_tree/FE_OFN37_n26   | OA21D4BWP30P140LVT      | 0.000 |   0.126 |    0.101 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1207_0/Z     |  ^   | bottom_half_7__mux_tree/n67            | OA21D4BWP30P140LVT      | 0.016 |   0.142 |    0.118 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1128_0/A1    |  ^   | bottom_half_7__mux_tree/n67            | ND2D4BWP30P140LVT       | 0.000 |   0.142 |    0.118 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1128_0/ZN    |  v   | bottom_half_7__mux_tree/n68            | ND2D4BWP30P140LVT       | 0.011 |   0.153 |    0.129 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_508_0/A1  |  v   | bottom_half_7__mux_tree/n68            | NR2D2BWP30P140LVT       | 0.001 |   0.154 |    0.130 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_508_0/ZN  |  ^   | bottom_half_7__mux_tree/n71            | NR2D2BWP30P140LVT       | 0.012 |   0.166 |    0.142 | 
     | bottom_half_7__mux_tree/U87/A1                   |  ^   | bottom_half_7__mux_tree/n71            | ND3D2BWP30P140LVT       | 0.000 |   0.166 |    0.142 | 
     | bottom_half_7__mux_tree/U87/ZN                   |  v   | bottom_half_7__mux_tree/N382           | ND3D2BWP30P140LVT       | 0.010 |   0.177 |    0.153 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_13_/D |  v   | bottom_half_7__mux_tree/N382           | DFQD4BWP30P140LVT       | 0.000 |   0.177 |    0.153 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |        |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk    |                   |       |  -0.110 |   -0.085 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk    | INVD6BWP30P140LVT | 0.015 |  -0.095 |   -0.071 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42 | INVD6BWP30P140LVT | 0.009 |  -0.086 |   -0.062 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42 | INVD1BWP30P140LVT | 0.001 |  -0.085 |   -0.061 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.009 |  -0.076 |   -0.052 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.000 |  -0.076 |   -0.052 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35 | INVD1BWP30P140LVT | 0.007 |  -0.069 |   -0.045 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35 | INVD2BWP30P140LVT | 0.000 |  -0.069 |   -0.045 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.012 |  -0.057 |   -0.032 | 
     | CTS_ccl_a_inv_00272/I                             |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.001 |  -0.056 |   -0.031 | 
     | CTS_ccl_a_inv_00272/ZN                            |  v   | CTS_31 | INVD2BWP30P140LVT | 0.013 |  -0.043 |   -0.019 | 
     | CTS_ccl_a_inv_00062/I                             |  v   | CTS_31 | INVD4BWP30P140LVT | 0.000 |  -0.043 |   -0.019 | 
     | CTS_ccl_a_inv_00062/ZN                            |  ^   | CTS_32 | INVD4BWP30P140LVT | 0.040 |  -0.003 |    0.021 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_13_/CP |  ^   | CTS_32 | DFQD4BWP30P140LVT | 0.004 |   0.001 |    0.025 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_
reg_29_/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_29_/D (v) checked with  
leading edge of 'clk'
Beginpoint: top_half_5__wire_pipeline/o_valid_reg_reg_7_/Q   (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.023
- Setup                        -0.004
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.176
- Arrival Time                  0.201
= Slack Time                   -0.024
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |          Cell           | Delay | Arrival | Required | 
     |                                                    |      |                                        |                         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                         |       |  -0.126 |   -0.150 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk                                    | INVD4BWP30P140LVT       | 0.001 |  -0.124 |   -0.149 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83                      | INVD4BWP30P140LVT       | 0.004 |  -0.120 |   -0.144 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83                      | CKND6BWP30P140LVT       | 0.000 |  -0.120 |   -0.144 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT       | 0.004 |  -0.116 |   -0.140 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT       | 0.000 |  -0.116 |   -0.140 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83                                 | CKND6BWP30P140LVT       | 0.007 |  -0.109 |   -0.133 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83                                 | CKND3BWP30P140LVT       | 0.013 |  -0.096 |   -0.120 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82                                 | CKND3BWP30P140LVT       | 0.023 |  -0.073 |   -0.097 | 
     | CTS_ccl_a_inv_00315/I                              |  ^   | CTS_82                                 | INVD8BWP30P140LVT       | 0.001 |  -0.072 |   -0.096 | 
     | CTS_ccl_a_inv_00315/ZN                             |  v   | CTS_77                                 | INVD8BWP30P140LVT       | 0.010 |  -0.062 |   -0.086 | 
     | CTS_ccl_a_inv_00301/I                              |  v   | CTS_77                                 | INVD6BWP30P140LVT       | 0.001 |  -0.062 |   -0.086 | 
     | CTS_ccl_a_inv_00301/ZN                             |  ^   | CTS_76                                 | INVD6BWP30P140LVT       | 0.009 |  -0.053 |   -0.077 | 
     | CTS_ccl_a_inv_00252/I                              |  ^   | CTS_76                                 | INVD3BWP30P140LVT       | 0.001 |  -0.052 |   -0.076 | 
     | CTS_ccl_a_inv_00252/ZN                             |  v   | CTS_56                                 | INVD3BWP30P140LVT       | 0.017 |  -0.035 |   -0.060 | 
     | CTS_ccl_a_inv_00098/I                              |  v   | CTS_56                                 | INVD6BWP30P140LVT       | 0.002 |  -0.033 |   -0.057 | 
     | CTS_ccl_a_inv_00098/ZN                             |  ^   | CTS_58                                 | INVD6BWP30P140LVT       | 0.029 |  -0.004 |   -0.028 | 
     | top_half_5__wire_pipeline/o_valid_reg_reg_7_/CP    |  ^   | CTS_58                                 | DFQD2BWP30P140LVT       | 0.004 |   0.001 |   -0.024 | 
     | top_half_5__wire_pipeline/o_valid_reg_reg_7_/Q     |  v   | inner_valid_wire[47]                   | DFQD2BWP30P140LVT       | 0.060 |   0.060 |    0.036 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1122_0/A2      |  v   | inner_valid_wire[47]                   | CKND2D3BWP30P140LVT     | 0.002 |   0.062 |    0.038 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1122_0/ZN      |  ^   | bottom_half_7__mux_tree/FE_RN_421_0    | CKND2D3BWP30P140LVT     | 0.029 |   0.091 |    0.067 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1121_0/A2      |  ^   | bottom_half_7__mux_tree/FE_RN_421_0    | NR2OPTIBD12BWP30P140LVT | 0.004 |   0.095 |    0.071 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1121_0/ZN      |  v   | bottom_half_7__mux_tree/n66            | NR2OPTIBD12BWP30P140LVT | 0.010 |   0.105 |    0.081 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC730_n66/I     |  v   | bottom_half_7__mux_tree/n66            | INVD8BWP30P140LVT       | 0.001 |   0.106 |    0.082 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC730_n66/ZN    |  ^   | bottom_half_7__mux_tree/FE_RN_4        | INVD8BWP30P140LVT       | 0.009 |   0.115 |    0.091 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC750_FE_RN_4/I |  ^   | bottom_half_7__mux_tree/FE_RN_4        | INVD8BWP30P140LVT       | 0.001 |   0.115 |    0.091 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC750_FE_RN_4/Z |  v   | bottom_half_7__mux_tree/FE_OCPN434_n66 | INVD8BWP30P140LVT       | 0.006 |   0.122 |    0.098 | 
     | N                                                  |      |                                        |                         |       |         |          | 
     | bottom_half_7__mux_tree/U88/B1                     |  v   | bottom_half_7__mux_tree/FE_OCPN434_n66 | AOI22D1BWP30P140LVT     | 0.002 |   0.123 |    0.099 | 
     | bottom_half_7__mux_tree/U88/ZN                     |  ^   | bottom_half_7__mux_tree/n72            | AOI22D1BWP30P140LVT     | 0.019 |   0.142 |    0.118 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_27_0/B      |  ^   | bottom_half_7__mux_tree/n72            | IOA21D2BWP30P140LVT     | 0.000 |   0.142 |    0.118 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_27_0/ZN     |  v   | bottom_half_7__mux_tree/n73            | IOA21D2BWP30P140LVT     | 0.030 |   0.172 |    0.148 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_850_0/B1    |  v   | bottom_half_7__mux_tree/n73            | INR2D1BWP30P140LVT      | 0.001 |   0.173 |    0.149 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_850_0/ZN    |  ^   | bottom_half_7__mux_tree/n76            | INR2D1BWP30P140LVT      | 0.014 |   0.187 |    0.163 | 
     | bottom_half_7__mux_tree/U93/A1                     |  ^   | bottom_half_7__mux_tree/n76            | ND3D1BWP30P140LVT       | 0.000 |   0.187 |    0.163 | 
     | bottom_half_7__mux_tree/U93/ZN                     |  v   | bottom_half_7__mux_tree/N398           | ND3D1BWP30P140LVT       | 0.014 |   0.201 |    0.176 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_29_/D   |  v   | bottom_half_7__mux_tree/N398           | DFQD1BWP30P140LVT       | 0.000 |   0.201 |    0.176 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                   |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                     |       |  -0.110 |   -0.086 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.085 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.078 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.078 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.072 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.072 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.065 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.056 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.036 | 
     | CTS_ccl_a_inv_00317/I                             |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.059 |   -0.035 | 
     | CTS_ccl_a_inv_00317/ZN                            |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.055 |   -0.031 | 
     | ccpot_FE_USKC763_CTS_81/I                         |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.055 |   -0.031 | 
     | ccpot_FE_USKC763_CTS_81/ZN                        |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.050 |   -0.026 | 
     | ccpot_FE_USKC764_CTS_81/I                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.050 |   -0.026 | 
     | ccpot_FE_USKC764_CTS_81/ZN                        |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.012 |  -0.038 |   -0.014 | 
     | CTS_ccl_a_inv_00297/I                             |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.034 |   -0.010 | 
     | CTS_ccl_a_inv_00297/ZN                            |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.022 |    0.002 | 
     | CTS_ccl_a_inv_00254/I                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.000 |  -0.022 |    0.002 | 
     | CTS_ccl_a_inv_00254/ZN                            |  v   | CTS_70            | INVD4BWP30P140LVT   | 0.011 |  -0.011 |    0.013 | 
     | CTS_ccl_a_inv_00094/I                             |  v   | CTS_70            | INVD6BWP30P140LVT   | 0.002 |  -0.009 |    0.015 | 
     | CTS_ccl_a_inv_00094/ZN                            |  ^   | CTS_72            | INVD6BWP30P140LVT   | 0.028 |   0.019 |    0.043 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_29_/CP |  ^   | CTS_72            | DFQD1BWP30P140LVT   | 0.004 |   0.023 |    0.047 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_
reg_11_/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_11_/D (v) checked with  
leading edge of 'clk'
Beginpoint: top_half_5__wire_pipeline/o_valid_reg_reg_7_/Q   (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.040
- Setup                        -0.004
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.195
- Arrival Time                  0.219
= Slack Time                   -0.024
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |          Cell           | Delay | Arrival | Required | 
     |                                                    |      |                                        |                         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                         |       |  -0.126 |   -0.150 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk                                    | INVD4BWP30P140LVT       | 0.001 |  -0.124 |   -0.149 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83                      | INVD4BWP30P140LVT       | 0.004 |  -0.120 |   -0.144 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83                      | CKND6BWP30P140LVT       | 0.000 |  -0.120 |   -0.144 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT       | 0.004 |  -0.116 |   -0.140 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT       | 0.000 |  -0.116 |   -0.140 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83                                 | CKND6BWP30P140LVT       | 0.007 |  -0.109 |   -0.133 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83                                 | CKND3BWP30P140LVT       | 0.013 |  -0.096 |   -0.120 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82                                 | CKND3BWP30P140LVT       | 0.023 |  -0.073 |   -0.097 | 
     | CTS_ccl_a_inv_00315/I                              |  ^   | CTS_82                                 | INVD8BWP30P140LVT       | 0.001 |  -0.072 |   -0.096 | 
     | CTS_ccl_a_inv_00315/ZN                             |  v   | CTS_77                                 | INVD8BWP30P140LVT       | 0.010 |  -0.062 |   -0.086 | 
     | CTS_ccl_a_inv_00301/I                              |  v   | CTS_77                                 | INVD6BWP30P140LVT       | 0.001 |  -0.062 |   -0.086 | 
     | CTS_ccl_a_inv_00301/ZN                             |  ^   | CTS_76                                 | INVD6BWP30P140LVT       | 0.009 |  -0.053 |   -0.077 | 
     | CTS_ccl_a_inv_00252/I                              |  ^   | CTS_76                                 | INVD3BWP30P140LVT       | 0.001 |  -0.052 |   -0.076 | 
     | CTS_ccl_a_inv_00252/ZN                             |  v   | CTS_56                                 | INVD3BWP30P140LVT       | 0.017 |  -0.035 |   -0.060 | 
     | CTS_ccl_a_inv_00098/I                              |  v   | CTS_56                                 | INVD6BWP30P140LVT       | 0.002 |  -0.033 |   -0.057 | 
     | CTS_ccl_a_inv_00098/ZN                             |  ^   | CTS_58                                 | INVD6BWP30P140LVT       | 0.029 |  -0.004 |   -0.028 | 
     | top_half_5__wire_pipeline/o_valid_reg_reg_7_/CP    |  ^   | CTS_58                                 | DFQD2BWP30P140LVT       | 0.004 |   0.001 |   -0.024 | 
     | top_half_5__wire_pipeline/o_valid_reg_reg_7_/Q     |  v   | inner_valid_wire[47]                   | DFQD2BWP30P140LVT       | 0.060 |   0.060 |    0.036 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1122_0/A2      |  v   | inner_valid_wire[47]                   | CKND2D3BWP30P140LVT     | 0.002 |   0.062 |    0.038 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1122_0/ZN      |  ^   | bottom_half_7__mux_tree/FE_RN_421_0    | CKND2D3BWP30P140LVT     | 0.029 |   0.091 |    0.067 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1121_0/A2      |  ^   | bottom_half_7__mux_tree/FE_RN_421_0    | NR2OPTIBD12BWP30P140LVT | 0.004 |   0.095 |    0.071 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1121_0/ZN      |  v   | bottom_half_7__mux_tree/n66            | NR2OPTIBD12BWP30P140LVT | 0.010 |   0.105 |    0.081 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC730_n66/I     |  v   | bottom_half_7__mux_tree/n66            | INVD8BWP30P140LVT       | 0.001 |   0.106 |    0.082 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC730_n66/ZN    |  ^   | bottom_half_7__mux_tree/FE_RN_4        | INVD8BWP30P140LVT       | 0.009 |   0.115 |    0.091 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC751_FE_RN_4/I |  ^   | bottom_half_7__mux_tree/FE_RN_4        | CKND6BWP30P140LVT       | 0.002 |   0.117 |    0.093 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC751_FE_RN_4/Z |  v   | bottom_half_7__mux_tree/FE_OCPN504_n66 | CKND6BWP30P140LVT       | 0.009 |   0.126 |    0.102 | 
     | N                                                  |      |                                        |                         |       |         |          | 
     | bottom_half_7__mux_tree/U197/B1                    |  v   | bottom_half_7__mux_tree/FE_OCPN504_n66 | AOI22D1BWP30P140LVT     | 0.001 |   0.128 |    0.103 | 
     | bottom_half_7__mux_tree/U197/ZN                    |  ^   | bottom_half_7__mux_tree/n169           | AOI22D1BWP30P140LVT     | 0.024 |   0.152 |    0.128 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1027_0/A1      |  ^   | bottom_half_7__mux_tree/n169           | ND2D2BWP30P140LVT       | 0.000 |   0.152 |    0.128 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1027_0/ZN      |  v   | bottom_half_7__mux_tree/n170           | ND2D2BWP30P140LVT       | 0.030 |   0.181 |    0.157 | 
     | bottom_half_7__mux_tree/U199/B                     |  v   | bottom_half_7__mux_tree/n170           | AOI21D1BWP30P140LVT     | 0.001 |   0.182 |    0.158 | 
     | bottom_half_7__mux_tree/U199/ZN                    |  ^   | bottom_half_7__mux_tree/n173           | AOI21D1BWP30P140LVT     | 0.022 |   0.204 |    0.180 | 
     | bottom_half_7__mux_tree/U202/A1                    |  ^   | bottom_half_7__mux_tree/n173           | ND3D1BWP30P140LVT       | 0.000 |   0.204 |    0.180 | 
     | bottom_half_7__mux_tree/U202/ZN                    |  v   | bottom_half_7__mux_tree/N380           | ND3D1BWP30P140LVT       | 0.015 |   0.219 |    0.195 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_11_/D   |  v   | bottom_half_7__mux_tree/N380           | DFQD1BWP30P140LVT       | 0.000 |   0.219 |    0.195 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                   |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                     |       |  -0.110 |   -0.086 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.085 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.078 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.078 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.072 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.072 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.065 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.056 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.036 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.035 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |   -0.025 | 
     | CTS_ccl_a_inv_00299/I                             |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.001 |  -0.049 |   -0.025 | 
     | CTS_ccl_a_inv_00299/ZN                            |  ^   | FE_USKN729_CTS_67 | INVD8BWP30P140LVT   | 0.004 |  -0.044 |   -0.020 | 
     | ccpot_FE_USKC729_CTS_67/I                         |  ^   | FE_USKN729_CTS_67 | INVD0BWP30P140LVT   | 0.000 |  -0.044 |   -0.020 | 
     | ccpot_FE_USKC729_CTS_67/ZN                        |  v   | FE_USKN730_CTS_67 | INVD0BWP30P140LVT   | 0.007 |  -0.037 |   -0.013 | 
     | ccpot_FE_USKC730_CTS_67/I                         |  v   | FE_USKN730_CTS_67 | INVD1P5BWP30P140LVT | 0.000 |  -0.037 |   -0.013 | 
     | ccpot_FE_USKC730_CTS_67/ZN                        |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.018 |  -0.020 |    0.004 | 
     | CTS_ccl_a_inv_00250/I                             |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.000 |  -0.019 |    0.005 | 
     | CTS_ccl_a_inv_00250/ZN                            |  v   | CTS_49            | INVD1P5BWP30P140LVT | 0.022 |   0.002 |    0.026 | 
     | CTS_ccl_a_inv_00144/I                             |  v   | CTS_49            | INVD6BWP30P140LVT   | 0.001 |   0.004 |    0.028 | 
     | CTS_ccl_a_inv_00144/ZN                            |  ^   | CTS_48            | INVD6BWP30P140LVT   | 0.033 |   0.037 |    0.061 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_11_/CP |  ^   | CTS_48            | DFQD1BWP30P140LVT   | 0.003 |   0.040 |    0.064 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin bottom_half_1__mux_tree/o_data_bus_reg_
reg_29_/CP 
Endpoint:   bottom_half_1__mux_tree/o_data_bus_reg_reg_29_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.023
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.162
- Arrival Time                  0.186
= Slack Time                   -0.024
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                         |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                     |                     |       |  -0.126 |   -0.150 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                     | INVD6BWP30P140LVT   | 0.014 |  -0.112 |   -0.136 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                  | INVD6BWP30P140LVT   | 0.008 |  -0.104 |   -0.128 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                  | INVD4BWP30P140LVT   | 0.001 |  -0.103 |   -0.127 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                  | INVD4BWP30P140LVT   | 0.009 |  -0.094 |   -0.118 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                  | INVD4BWP30P140LVT   | 0.005 |  -0.089 |   -0.113 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                  | INVD4BWP30P140LVT   | 0.012 |  -0.077 |   -0.101 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                  | INVD6BWP30P140LVT   | 0.001 |  -0.077 |   -0.101 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                  | INVD6BWP30P140LVT   | 0.013 |  -0.064 |   -0.088 | 
     | CTS_ccl_a_inv_00260/I                              |  ^   | CTS_24                                  | CKND8BWP30P140LVT   | 0.003 |  -0.061 |   -0.085 | 
     | CTS_ccl_a_inv_00260/ZN                             |  v   | CTS_17                                  | CKND8BWP30P140LVT   | 0.009 |  -0.052 |   -0.076 | 
     | CTS_ccl_a_inv_00132/I                              |  v   | CTS_17                                  | INVD8BWP30P140LVT   | 0.001 |  -0.051 |   -0.075 | 
     | CTS_ccl_a_inv_00132/ZN                             |  ^   | CTS_16                                  | INVD8BWP30P140LVT   | 0.021 |  -0.030 |   -0.054 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/CP       |  ^   | CTS_16                                  | DFQD2BWP30P140LVT   | 0.002 |  -0.027 |   -0.051 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/Q        |  v   | i_cmd_id_6__inner_cmd_wire[1]           | DFQD2BWP30P140LVT   | 0.053 |   0.025 |    0.001 | 
     | bottom_half_1__mux_tree/U18/B1                     |  v   | i_cmd_id_6__inner_cmd_wire[1]           | INR2D2BWP30P140LVT  | 0.000 |   0.026 |    0.002 | 
     | bottom_half_1__mux_tree/U18/ZN                     |  ^   | bottom_half_1__mux_tree/n6              | INR2D2BWP30P140LVT  | 0.010 |   0.036 |    0.012 | 
     | bottom_half_1__mux_tree/U12/A2                     |  ^   | bottom_half_1__mux_tree/n6              | CKND2D4BWP30P140LVT | 0.000 |   0.036 |    0.012 | 
     | bottom_half_1__mux_tree/U12/ZN                     |  v   | bottom_half_1__mux_tree/n27             | CKND2D4BWP30P140LVT | 0.021 |   0.057 |    0.033 | 
     | bottom_half_1__mux_tree/U41/B1                     |  v   | bottom_half_1__mux_tree/n27             | INR2D6BWP30P140LVT  | 0.005 |   0.062 |    0.038 | 
     | bottom_half_1__mux_tree/U41/ZN                     |  ^   | bottom_half_1__mux_tree/n38             | INR2D6BWP30P140LVT  | 0.015 |   0.077 |    0.053 | 
     | bottom_half_1__mux_tree/U50/A1                     |  ^   | bottom_half_1__mux_tree/n38             | INR2D4BWP30P140LVT  | 0.000 |   0.077 |    0.053 | 
     | bottom_half_1__mux_tree/U50/ZN                     |  ^   | bottom_half_1__mux_tree/n35             | INR2D4BWP30P140LVT  | 0.017 |   0.095 |    0.071 | 
     | bottom_half_1__mux_tree/placeopt_FE_OCPC644_n35/I  |  ^   | bottom_half_1__mux_tree/n35             | CKND6BWP30P140LVT   | 0.000 |   0.095 |    0.071 | 
     | bottom_half_1__mux_tree/placeopt_FE_OCPC644_n35/ZN |  v   | bottom_half_1__mux_tree/FE_OFN28_n35    | CKND6BWP30P140LVT   | 0.008 |   0.103 |    0.079 | 
     | bottom_half_1__mux_tree/placeopt_FE_OCPC646_n35/I  |  v   | bottom_half_1__mux_tree/FE_OFN28_n35    | INVD1BWP30P140LVT   | 0.001 |   0.104 |    0.080 | 
     | bottom_half_1__mux_tree/placeopt_FE_OCPC646_n35/ZN |  ^   | bottom_half_1__mux_tree/FE_OCPN165_n209 | INVD1BWP30P140LVT   | 0.044 |   0.148 |    0.124 | 
     | bottom_half_1__mux_tree/U208/B1                    |  ^   | bottom_half_1__mux_tree/FE_OCPN165_n209 | AOI22D0BWP30P140LVT | 0.003 |   0.151 |    0.127 | 
     | bottom_half_1__mux_tree/U208/ZN                    |  v   | bottom_half_1__mux_tree/n171            | AOI22D0BWP30P140LVT | 0.022 |   0.173 |    0.149 | 
     | bottom_half_1__mux_tree/U210/A2                    |  v   | bottom_half_1__mux_tree/n171            | ND3D1BWP30P140LVT   | 0.000 |   0.173 |    0.149 | 
     | bottom_half_1__mux_tree/U210/ZN                    |  ^   | bottom_half_1__mux_tree/N398            | ND3D1BWP30P140LVT   | 0.013 |   0.186 |    0.162 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_29_/D   |  ^   | bottom_half_1__mux_tree/N398            | DFQD1BWP30P140LVT   | 0.000 |   0.186 |    0.162 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                   |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                     |       |  -0.110 |   -0.086 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT   | 0.000 |  -0.109 |   -0.085 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.102 |   -0.078 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.102 |   -0.078 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.096 |   -0.072 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.096 |   -0.072 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.089 |   -0.065 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.010 |  -0.080 |   -0.056 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.020 |  -0.060 |   -0.036 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.059 |   -0.035 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.049 |   -0.025 | 
     | CTS_ccl_a_inv_00301/I                             |  v   | CTS_77            | INVD6BWP30P140LVT   | 0.001 |  -0.049 |   -0.025 | 
     | CTS_ccl_a_inv_00301/ZN                            |  ^   | CTS_76            | INVD6BWP30P140LVT   | 0.009 |  -0.040 |   -0.016 | 
     | CTS_ccl_a_inv_00268/I                             |  ^   | CTS_76            | INVD4BWP30P140LVT   | 0.001 |  -0.039 |   -0.015 | 
     | CTS_ccl_a_inv_00268/ZN                            |  v   | FE_USKN767_CTS_60 | INVD4BWP30P140LVT   | 0.004 |  -0.035 |   -0.011 | 
     | ccpot_FE_USKC767_CTS_60/I                         |  v   | FE_USKN767_CTS_60 | INVD1P5BWP30P140LVT | 0.000 |  -0.035 |   -0.011 | 
     | ccpot_FE_USKC767_CTS_60/ZN                        |  ^   | FE_USKN768_CTS_60 | INVD1P5BWP30P140LVT | 0.005 |  -0.030 |   -0.006 | 
     | ccpot_FE_USKC768_CTS_60/I                         |  ^   | FE_USKN768_CTS_60 | INVD1P5BWP30P140LVT | 0.000 |  -0.030 |   -0.006 | 
     | ccpot_FE_USKC768_CTS_60/ZN                        |  v   | CTS_60            | INVD1P5BWP30P140LVT | 0.017 |  -0.013 |    0.011 | 
     | CTS_ccl_a_inv_00110/I                             |  v   | CTS_60            | INVD6BWP30P140LVT   | 0.002 |  -0.011 |    0.013 | 
     | CTS_ccl_a_inv_00110/ZN                            |  ^   | CTS_59            | INVD6BWP30P140LVT   | 0.032 |   0.021 |    0.045 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_29_/CP |  ^   | CTS_59            | DFQD1BWP30P140LVT   | 0.002 |   0.023 |    0.047 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_
reg_15_/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_15_/D (v) checked with  
leading edge of 'clk'
Beginpoint: top_half_5__wire_pipeline/o_valid_reg_reg_7_/Q   (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.005
- Setup                        -0.003
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.158
- Arrival Time                  0.182
= Slack Time                   -0.024
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                   |            Cell            | Delay | Arrival | Required | 
     |                                                  |      |                                        |                            |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                    |                            |       |  -0.126 |   -0.149 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk                                    | INVD4BWP30P140LVT          | 0.001 |  -0.124 |   -0.148 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83                      | INVD4BWP30P140LVT          | 0.004 |  -0.120 |   -0.144 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83                      | CKND6BWP30P140LVT          | 0.000 |  -0.120 |   -0.144 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT          | 0.004 |  -0.116 |   -0.139 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT          | 0.000 |  -0.116 |   -0.139 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83                                 | CKND6BWP30P140LVT          | 0.007 |  -0.109 |   -0.133 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83                                 | CKND3BWP30P140LVT          | 0.013 |  -0.096 |   -0.120 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82                                 | CKND3BWP30P140LVT          | 0.023 |  -0.073 |   -0.097 | 
     | CTS_ccl_a_inv_00315/I                            |  ^   | CTS_82                                 | INVD8BWP30P140LVT          | 0.001 |  -0.072 |   -0.096 | 
     | CTS_ccl_a_inv_00315/ZN                           |  v   | CTS_77                                 | INVD8BWP30P140LVT          | 0.010 |  -0.062 |   -0.086 | 
     | CTS_ccl_a_inv_00301/I                            |  v   | CTS_77                                 | INVD6BWP30P140LVT          | 0.001 |  -0.062 |   -0.085 | 
     | CTS_ccl_a_inv_00301/ZN                           |  ^   | CTS_76                                 | INVD6BWP30P140LVT          | 0.009 |  -0.053 |   -0.077 | 
     | CTS_ccl_a_inv_00252/I                            |  ^   | CTS_76                                 | INVD3BWP30P140LVT          | 0.001 |  -0.052 |   -0.076 | 
     | CTS_ccl_a_inv_00252/ZN                           |  v   | CTS_56                                 | INVD3BWP30P140LVT          | 0.017 |  -0.035 |   -0.059 | 
     | CTS_ccl_a_inv_00098/I                            |  v   | CTS_56                                 | INVD6BWP30P140LVT          | 0.002 |  -0.033 |   -0.057 | 
     | CTS_ccl_a_inv_00098/ZN                           |  ^   | CTS_58                                 | INVD6BWP30P140LVT          | 0.029 |  -0.004 |   -0.028 | 
     | top_half_5__wire_pipeline/o_valid_reg_reg_7_/CP  |  ^   | CTS_58                                 | DFQD2BWP30P140LVT          | 0.004 |   0.001 |   -0.023 | 
     | top_half_5__wire_pipeline/o_valid_reg_reg_7_/Q   |  v   | inner_valid_wire[47]                   | DFQD2BWP30P140LVT          | 0.060 |   0.060 |    0.036 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1122_0/A2    |  v   | inner_valid_wire[47]                   | CKND2D3BWP30P140LVT        | 0.002 |   0.062 |    0.039 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1122_0/ZN    |  ^   | bottom_half_7__mux_tree/FE_RN_421_0    | CKND2D3BWP30P140LVT        | 0.029 |   0.091 |    0.067 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1121_0/A2    |  ^   | bottom_half_7__mux_tree/FE_RN_421_0    | NR2OPTIBD12BWP30P140LVT    | 0.004 |   0.095 |    0.072 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1121_0/ZN    |  v   | bottom_half_7__mux_tree/n66            | NR2OPTIBD12BWP30P140LVT    | 0.010 |   0.105 |    0.082 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC745_n66/I   |  v   | bottom_half_7__mux_tree/n66            | BUFFD4BWP30P140LVT         | 0.001 |   0.106 |    0.082 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC745_n66/Z   |  v   | bottom_half_7__mux_tree/FE_OCPN745_n66 | BUFFD4BWP30P140LVT         | 0.014 |   0.120 |    0.097 | 
     | bottom_half_7__mux_tree/U142/B1                  |  v   | bottom_half_7__mux_tree/FE_OCPN745_n66 | AOI22D2BWP30P140LVT        | 0.000 |   0.121 |    0.097 | 
     | bottom_half_7__mux_tree/U142/ZN                  |  ^   | bottom_half_7__mux_tree/n117           | AOI22D2BWP30P140LVT        | 0.015 |   0.135 |    0.112 | 
     | bottom_half_7__mux_tree/U143/B                   |  ^   | bottom_half_7__mux_tree/n117           | IOA21D2BWP30P140LVT        | 0.000 |   0.136 |    0.112 | 
     | bottom_half_7__mux_tree/U143/ZN                  |  v   | bottom_half_7__mux_tree/n118           | IOA21D2BWP30P140LVT        | 0.017 |   0.153 |    0.129 | 
     | bottom_half_7__mux_tree/U144/B                   |  v   | bottom_half_7__mux_tree/n118           | AOI21OPTREPBD2BWP30P140LVT | 0.001 |   0.154 |    0.130 | 
     | bottom_half_7__mux_tree/U144/ZN                  |  ^   | bottom_half_7__mux_tree/n121           | AOI21OPTREPBD2BWP30P140LVT | 0.014 |   0.168 |    0.144 | 
     | bottom_half_7__mux_tree/U147/A1                  |  ^   | bottom_half_7__mux_tree/n121           | ND3D1BWP30P140LVT          | 0.000 |   0.168 |    0.144 | 
     | bottom_half_7__mux_tree/U147/ZN                  |  v   | bottom_half_7__mux_tree/N384           | ND3D1BWP30P140LVT          | 0.014 |   0.182 |    0.158 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_15_/D |  v   | bottom_half_7__mux_tree/N384           | DFQD1BWP30P140LVT          | 0.000 |   0.182 |    0.158 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.110
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.110 |   -0.086 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT | 0.000 |  -0.109 |   -0.086 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.007 |  -0.102 |   -0.078 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.102 |   -0.078 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.006 |  -0.096 |   -0.072 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.096 |   -0.072 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.089 |   -0.066 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT | 0.010 |  -0.080 |   -0.056 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.020 |  -0.060 |   -0.036 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.059 |   -0.035 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.049 |   -0.026 | 
     | CTS_ccl_a_inv_00301/I                             |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.049 |   -0.025 | 
     | CTS_ccl_a_inv_00301/ZN                            |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.009 |  -0.040 |   -0.016 | 
     | CTS_ccl_a_inv_00252/I                             |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.039 |   -0.016 | 
     | CTS_ccl_a_inv_00252/ZN                            |  v   | CTS_56            | INVD3BWP30P140LVT | 0.012 |  -0.028 |   -0.004 | 
     | CTS_ccl_a_inv_00142/I                             |  v   | CTS_56            | CKND8BWP30P140LVT | 0.002 |  -0.025 |   -0.002 | 
     | CTS_ccl_a_inv_00142/ZN                            |  ^   | CTS_55            | CKND8BWP30P140LVT | 0.022 |  -0.003 |    0.020 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_15_/CP |  ^   | CTS_55            | DFQD1BWP30P140LVT | 0.008 |   0.005 |    0.028 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 

