--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml calc_project_top.twx calc_project_top.ncd -o
calc_project_top.twr calc_project_top.pcf

Design file:              calc_project_top.ncd
Physical constraint file: calc_project_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 54094613 paths analyzed, 4660 endpoints analyzed, 17 failing endpoints
 17 timing errors detected. (17 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.071ns.
--------------------------------------------------------------------------------

Paths for end point core_uut/prime_uut/Ready (SLICE_X7Y36.A5), 8464785 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/i_5_1 (FF)
  Destination:          core_uut/prime_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.035ns (Levels of Logic = 17)
  Clock Path Skew:      -0.001ns (0.275 - 0.276)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/i_5_1 to core_uut/prime_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.391   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B1      net (fanout=2)        0.772   core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B       Tilo                  0.259   core_uut/prime_uut/i_2_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>121
    SLICE_X9Y42.C2       net (fanout=11)       0.658   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>12
    SLICE_X9Y42.C        Tilo                  0.259   core_uut/prime_uut/input_A_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1_SW1
    SLICE_X9Y43.B4       net (fanout=1)        0.488   N280
    SLICE_X9Y43.B        Tilo                  0.259   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B5      net (fanout=8)        0.646   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[7]_GND_11_o_MUX_444_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11
    SLICE_X11Y45.D5      net (fanout=7)        0.414   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<4>
    SLICE_X11Y45.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>2
    SLICE_X13Y46.A3      net (fanout=4)        0.517   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>1
    SLICE_X13Y46.A       Tilo                  0.259   N479
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>11_1
    SLICE_X9Y45.C6       net (fanout=2)        0.572   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>11
    SLICE_X9Y45.C        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[5]_GND_11_o_MUX_468_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2
    SLICE_X11Y47.A5      net (fanout=5)        0.567   N289
    SLICE_X11Y47.A       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[6]_GND_11_o_MUX_487_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24
    SLICE_X10Y45.C3      net (fanout=16)       0.552   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<2>
    SLICE_X10Y45.C       Tilo                  0.204   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_489_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_493_o141
    SLICE_X8Y47.DX       net (fanout=1)        0.582   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_489_o
    SLICE_X8Y47.COUT     Tdxcy                 0.097   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X8Y48.CMUX     Tcinc                 0.272   N248
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X11Y49.D3      net (fanout=1)        0.554   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<7>
    SLICE_X11Y49.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028681
    SLICE_X11Y49.C5      net (fanout=2)        0.336   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
    SLICE_X11Y49.C       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X11Y48.C5      net (fanout=1)        0.325   N304
    SLICE_X11Y48.C       Tilo                  0.259   N303
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y9.A0        net (fanout=1)        0.995   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y9.P1        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X7Y36.B1       net (fanout=2)        0.913   core_uut/prime_uut/_n0080<6>
    SLICE_X7Y36.B        Tilo                  0.259   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_26_o1_SW2
    SLICE_X7Y36.A5       net (fanout=1)        0.187   N241
    SLICE_X7Y36.CLK      Tas                   0.322   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_26_o2
                                                       core_uut/prime_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     18.035ns (8.954ns logic, 9.081ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/i_5_1 (FF)
  Destination:          core_uut/prime_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.024ns (Levels of Logic = 17)
  Clock Path Skew:      -0.001ns (0.275 - 0.276)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/i_5_1 to core_uut/prime_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.391   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B1      net (fanout=2)        0.772   core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B       Tilo                  0.259   core_uut/prime_uut/i_2_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>121
    SLICE_X9Y42.C2       net (fanout=11)       0.658   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>12
    SLICE_X9Y42.C        Tilo                  0.259   core_uut/prime_uut/input_A_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1_SW1
    SLICE_X9Y43.B4       net (fanout=1)        0.488   N280
    SLICE_X9Y43.B        Tilo                  0.259   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B5      net (fanout=8)        0.646   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[7]_GND_11_o_MUX_444_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11
    SLICE_X11Y45.D5      net (fanout=7)        0.414   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<4>
    SLICE_X11Y45.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>2
    SLICE_X13Y46.A3      net (fanout=4)        0.517   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>1
    SLICE_X13Y46.A       Tilo                  0.259   N479
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>11_1
    SLICE_X9Y45.C6       net (fanout=2)        0.572   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>11
    SLICE_X9Y45.C        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[5]_GND_11_o_MUX_468_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2
    SLICE_X11Y47.A5      net (fanout=5)        0.567   N289
    SLICE_X11Y47.A       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[6]_GND_11_o_MUX_487_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24
    SLICE_X10Y45.C3      net (fanout=16)       0.552   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<2>
    SLICE_X10Y45.C       Tilo                  0.204   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_489_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_493_o141
    SLICE_X8Y47.DX       net (fanout=1)        0.582   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_489_o
    SLICE_X8Y47.COUT     Tdxcy                 0.097   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X8Y48.CMUX     Tcinc                 0.272   N248
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X11Y49.D3      net (fanout=1)        0.554   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<7>
    SLICE_X11Y49.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028681
    SLICE_X11Y49.C5      net (fanout=2)        0.336   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
    SLICE_X11Y49.C       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X11Y48.C5      net (fanout=1)        0.325   N304
    SLICE_X11Y48.C       Tilo                  0.259   N303
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y9.A0        net (fanout=1)        0.995   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y9.P0        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X7Y36.B4       net (fanout=2)        0.902   core_uut/prime_uut/_n0080<7>
    SLICE_X7Y36.B        Tilo                  0.259   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_26_o1_SW2
    SLICE_X7Y36.A5       net (fanout=1)        0.187   N241
    SLICE_X7Y36.CLK      Tas                   0.322   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_26_o2
                                                       core_uut/prime_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     18.024ns (8.954ns logic, 9.070ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/i_5_1 (FF)
  Destination:          core_uut/prime_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.982ns (Levels of Logic = 17)
  Clock Path Skew:      -0.001ns (0.275 - 0.276)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/i_5_1 to core_uut/prime_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.391   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B1      net (fanout=2)        0.772   core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B       Tilo                  0.259   core_uut/prime_uut/i_2_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>121
    SLICE_X9Y42.C2       net (fanout=11)       0.658   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>12
    SLICE_X9Y42.C        Tilo                  0.259   core_uut/prime_uut/input_A_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1_SW1
    SLICE_X9Y43.B4       net (fanout=1)        0.488   N280
    SLICE_X9Y43.B        Tilo                  0.259   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B5      net (fanout=8)        0.646   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[7]_GND_11_o_MUX_444_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11
    SLICE_X13Y45.A5      net (fanout=7)        0.206   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<4>
    SLICE_X13Y45.A       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[7]_GND_11_o_MUX_444_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_451_o161
    SLICE_X11Y46.B1      net (fanout=16)       0.655   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[6]_GND_11_o_MUX_445_o
    SLICE_X11Y46.B       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_469_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>11
    SLICE_X11Y46.D2      net (fanout=19)       0.476   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<3>
    SLICE_X11Y46.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_469_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_473_o141
    SLICE_X10Y46.CX      net (fanout=2)        0.671   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_469_o
    SLICE_X10Y46.COUT    Tcxcy                 0.093   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y47.CIN     net (fanout=1)        0.003   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y47.AMUX    Tcina                 0.202   N369
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y47.D1      net (fanout=4)        0.504   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_13_OUT<6>
    SLICE_X11Y47.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[6]_GND_11_o_MUX_487_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_493_o161
    SLICE_X8Y48.BX       net (fanout=3)        0.600   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[6]_GND_11_o_MUX_487_o
    SLICE_X8Y48.CMUX     Taxc                  0.317   N248
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X11Y49.D3      net (fanout=1)        0.554   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<7>
    SLICE_X11Y49.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028681
    SLICE_X11Y49.C5      net (fanout=2)        0.336   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
    SLICE_X11Y49.C       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X11Y48.C5      net (fanout=1)        0.325   N304
    SLICE_X11Y48.C       Tilo                  0.259   N303
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y9.A0        net (fanout=1)        0.995   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y9.P1        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X7Y36.B1       net (fanout=2)        0.913   core_uut/prime_uut/_n0080<6>
    SLICE_X7Y36.B        Tilo                  0.259   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_26_o1_SW2
    SLICE_X7Y36.A5       net (fanout=1)        0.187   N241
    SLICE_X7Y36.CLK      Tas                   0.322   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_26_o2
                                                       core_uut/prime_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     17.982ns (8.993ns logic, 8.989ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/prime_uut/Ready (SLICE_X7Y36.A6), 5078871 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/i_5_1 (FF)
  Destination:          core_uut/prime_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.895ns (Levels of Logic = 17)
  Clock Path Skew:      -0.001ns (0.275 - 0.276)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/i_5_1 to core_uut/prime_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.391   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B1      net (fanout=2)        0.772   core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B       Tilo                  0.259   core_uut/prime_uut/i_2_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>121
    SLICE_X9Y42.C2       net (fanout=11)       0.658   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>12
    SLICE_X9Y42.C        Tilo                  0.259   core_uut/prime_uut/input_A_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1_SW1
    SLICE_X9Y43.B4       net (fanout=1)        0.488   N280
    SLICE_X9Y43.B        Tilo                  0.259   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B5      net (fanout=8)        0.646   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[7]_GND_11_o_MUX_444_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11
    SLICE_X11Y45.D5      net (fanout=7)        0.414   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<4>
    SLICE_X11Y45.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>2
    SLICE_X13Y46.A3      net (fanout=4)        0.517   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>1
    SLICE_X13Y46.A       Tilo                  0.259   N479
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>11_1
    SLICE_X9Y45.C6       net (fanout=2)        0.572   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>11
    SLICE_X9Y45.C        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[5]_GND_11_o_MUX_468_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2
    SLICE_X11Y47.A5      net (fanout=5)        0.567   N289
    SLICE_X11Y47.A       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[6]_GND_11_o_MUX_487_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24
    SLICE_X10Y45.C3      net (fanout=16)       0.552   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<2>
    SLICE_X10Y45.C       Tilo                  0.204   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_489_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_493_o141
    SLICE_X8Y47.DX       net (fanout=1)        0.582   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_489_o
    SLICE_X8Y47.COUT     Tdxcy                 0.097   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X8Y48.CMUX     Tcinc                 0.272   N248
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X11Y49.D3      net (fanout=1)        0.554   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<7>
    SLICE_X11Y49.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028681
    SLICE_X11Y49.C5      net (fanout=2)        0.336   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
    SLICE_X11Y49.C       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X11Y48.C5      net (fanout=1)        0.325   N304
    SLICE_X11Y48.C       Tilo                  0.259   N303
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y9.A0        net (fanout=1)        0.995   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y9.P5        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X7Y36.C4       net (fanout=1)        0.676   core_uut/prime_uut/_n0080<2>
    SLICE_X7Y36.C        Tilo                  0.259   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_26_o1_SW0
    SLICE_X7Y36.A6       net (fanout=2)        0.284   N127
    SLICE_X7Y36.CLK      Tas                   0.322   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_26_o2
                                                       core_uut/prime_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     17.895ns (8.954ns logic, 8.941ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/i_5_1 (FF)
  Destination:          core_uut/prime_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.842ns (Levels of Logic = 17)
  Clock Path Skew:      -0.001ns (0.275 - 0.276)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/i_5_1 to core_uut/prime_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.391   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B1      net (fanout=2)        0.772   core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B       Tilo                  0.259   core_uut/prime_uut/i_2_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>121
    SLICE_X9Y42.C2       net (fanout=11)       0.658   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>12
    SLICE_X9Y42.C        Tilo                  0.259   core_uut/prime_uut/input_A_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1_SW1
    SLICE_X9Y43.B4       net (fanout=1)        0.488   N280
    SLICE_X9Y43.B        Tilo                  0.259   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B5      net (fanout=8)        0.646   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[7]_GND_11_o_MUX_444_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11
    SLICE_X13Y45.A5      net (fanout=7)        0.206   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<4>
    SLICE_X13Y45.A       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[7]_GND_11_o_MUX_444_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_451_o161
    SLICE_X11Y46.B1      net (fanout=16)       0.655   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[6]_GND_11_o_MUX_445_o
    SLICE_X11Y46.B       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_469_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>11
    SLICE_X11Y46.D2      net (fanout=19)       0.476   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<3>
    SLICE_X11Y46.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_469_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_473_o141
    SLICE_X10Y46.CX      net (fanout=2)        0.671   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_469_o
    SLICE_X10Y46.COUT    Tcxcy                 0.093   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y47.CIN     net (fanout=1)        0.003   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y47.AMUX    Tcina                 0.202   N369
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y47.D1      net (fanout=4)        0.504   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_13_OUT<6>
    SLICE_X11Y47.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[6]_GND_11_o_MUX_487_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_493_o161
    SLICE_X8Y48.BX       net (fanout=3)        0.600   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[6]_GND_11_o_MUX_487_o
    SLICE_X8Y48.CMUX     Taxc                  0.317   N248
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X11Y49.D3      net (fanout=1)        0.554   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<7>
    SLICE_X11Y49.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028681
    SLICE_X11Y49.C5      net (fanout=2)        0.336   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
    SLICE_X11Y49.C       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X11Y48.C5      net (fanout=1)        0.325   N304
    SLICE_X11Y48.C       Tilo                  0.259   N303
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y9.A0        net (fanout=1)        0.995   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y9.P5        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X7Y36.C4       net (fanout=1)        0.676   core_uut/prime_uut/_n0080<2>
    SLICE_X7Y36.C        Tilo                  0.259   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_26_o1_SW0
    SLICE_X7Y36.A6       net (fanout=2)        0.284   N127
    SLICE_X7Y36.CLK      Tas                   0.322   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_26_o2
                                                       core_uut/prime_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     17.842ns (8.993ns logic, 8.849ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/i_5_1 (FF)
  Destination:          core_uut/prime_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.764ns (Levels of Logic = 17)
  Clock Path Skew:      -0.001ns (0.275 - 0.276)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/i_5_1 to core_uut/prime_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.391   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B1      net (fanout=2)        0.772   core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B       Tilo                  0.259   core_uut/prime_uut/i_2_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>121
    SLICE_X9Y42.C2       net (fanout=11)       0.658   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>12
    SLICE_X9Y42.C        Tilo                  0.259   core_uut/prime_uut/input_A_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1_SW1
    SLICE_X9Y43.B4       net (fanout=1)        0.488   N280
    SLICE_X9Y43.B        Tilo                  0.259   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B5      net (fanout=8)        0.646   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[7]_GND_11_o_MUX_444_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11
    SLICE_X11Y45.D5      net (fanout=7)        0.414   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<4>
    SLICE_X11Y45.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>2
    SLICE_X13Y46.A3      net (fanout=4)        0.517   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>1
    SLICE_X13Y46.A       Tilo                  0.259   N479
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>11_1
    SLICE_X9Y45.C6       net (fanout=2)        0.572   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>11
    SLICE_X9Y45.C        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[5]_GND_11_o_MUX_468_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2
    SLICE_X11Y47.A5      net (fanout=5)        0.567   N289
    SLICE_X11Y47.A       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[6]_GND_11_o_MUX_487_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24
    SLICE_X10Y45.C3      net (fanout=16)       0.552   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<2>
    SLICE_X10Y45.C       Tilo                  0.204   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_489_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_493_o141
    SLICE_X8Y47.DX       net (fanout=1)        0.582   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_489_o
    SLICE_X8Y47.COUT     Tdxcy                 0.097   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X8Y48.CMUX     Tcinc                 0.272   N248
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X11Y49.D3      net (fanout=1)        0.554   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<7>
    SLICE_X11Y49.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028681
    SLICE_X11Y49.C5      net (fanout=2)        0.336   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
    SLICE_X11Y49.C       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X11Y48.C5      net (fanout=1)        0.325   N304
    SLICE_X11Y48.C       Tilo                  0.259   N303
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y9.A0        net (fanout=1)        0.995   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y9.P6        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X7Y36.C5       net (fanout=1)        0.545   core_uut/prime_uut/_n0080<1>
    SLICE_X7Y36.C        Tilo                  0.259   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_26_o1_SW0
    SLICE_X7Y36.A6       net (fanout=2)        0.284   N127
    SLICE_X7Y36.CLK      Tas                   0.322   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_26_o2
                                                       core_uut/prime_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     17.764ns (8.954ns logic, 8.810ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/prime_uut/isNotPrime (SLICE_X6Y36.A5), 6771849 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/i_5_1 (FF)
  Destination:          core_uut/prime_uut/isNotPrime (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.887ns (Levels of Logic = 17)
  Clock Path Skew:      -0.001ns (0.275 - 0.276)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/i_5_1 to core_uut/prime_uut/isNotPrime
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.391   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B1      net (fanout=2)        0.772   core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B       Tilo                  0.259   core_uut/prime_uut/i_2_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>121
    SLICE_X9Y42.C2       net (fanout=11)       0.658   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>12
    SLICE_X9Y42.C        Tilo                  0.259   core_uut/prime_uut/input_A_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1_SW1
    SLICE_X9Y43.B4       net (fanout=1)        0.488   N280
    SLICE_X9Y43.B        Tilo                  0.259   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B5      net (fanout=8)        0.646   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[7]_GND_11_o_MUX_444_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11
    SLICE_X11Y45.D5      net (fanout=7)        0.414   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<4>
    SLICE_X11Y45.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>2
    SLICE_X13Y46.A3      net (fanout=4)        0.517   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>1
    SLICE_X13Y46.A       Tilo                  0.259   N479
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>11_1
    SLICE_X9Y45.C6       net (fanout=2)        0.572   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>11
    SLICE_X9Y45.C        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[5]_GND_11_o_MUX_468_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2
    SLICE_X11Y47.A5      net (fanout=5)        0.567   N289
    SLICE_X11Y47.A       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[6]_GND_11_o_MUX_487_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24
    SLICE_X10Y45.C3      net (fanout=16)       0.552   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<2>
    SLICE_X10Y45.C       Tilo                  0.204   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_489_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_493_o141
    SLICE_X8Y47.DX       net (fanout=1)        0.582   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_489_o
    SLICE_X8Y47.COUT     Tdxcy                 0.097   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X8Y48.CMUX     Tcinc                 0.272   N248
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X11Y49.D3      net (fanout=1)        0.554   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<7>
    SLICE_X11Y49.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028681
    SLICE_X11Y49.C5      net (fanout=2)        0.336   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
    SLICE_X11Y49.C       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X11Y48.C5      net (fanout=1)        0.325   N304
    SLICE_X11Y48.C       Tilo                  0.259   N303
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y9.A0        net (fanout=1)        0.995   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y9.P4        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X6Y36.B6       net (fanout=2)        0.819   core_uut/prime_uut/_n0080<3>
    SLICE_X6Y36.B        Tilo                  0.203   core_uut/prime_uut/isNotPrime
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_26_o1_SW1
    SLICE_X6Y36.A5       net (fanout=1)        0.222   N239
    SLICE_X6Y36.CLK      Tas                   0.289   core_uut/prime_uut/isNotPrime
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_24_o1
                                                       core_uut/prime_uut/isNotPrime
    -------------------------------------------------  ---------------------------
    Total                                     17.887ns (8.865ns logic, 9.022ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/i_5_1 (FF)
  Destination:          core_uut/prime_uut/isNotPrime (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.834ns (Levels of Logic = 17)
  Clock Path Skew:      -0.001ns (0.275 - 0.276)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/i_5_1 to core_uut/prime_uut/isNotPrime
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.391   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B1      net (fanout=2)        0.772   core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B       Tilo                  0.259   core_uut/prime_uut/i_2_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>121
    SLICE_X9Y42.C2       net (fanout=11)       0.658   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>12
    SLICE_X9Y42.C        Tilo                  0.259   core_uut/prime_uut/input_A_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1_SW1
    SLICE_X9Y43.B4       net (fanout=1)        0.488   N280
    SLICE_X9Y43.B        Tilo                  0.259   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B5      net (fanout=8)        0.646   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[7]_GND_11_o_MUX_444_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11
    SLICE_X13Y45.A5      net (fanout=7)        0.206   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<4>
    SLICE_X13Y45.A       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[7]_GND_11_o_MUX_444_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_451_o161
    SLICE_X11Y46.B1      net (fanout=16)       0.655   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[6]_GND_11_o_MUX_445_o
    SLICE_X11Y46.B       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_469_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>11
    SLICE_X11Y46.D2      net (fanout=19)       0.476   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<3>
    SLICE_X11Y46.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_469_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_473_o141
    SLICE_X10Y46.CX      net (fanout=2)        0.671   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_469_o
    SLICE_X10Y46.COUT    Tcxcy                 0.093   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y47.CIN     net (fanout=1)        0.003   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y47.AMUX    Tcina                 0.202   N369
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y47.D1      net (fanout=4)        0.504   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_13_OUT<6>
    SLICE_X11Y47.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[6]_GND_11_o_MUX_487_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_493_o161
    SLICE_X8Y48.BX       net (fanout=3)        0.600   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[6]_GND_11_o_MUX_487_o
    SLICE_X8Y48.CMUX     Taxc                  0.317   N248
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X11Y49.D3      net (fanout=1)        0.554   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<7>
    SLICE_X11Y49.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028681
    SLICE_X11Y49.C5      net (fanout=2)        0.336   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
    SLICE_X11Y49.C       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X11Y48.C5      net (fanout=1)        0.325   N304
    SLICE_X11Y48.C       Tilo                  0.259   N303
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y9.A0        net (fanout=1)        0.995   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y9.P4        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X6Y36.B6       net (fanout=2)        0.819   core_uut/prime_uut/_n0080<3>
    SLICE_X6Y36.B        Tilo                  0.203   core_uut/prime_uut/isNotPrime
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_26_o1_SW1
    SLICE_X6Y36.A5       net (fanout=1)        0.222   N239
    SLICE_X6Y36.CLK      Tas                   0.289   core_uut/prime_uut/isNotPrime
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_24_o1
                                                       core_uut/prime_uut/isNotPrime
    -------------------------------------------------  ---------------------------
    Total                                     17.834ns (8.904ns logic, 8.930ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/i_5_1 (FF)
  Destination:          core_uut/prime_uut/isNotPrime (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.820ns (Levels of Logic = 17)
  Clock Path Skew:      -0.001ns (0.275 - 0.276)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/i_5_1 to core_uut/prime_uut/isNotPrime
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.391   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B1      net (fanout=2)        0.772   core_uut/prime_uut/i_5_1
    SLICE_X11Y42.B       Tilo                  0.259   core_uut/prime_uut/i_2_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>121
    SLICE_X9Y42.C2       net (fanout=11)       0.658   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<7>12
    SLICE_X9Y42.C        Tilo                  0.259   core_uut/prime_uut/input_A_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1_SW1
    SLICE_X9Y43.B4       net (fanout=1)        0.488   N280
    SLICE_X9Y43.B        Tilo                  0.259   core_uut/prime_uut/i_5_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B5      net (fanout=8)        0.646   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>1
    SLICE_X13Y45.B       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[7]_GND_11_o_MUX_444_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11
    SLICE_X11Y45.D5      net (fanout=7)        0.414   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<4>
    SLICE_X11Y45.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>2
    SLICE_X13Y46.A3      net (fanout=4)        0.517   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>1
    SLICE_X13Y46.A       Tilo                  0.259   N479
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>11_1
    SLICE_X9Y45.C6       net (fanout=2)        0.572   core_uut/prime_uut/input_A[7]_i[7]_div_4/o<3>11
    SLICE_X9Y45.C        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[5]_GND_11_o_MUX_468_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2
    SLICE_X11Y47.A5      net (fanout=5)        0.567   N289
    SLICE_X11Y47.A       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[6]_GND_11_o_MUX_487_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24
    SLICE_X10Y45.C3      net (fanout=16)       0.552   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<2>
    SLICE_X10Y45.C       Tilo                  0.204   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_489_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_493_o141
    SLICE_X8Y47.DX       net (fanout=1)        0.582   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[4]_GND_11_o_MUX_489_o
    SLICE_X8Y47.COUT     Tdxcy                 0.097   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X8Y48.CMUX     Tcinc                 0.272   N248
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X11Y49.D3      net (fanout=1)        0.554   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<7>
    SLICE_X11Y49.D       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028681
    SLICE_X11Y49.C5      net (fanout=2)        0.336   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
    SLICE_X11Y49.C       Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286<7>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X11Y48.C5      net (fanout=1)        0.325   N304
    SLICE_X11Y48.C       Tilo                  0.259   N303
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y9.A0        net (fanout=1)        0.995   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y9.P2        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X6Y36.B3       net (fanout=2)        0.752   core_uut/prime_uut/_n0080<5>
    SLICE_X6Y36.B        Tilo                  0.203   core_uut/prime_uut/isNotPrime
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_26_o1_SW1
    SLICE_X6Y36.A5       net (fanout=1)        0.222   N239
    SLICE_X6Y36.CLK      Tas                   0.289   core_uut/prime_uut/isNotPrime
                                                       core_uut/prime_uut/state[3]_GND_13_o_Select_24_o1
                                                       core_uut/prime_uut/isNotPrime
    -------------------------------------------------  ---------------------------
    Total                                     17.820ns (8.865ns logic, 8.955ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ee201_debouncer_L/debounce_count_8 (SLICE_X8Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ee201_debouncer_L/debounce_count_8 (FF)
  Destination:          ee201_debouncer_L/debounce_count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ee201_debouncer_L/debounce_count_8 to ee201_debouncer_L/debounce_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.200   ee201_debouncer_L/MCEN_count<3>
                                                       ee201_debouncer_L/debounce_count_8
    SLICE_X8Y54.A6       net (fanout=2)        0.021   ee201_debouncer_L/debounce_count<8>
    SLICE_X8Y54.CLK      Tah         (-Th)    -0.190   ee201_debouncer_L/MCEN_count<3>
                                                       ee201_debouncer_L/state[5]_GND_20_o_select_29_OUT<8>1
                                                       ee201_debouncer_L/debounce_count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/add_uut/input_B_0 (SLICE_X12Y6.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_uut/add_uut/input_B_0 (FF)
  Destination:          core_uut/add_uut/input_B_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_uut/add_uut/input_B_0 to core_uut/add_uut/input_B_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.AQ       Tcko                  0.200   core_uut/add_uut/input_B<3>
                                                       core_uut/add_uut/input_B_0
    SLICE_X12Y6.A6       net (fanout=2)        0.022   core_uut/add_uut/input_B<0>
    SLICE_X12Y6.CLK      Tah         (-Th)    -0.190   core_uut/add_uut/input_B<3>
                                                       core_uut/add_uut/state[4]_GND_3_o_select_17_OUT<0>1
                                                       core_uut/add_uut/input_B_0
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/sub_uut/input_A_0 (SLICE_X12Y10.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_uut/sub_uut/input_A_0 (FF)
  Destination:          core_uut/sub_uut/input_A_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_uut/sub_uut/input_A_0 to core_uut/sub_uut/input_A_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.AQ      Tcko                  0.200   core_uut/sub_uut/input_A<3>
                                                       core_uut/sub_uut/input_A_0
    SLICE_X12Y10.A6      net (fanout=3)        0.023   core_uut/sub_uut/input_A<0>
    SLICE_X12Y10.CLK     Tah         (-Th)    -0.190   core_uut/sub_uut/input_A<3>
                                                       core_uut/sub_uut/state[4]_GND_5_o_select_16_OUT<0>1
                                                       core_uut/sub_uut/input_A_0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.436ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: core_uut/mult_uut/Mmult_input_A[7]_input_B[7]_MuLt_5_OUT/CLK
  Logical resource: core_uut/mult_uut/Mmult_input_A[7]_input_B[7]_MuLt_5_OUT/CLK
  Location pin: DSP48_X0Y8.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFGP1/BUFG/I0
  Logical resource: BUFGP1/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: BUFGP1/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: core_uut/add_uut/data_out<3>/CLK
  Logical resource: core_uut/add_uut/data_out_0/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |   18.071|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 17  Score: 103669  (Setup/Max: 103669, Hold: 0)

Constraints cover 54094613 paths, 0 nets, and 8496 connections

Design statistics:
   Minimum period:  18.071ns{1}   (Maximum frequency:  55.337MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 05 17:53:01 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 258 MB



