verilog work "logic_module.v"
