
PID_temp_regulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091c8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  08009398  08009398  0000a398  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009770  08009770  0000b1e4  2**0
                  CONTENTS
  4 .ARM          00000008  08009770  08009770  0000a770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009778  08009778  0000b1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009778  08009778  0000a778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800977c  0800977c  0000a77c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  08009780  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000328  200001e4  08009964  0000b1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000050c  08009964  0000b50c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013ee4  00000000  00000000  0000b214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a3a  00000000  00000000  0001f0f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011c0  00000000  00000000  00021b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000de7  00000000  00000000  00022cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000281de  00000000  00000000  00023adf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000170a3  00000000  00000000  0004bcbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6780  00000000  00000000  00062d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001594e0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ca4  00000000  00000000  00159524  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0015f1c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009380 	.word	0x08009380

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e8 	.word	0x200001e8
 800020c:	08009380 	.word	0x08009380

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_ldivmod>:
 8000c88:	b97b      	cbnz	r3, 8000caa <__aeabi_ldivmod+0x22>
 8000c8a:	b972      	cbnz	r2, 8000caa <__aeabi_ldivmod+0x22>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bfbe      	ittt	lt
 8000c90:	2000      	movlt	r0, #0
 8000c92:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c96:	e006      	blt.n	8000ca6 <__aeabi_ldivmod+0x1e>
 8000c98:	bf08      	it	eq
 8000c9a:	2800      	cmpeq	r0, #0
 8000c9c:	bf1c      	itt	ne
 8000c9e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000ca2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca6:	f000 b9b5 	b.w	8001014 <__aeabi_idiv0>
 8000caa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	db09      	blt.n	8000cca <__aeabi_ldivmod+0x42>
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db1a      	blt.n	8000cf0 <__aeabi_ldivmod+0x68>
 8000cba:	f000 f84d 	bl	8000d58 <__udivmoddi4>
 8000cbe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc6:	b004      	add	sp, #16
 8000cc8:	4770      	bx	lr
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db1b      	blt.n	8000d0c <__aeabi_ldivmod+0x84>
 8000cd4:	f000 f840 	bl	8000d58 <__udivmoddi4>
 8000cd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce0:	b004      	add	sp, #16
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	4252      	negs	r2, r2
 8000cea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cee:	4770      	bx	lr
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	f000 f82f 	bl	8000d58 <__udivmoddi4>
 8000cfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d02:	b004      	add	sp, #16
 8000d04:	4240      	negs	r0, r0
 8000d06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0a:	4770      	bx	lr
 8000d0c:	4252      	negs	r2, r2
 8000d0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d12:	f000 f821 	bl	8000d58 <__udivmoddi4>
 8000d16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d1e:	b004      	add	sp, #16
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295
 8000d3c:	f000 b96a 	b.w	8001014 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f806 	bl	8000d58 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__udivmoddi4>:
 8000d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d5c:	9d08      	ldr	r5, [sp, #32]
 8000d5e:	460c      	mov	r4, r1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d14e      	bne.n	8000e02 <__udivmoddi4+0xaa>
 8000d64:	4694      	mov	ip, r2
 8000d66:	458c      	cmp	ip, r1
 8000d68:	4686      	mov	lr, r0
 8000d6a:	fab2 f282 	clz	r2, r2
 8000d6e:	d962      	bls.n	8000e36 <__udivmoddi4+0xde>
 8000d70:	b14a      	cbz	r2, 8000d86 <__udivmoddi4+0x2e>
 8000d72:	f1c2 0320 	rsb	r3, r2, #32
 8000d76:	4091      	lsls	r1, r2
 8000d78:	fa20 f303 	lsr.w	r3, r0, r3
 8000d7c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d80:	4319      	orrs	r1, r3
 8000d82:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d86:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d8a:	fa1f f68c 	uxth.w	r6, ip
 8000d8e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d92:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d96:	fb07 1114 	mls	r1, r7, r4, r1
 8000d9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9e:	fb04 f106 	mul.w	r1, r4, r6
 8000da2:	4299      	cmp	r1, r3
 8000da4:	d90a      	bls.n	8000dbc <__udivmoddi4+0x64>
 8000da6:	eb1c 0303 	adds.w	r3, ip, r3
 8000daa:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dae:	f080 8112 	bcs.w	8000fd6 <__udivmoddi4+0x27e>
 8000db2:	4299      	cmp	r1, r3
 8000db4:	f240 810f 	bls.w	8000fd6 <__udivmoddi4+0x27e>
 8000db8:	3c02      	subs	r4, #2
 8000dba:	4463      	add	r3, ip
 8000dbc:	1a59      	subs	r1, r3, r1
 8000dbe:	fa1f f38e 	uxth.w	r3, lr
 8000dc2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dc6:	fb07 1110 	mls	r1, r7, r0, r1
 8000dca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dce:	fb00 f606 	mul.w	r6, r0, r6
 8000dd2:	429e      	cmp	r6, r3
 8000dd4:	d90a      	bls.n	8000dec <__udivmoddi4+0x94>
 8000dd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dda:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dde:	f080 80fc 	bcs.w	8000fda <__udivmoddi4+0x282>
 8000de2:	429e      	cmp	r6, r3
 8000de4:	f240 80f9 	bls.w	8000fda <__udivmoddi4+0x282>
 8000de8:	4463      	add	r3, ip
 8000dea:	3802      	subs	r0, #2
 8000dec:	1b9b      	subs	r3, r3, r6
 8000dee:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000df2:	2100      	movs	r1, #0
 8000df4:	b11d      	cbz	r5, 8000dfe <__udivmoddi4+0xa6>
 8000df6:	40d3      	lsrs	r3, r2
 8000df8:	2200      	movs	r2, #0
 8000dfa:	e9c5 3200 	strd	r3, r2, [r5]
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	428b      	cmp	r3, r1
 8000e04:	d905      	bls.n	8000e12 <__udivmoddi4+0xba>
 8000e06:	b10d      	cbz	r5, 8000e0c <__udivmoddi4+0xb4>
 8000e08:	e9c5 0100 	strd	r0, r1, [r5]
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	4608      	mov	r0, r1
 8000e10:	e7f5      	b.n	8000dfe <__udivmoddi4+0xa6>
 8000e12:	fab3 f183 	clz	r1, r3
 8000e16:	2900      	cmp	r1, #0
 8000e18:	d146      	bne.n	8000ea8 <__udivmoddi4+0x150>
 8000e1a:	42a3      	cmp	r3, r4
 8000e1c:	d302      	bcc.n	8000e24 <__udivmoddi4+0xcc>
 8000e1e:	4290      	cmp	r0, r2
 8000e20:	f0c0 80f0 	bcc.w	8001004 <__udivmoddi4+0x2ac>
 8000e24:	1a86      	subs	r6, r0, r2
 8000e26:	eb64 0303 	sbc.w	r3, r4, r3
 8000e2a:	2001      	movs	r0, #1
 8000e2c:	2d00      	cmp	r5, #0
 8000e2e:	d0e6      	beq.n	8000dfe <__udivmoddi4+0xa6>
 8000e30:	e9c5 6300 	strd	r6, r3, [r5]
 8000e34:	e7e3      	b.n	8000dfe <__udivmoddi4+0xa6>
 8000e36:	2a00      	cmp	r2, #0
 8000e38:	f040 8090 	bne.w	8000f5c <__udivmoddi4+0x204>
 8000e3c:	eba1 040c 	sub.w	r4, r1, ip
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa1f f78c 	uxth.w	r7, ip
 8000e48:	2101      	movs	r1, #1
 8000e4a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e4e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e52:	fb08 4416 	mls	r4, r8, r6, r4
 8000e56:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e5a:	fb07 f006 	mul.w	r0, r7, r6
 8000e5e:	4298      	cmp	r0, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x11c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e6a:	d202      	bcs.n	8000e72 <__udivmoddi4+0x11a>
 8000e6c:	4298      	cmp	r0, r3
 8000e6e:	f200 80cd 	bhi.w	800100c <__udivmoddi4+0x2b4>
 8000e72:	4626      	mov	r6, r4
 8000e74:	1a1c      	subs	r4, r3, r0
 8000e76:	fa1f f38e 	uxth.w	r3, lr
 8000e7a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e7e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e82:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e86:	fb00 f707 	mul.w	r7, r0, r7
 8000e8a:	429f      	cmp	r7, r3
 8000e8c:	d908      	bls.n	8000ea0 <__udivmoddi4+0x148>
 8000e8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e92:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e96:	d202      	bcs.n	8000e9e <__udivmoddi4+0x146>
 8000e98:	429f      	cmp	r7, r3
 8000e9a:	f200 80b0 	bhi.w	8000ffe <__udivmoddi4+0x2a6>
 8000e9e:	4620      	mov	r0, r4
 8000ea0:	1bdb      	subs	r3, r3, r7
 8000ea2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ea6:	e7a5      	b.n	8000df4 <__udivmoddi4+0x9c>
 8000ea8:	f1c1 0620 	rsb	r6, r1, #32
 8000eac:	408b      	lsls	r3, r1
 8000eae:	fa22 f706 	lsr.w	r7, r2, r6
 8000eb2:	431f      	orrs	r7, r3
 8000eb4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000eb8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ebc:	ea43 030c 	orr.w	r3, r3, ip
 8000ec0:	40f4      	lsrs	r4, r6
 8000ec2:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec6:	0c38      	lsrs	r0, r7, #16
 8000ec8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ecc:	fbb4 fef0 	udiv	lr, r4, r0
 8000ed0:	fa1f fc87 	uxth.w	ip, r7
 8000ed4:	fb00 441e 	mls	r4, r0, lr, r4
 8000ed8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000edc:	fb0e f90c 	mul.w	r9, lr, ip
 8000ee0:	45a1      	cmp	r9, r4
 8000ee2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee6:	d90a      	bls.n	8000efe <__udivmoddi4+0x1a6>
 8000ee8:	193c      	adds	r4, r7, r4
 8000eea:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eee:	f080 8084 	bcs.w	8000ffa <__udivmoddi4+0x2a2>
 8000ef2:	45a1      	cmp	r9, r4
 8000ef4:	f240 8081 	bls.w	8000ffa <__udivmoddi4+0x2a2>
 8000ef8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000efc:	443c      	add	r4, r7
 8000efe:	eba4 0409 	sub.w	r4, r4, r9
 8000f02:	fa1f f983 	uxth.w	r9, r3
 8000f06:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f0a:	fb00 4413 	mls	r4, r0, r3, r4
 8000f0e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f12:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f16:	45a4      	cmp	ip, r4
 8000f18:	d907      	bls.n	8000f2a <__udivmoddi4+0x1d2>
 8000f1a:	193c      	adds	r4, r7, r4
 8000f1c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f20:	d267      	bcs.n	8000ff2 <__udivmoddi4+0x29a>
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d965      	bls.n	8000ff2 <__udivmoddi4+0x29a>
 8000f26:	3b02      	subs	r3, #2
 8000f28:	443c      	add	r4, r7
 8000f2a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f2e:	fba0 9302 	umull	r9, r3, r0, r2
 8000f32:	eba4 040c 	sub.w	r4, r4, ip
 8000f36:	429c      	cmp	r4, r3
 8000f38:	46ce      	mov	lr, r9
 8000f3a:	469c      	mov	ip, r3
 8000f3c:	d351      	bcc.n	8000fe2 <__udivmoddi4+0x28a>
 8000f3e:	d04e      	beq.n	8000fde <__udivmoddi4+0x286>
 8000f40:	b155      	cbz	r5, 8000f58 <__udivmoddi4+0x200>
 8000f42:	ebb8 030e 	subs.w	r3, r8, lr
 8000f46:	eb64 040c 	sbc.w	r4, r4, ip
 8000f4a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f4e:	40cb      	lsrs	r3, r1
 8000f50:	431e      	orrs	r6, r3
 8000f52:	40cc      	lsrs	r4, r1
 8000f54:	e9c5 6400 	strd	r6, r4, [r5]
 8000f58:	2100      	movs	r1, #0
 8000f5a:	e750      	b.n	8000dfe <__udivmoddi4+0xa6>
 8000f5c:	f1c2 0320 	rsb	r3, r2, #32
 8000f60:	fa20 f103 	lsr.w	r1, r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa24 f303 	lsr.w	r3, r4, r3
 8000f6c:	4094      	lsls	r4, r2
 8000f6e:	430c      	orrs	r4, r1
 8000f70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f74:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f78:	fa1f f78c 	uxth.w	r7, ip
 8000f7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f80:	fb08 3110 	mls	r1, r8, r0, r3
 8000f84:	0c23      	lsrs	r3, r4, #16
 8000f86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f8a:	fb00 f107 	mul.w	r1, r0, r7
 8000f8e:	4299      	cmp	r1, r3
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x24c>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f9a:	d22c      	bcs.n	8000ff6 <__udivmoddi4+0x29e>
 8000f9c:	4299      	cmp	r1, r3
 8000f9e:	d92a      	bls.n	8000ff6 <__udivmoddi4+0x29e>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1a5b      	subs	r3, r3, r1
 8000fa6:	b2a4      	uxth	r4, r4
 8000fa8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fac:	fb08 3311 	mls	r3, r8, r1, r3
 8000fb0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fb4:	fb01 f307 	mul.w	r3, r1, r7
 8000fb8:	42a3      	cmp	r3, r4
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x276>
 8000fbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000fc0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fc4:	d213      	bcs.n	8000fee <__udivmoddi4+0x296>
 8000fc6:	42a3      	cmp	r3, r4
 8000fc8:	d911      	bls.n	8000fee <__udivmoddi4+0x296>
 8000fca:	3902      	subs	r1, #2
 8000fcc:	4464      	add	r4, ip
 8000fce:	1ae4      	subs	r4, r4, r3
 8000fd0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fd4:	e739      	b.n	8000e4a <__udivmoddi4+0xf2>
 8000fd6:	4604      	mov	r4, r0
 8000fd8:	e6f0      	b.n	8000dbc <__udivmoddi4+0x64>
 8000fda:	4608      	mov	r0, r1
 8000fdc:	e706      	b.n	8000dec <__udivmoddi4+0x94>
 8000fde:	45c8      	cmp	r8, r9
 8000fe0:	d2ae      	bcs.n	8000f40 <__udivmoddi4+0x1e8>
 8000fe2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fe6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fea:	3801      	subs	r0, #1
 8000fec:	e7a8      	b.n	8000f40 <__udivmoddi4+0x1e8>
 8000fee:	4631      	mov	r1, r6
 8000ff0:	e7ed      	b.n	8000fce <__udivmoddi4+0x276>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	e799      	b.n	8000f2a <__udivmoddi4+0x1d2>
 8000ff6:	4630      	mov	r0, r6
 8000ff8:	e7d4      	b.n	8000fa4 <__udivmoddi4+0x24c>
 8000ffa:	46d6      	mov	lr, sl
 8000ffc:	e77f      	b.n	8000efe <__udivmoddi4+0x1a6>
 8000ffe:	4463      	add	r3, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e74d      	b.n	8000ea0 <__udivmoddi4+0x148>
 8001004:	4606      	mov	r6, r0
 8001006:	4623      	mov	r3, r4
 8001008:	4608      	mov	r0, r1
 800100a:	e70f      	b.n	8000e2c <__udivmoddi4+0xd4>
 800100c:	3e02      	subs	r6, #2
 800100e:	4463      	add	r3, ip
 8001010:	e730      	b.n	8000e74 <__udivmoddi4+0x11c>
 8001012:	bf00      	nop

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800101c:	2003      	movs	r0, #3
 800101e:	f000 f94d 	bl	80012bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001022:	2000      	movs	r0, #0
 8001024:	f000 f806 	bl	8001034 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001028:	f005 f8b0 	bl	800618c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800102c:	2300      	movs	r3, #0
}
 800102e:	4618      	mov	r0, r3
 8001030:	bd80      	pop	{r7, pc}
	...

08001034 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800103c:	4b12      	ldr	r3, [pc, #72]	@ (8001088 <HAL_InitTick+0x54>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	4b12      	ldr	r3, [pc, #72]	@ (800108c <HAL_InitTick+0x58>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	4619      	mov	r1, r3
 8001046:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800104a:	fbb3 f3f1 	udiv	r3, r3, r1
 800104e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001052:	4618      	mov	r0, r3
 8001054:	f000 f967 	bl	8001326 <HAL_SYSTICK_Config>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e00e      	b.n	8001080 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2b0f      	cmp	r3, #15
 8001066:	d80a      	bhi.n	800107e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001068:	2200      	movs	r2, #0
 800106a:	6879      	ldr	r1, [r7, #4]
 800106c:	f04f 30ff 	mov.w	r0, #4294967295
 8001070:	f000 f92f 	bl	80012d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001074:	4a06      	ldr	r2, [pc, #24]	@ (8001090 <HAL_InitTick+0x5c>)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800107a:	2300      	movs	r3, #0
 800107c:	e000      	b.n	8001080 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
}
 8001080:	4618      	mov	r0, r3
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20000018 	.word	0x20000018
 800108c:	20000004 	.word	0x20000004
 8001090:	20000000 	.word	0x20000000

08001094 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001098:	4b06      	ldr	r3, [pc, #24]	@ (80010b4 <HAL_IncTick+0x20>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	461a      	mov	r2, r3
 800109e:	4b06      	ldr	r3, [pc, #24]	@ (80010b8 <HAL_IncTick+0x24>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4413      	add	r3, r2
 80010a4:	4a04      	ldr	r2, [pc, #16]	@ (80010b8 <HAL_IncTick+0x24>)
 80010a6:	6013      	str	r3, [r2, #0]
}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	20000004 	.word	0x20000004
 80010b8:	20000200 	.word	0x20000200

080010bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  return uwTick;
 80010c0:	4b03      	ldr	r3, [pc, #12]	@ (80010d0 <HAL_GetTick+0x14>)
 80010c2:	681b      	ldr	r3, [r3, #0]
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	20000200 	.word	0x20000200

080010d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010dc:	f7ff ffee 	bl	80010bc <HAL_GetTick>
 80010e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010ec:	d005      	beq.n	80010fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001118 <HAL_Delay+0x44>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	461a      	mov	r2, r3
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	4413      	add	r3, r2
 80010f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010fa:	bf00      	nop
 80010fc:	f7ff ffde 	bl	80010bc <HAL_GetTick>
 8001100:	4602      	mov	r2, r0
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	68fa      	ldr	r2, [r7, #12]
 8001108:	429a      	cmp	r2, r3
 800110a:	d8f7      	bhi.n	80010fc <HAL_Delay+0x28>
  {
  }
}
 800110c:	bf00      	nop
 800110e:	bf00      	nop
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000004 	.word	0x20000004

0800111c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800111c:	b480      	push	{r7}
 800111e:	b085      	sub	sp, #20
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f003 0307 	and.w	r3, r3, #7
 800112a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800112c:	4b0b      	ldr	r3, [pc, #44]	@ (800115c <__NVIC_SetPriorityGrouping+0x40>)
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001132:	68ba      	ldr	r2, [r7, #8]
 8001134:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001138:	4013      	ands	r3, r2
 800113a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001144:	4b06      	ldr	r3, [pc, #24]	@ (8001160 <__NVIC_SetPriorityGrouping+0x44>)
 8001146:	4313      	orrs	r3, r2
 8001148:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800114a:	4a04      	ldr	r2, [pc, #16]	@ (800115c <__NVIC_SetPriorityGrouping+0x40>)
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	60d3      	str	r3, [r2, #12]
}
 8001150:	bf00      	nop
 8001152:	3714      	adds	r7, #20
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr
 800115c:	e000ed00 	.word	0xe000ed00
 8001160:	05fa0000 	.word	0x05fa0000

08001164 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001168:	4b04      	ldr	r3, [pc, #16]	@ (800117c <__NVIC_GetPriorityGrouping+0x18>)
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	0a1b      	lsrs	r3, r3, #8
 800116e:	f003 0307 	and.w	r3, r3, #7
}
 8001172:	4618      	mov	r0, r3
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr
 800117c:	e000ed00 	.word	0xe000ed00

08001180 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800118a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800118e:	2b00      	cmp	r3, #0
 8001190:	db0b      	blt.n	80011aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001192:	79fb      	ldrb	r3, [r7, #7]
 8001194:	f003 021f 	and.w	r2, r3, #31
 8001198:	4907      	ldr	r1, [pc, #28]	@ (80011b8 <__NVIC_EnableIRQ+0x38>)
 800119a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119e:	095b      	lsrs	r3, r3, #5
 80011a0:	2001      	movs	r0, #1
 80011a2:	fa00 f202 	lsl.w	r2, r0, r2
 80011a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011aa:	bf00      	nop
 80011ac:	370c      	adds	r7, #12
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	e000e100 	.word	0xe000e100

080011bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	6039      	str	r1, [r7, #0]
 80011c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	db0a      	blt.n	80011e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	b2da      	uxtb	r2, r3
 80011d4:	490c      	ldr	r1, [pc, #48]	@ (8001208 <__NVIC_SetPriority+0x4c>)
 80011d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011da:	0112      	lsls	r2, r2, #4
 80011dc:	b2d2      	uxtb	r2, r2
 80011de:	440b      	add	r3, r1
 80011e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011e4:	e00a      	b.n	80011fc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	b2da      	uxtb	r2, r3
 80011ea:	4908      	ldr	r1, [pc, #32]	@ (800120c <__NVIC_SetPriority+0x50>)
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	f003 030f 	and.w	r3, r3, #15
 80011f2:	3b04      	subs	r3, #4
 80011f4:	0112      	lsls	r2, r2, #4
 80011f6:	b2d2      	uxtb	r2, r2
 80011f8:	440b      	add	r3, r1
 80011fa:	761a      	strb	r2, [r3, #24]
}
 80011fc:	bf00      	nop
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr
 8001208:	e000e100 	.word	0xe000e100
 800120c:	e000ed00 	.word	0xe000ed00

08001210 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001210:	b480      	push	{r7}
 8001212:	b089      	sub	sp, #36	@ 0x24
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	f003 0307 	and.w	r3, r3, #7
 8001222:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	f1c3 0307 	rsb	r3, r3, #7
 800122a:	2b04      	cmp	r3, #4
 800122c:	bf28      	it	cs
 800122e:	2304      	movcs	r3, #4
 8001230:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	3304      	adds	r3, #4
 8001236:	2b06      	cmp	r3, #6
 8001238:	d902      	bls.n	8001240 <NVIC_EncodePriority+0x30>
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	3b03      	subs	r3, #3
 800123e:	e000      	b.n	8001242 <NVIC_EncodePriority+0x32>
 8001240:	2300      	movs	r3, #0
 8001242:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001244:	f04f 32ff 	mov.w	r2, #4294967295
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	fa02 f303 	lsl.w	r3, r2, r3
 800124e:	43da      	mvns	r2, r3
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	401a      	ands	r2, r3
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001258:	f04f 31ff 	mov.w	r1, #4294967295
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	fa01 f303 	lsl.w	r3, r1, r3
 8001262:	43d9      	mvns	r1, r3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001268:	4313      	orrs	r3, r2
         );
}
 800126a:	4618      	mov	r0, r3
 800126c:	3724      	adds	r7, #36	@ 0x24
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
	...

08001278 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	3b01      	subs	r3, #1
 8001284:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001288:	d301      	bcc.n	800128e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800128a:	2301      	movs	r3, #1
 800128c:	e00f      	b.n	80012ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800128e:	4a0a      	ldr	r2, [pc, #40]	@ (80012b8 <SysTick_Config+0x40>)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	3b01      	subs	r3, #1
 8001294:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001296:	210f      	movs	r1, #15
 8001298:	f04f 30ff 	mov.w	r0, #4294967295
 800129c:	f7ff ff8e 	bl	80011bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012a0:	4b05      	ldr	r3, [pc, #20]	@ (80012b8 <SysTick_Config+0x40>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012a6:	4b04      	ldr	r3, [pc, #16]	@ (80012b8 <SysTick_Config+0x40>)
 80012a8:	2207      	movs	r2, #7
 80012aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012ac:	2300      	movs	r3, #0
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	e000e010 	.word	0xe000e010

080012bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f7ff ff29 	bl	800111c <__NVIC_SetPriorityGrouping>
}
 80012ca:	bf00      	nop
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}

080012d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012d2:	b580      	push	{r7, lr}
 80012d4:	b086      	sub	sp, #24
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	4603      	mov	r3, r0
 80012da:	60b9      	str	r1, [r7, #8]
 80012dc:	607a      	str	r2, [r7, #4]
 80012de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80012e0:	2300      	movs	r3, #0
 80012e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012e4:	f7ff ff3e 	bl	8001164 <__NVIC_GetPriorityGrouping>
 80012e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	68b9      	ldr	r1, [r7, #8]
 80012ee:	6978      	ldr	r0, [r7, #20]
 80012f0:	f7ff ff8e 	bl	8001210 <NVIC_EncodePriority>
 80012f4:	4602      	mov	r2, r0
 80012f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012fa:	4611      	mov	r1, r2
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff ff5d 	bl	80011bc <__NVIC_SetPriority>
}
 8001302:	bf00      	nop
 8001304:	3718      	adds	r7, #24
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800130a:	b580      	push	{r7, lr}
 800130c:	b082      	sub	sp, #8
 800130e:	af00      	add	r7, sp, #0
 8001310:	4603      	mov	r3, r0
 8001312:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff ff31 	bl	8001180 <__NVIC_EnableIRQ>
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b082      	sub	sp, #8
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f7ff ffa2 	bl	8001278 <SysTick_Config>
 8001334:	4603      	mov	r3, r0
}
 8001336:	4618      	mov	r0, r3
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b084      	sub	sp, #16
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800134a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800134c:	f7ff feb6 	bl	80010bc <HAL_GetTick>
 8001350:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001358:	b2db      	uxtb	r3, r3
 800135a:	2b02      	cmp	r3, #2
 800135c:	d008      	beq.n	8001370 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2280      	movs	r2, #128	@ 0x80
 8001362:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2200      	movs	r2, #0
 8001368:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800136c:	2301      	movs	r3, #1
 800136e:	e052      	b.n	8001416 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f022 0216 	bic.w	r2, r2, #22
 800137e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	695a      	ldr	r2, [r3, #20]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800138e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001394:	2b00      	cmp	r3, #0
 8001396:	d103      	bne.n	80013a0 <HAL_DMA_Abort+0x62>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800139c:	2b00      	cmp	r3, #0
 800139e:	d007      	beq.n	80013b0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f022 0208 	bic.w	r2, r2, #8
 80013ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f022 0201 	bic.w	r2, r2, #1
 80013be:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013c0:	e013      	b.n	80013ea <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80013c2:	f7ff fe7b 	bl	80010bc <HAL_GetTick>
 80013c6:	4602      	mov	r2, r0
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	2b05      	cmp	r3, #5
 80013ce:	d90c      	bls.n	80013ea <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2220      	movs	r2, #32
 80013d4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2203      	movs	r2, #3
 80013da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e015      	b.n	8001416 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 0301 	and.w	r3, r3, #1
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d1e4      	bne.n	80013c2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013fc:	223f      	movs	r2, #63	@ 0x3f
 80013fe:	409a      	lsls	r2, r3
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2201      	movs	r2, #1
 8001408:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2200      	movs	r2, #0
 8001410:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8001414:	2300      	movs	r3, #0
}
 8001416:	4618      	mov	r0, r3
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800141e:	b480      	push	{r7}
 8001420:	b083      	sub	sp, #12
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800142c:	b2db      	uxtb	r3, r3
 800142e:	2b02      	cmp	r3, #2
 8001430:	d004      	beq.n	800143c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2280      	movs	r2, #128	@ 0x80
 8001436:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001438:	2301      	movs	r3, #1
 800143a:	e00c      	b.n	8001456 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2205      	movs	r2, #5
 8001440:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f022 0201 	bic.w	r2, r2, #1
 8001452:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
	...

08001464 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001464:	b480      	push	{r7}
 8001466:	b089      	sub	sp, #36	@ 0x24
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800146e:	2300      	movs	r3, #0
 8001470:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001472:	2300      	movs	r3, #0
 8001474:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001476:	2300      	movs	r3, #0
 8001478:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800147a:	2300      	movs	r3, #0
 800147c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800147e:	2300      	movs	r3, #0
 8001480:	61fb      	str	r3, [r7, #28]
 8001482:	e175      	b.n	8001770 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001484:	2201      	movs	r2, #1
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	fa02 f303 	lsl.w	r3, r2, r3
 800148c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	697a      	ldr	r2, [r7, #20]
 8001494:	4013      	ands	r3, r2
 8001496:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001498:	693a      	ldr	r2, [r7, #16]
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	429a      	cmp	r2, r3
 800149e:	f040 8164 	bne.w	800176a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f003 0303 	and.w	r3, r3, #3
 80014aa:	2b01      	cmp	r3, #1
 80014ac:	d005      	beq.n	80014ba <HAL_GPIO_Init+0x56>
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f003 0303 	and.w	r3, r3, #3
 80014b6:	2b02      	cmp	r3, #2
 80014b8:	d130      	bne.n	800151c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	2203      	movs	r2, #3
 80014c6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ca:	43db      	mvns	r3, r3
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	4013      	ands	r3, r2
 80014d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	68da      	ldr	r2, [r3, #12]
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	005b      	lsls	r3, r3, #1
 80014da:	fa02 f303 	lsl.w	r3, r2, r3
 80014de:	69ba      	ldr	r2, [r7, #24]
 80014e0:	4313      	orrs	r3, r2
 80014e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	69ba      	ldr	r2, [r7, #24]
 80014e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014f0:	2201      	movs	r2, #1
 80014f2:	69fb      	ldr	r3, [r7, #28]
 80014f4:	fa02 f303 	lsl.w	r3, r2, r3
 80014f8:	43db      	mvns	r3, r3
 80014fa:	69ba      	ldr	r2, [r7, #24]
 80014fc:	4013      	ands	r3, r2
 80014fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	091b      	lsrs	r3, r3, #4
 8001506:	f003 0201 	and.w	r2, r3, #1
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	fa02 f303 	lsl.w	r3, r2, r3
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	4313      	orrs	r3, r2
 8001514:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	69ba      	ldr	r2, [r7, #24]
 800151a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f003 0303 	and.w	r3, r3, #3
 8001524:	2b03      	cmp	r3, #3
 8001526:	d017      	beq.n	8001558 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	2203      	movs	r2, #3
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	43db      	mvns	r3, r3
 800153a:	69ba      	ldr	r2, [r7, #24]
 800153c:	4013      	ands	r3, r2
 800153e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	689a      	ldr	r2, [r3, #8]
 8001544:	69fb      	ldr	r3, [r7, #28]
 8001546:	005b      	lsls	r3, r3, #1
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	69ba      	ldr	r2, [r7, #24]
 800154e:	4313      	orrs	r3, r2
 8001550:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f003 0303 	and.w	r3, r3, #3
 8001560:	2b02      	cmp	r3, #2
 8001562:	d123      	bne.n	80015ac <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001564:	69fb      	ldr	r3, [r7, #28]
 8001566:	08da      	lsrs	r2, r3, #3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	3208      	adds	r2, #8
 800156c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001570:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	f003 0307 	and.w	r3, r3, #7
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	220f      	movs	r2, #15
 800157c:	fa02 f303 	lsl.w	r3, r2, r3
 8001580:	43db      	mvns	r3, r3
 8001582:	69ba      	ldr	r2, [r7, #24]
 8001584:	4013      	ands	r3, r2
 8001586:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	691a      	ldr	r2, [r3, #16]
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	f003 0307 	and.w	r3, r3, #7
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	fa02 f303 	lsl.w	r3, r2, r3
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	4313      	orrs	r3, r2
 800159c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	08da      	lsrs	r2, r3, #3
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	3208      	adds	r2, #8
 80015a6:	69b9      	ldr	r1, [r7, #24]
 80015a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	2203      	movs	r2, #3
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	43db      	mvns	r3, r3
 80015be:	69ba      	ldr	r2, [r7, #24]
 80015c0:	4013      	ands	r3, r2
 80015c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f003 0203 	and.w	r2, r3, #3
 80015cc:	69fb      	ldr	r3, [r7, #28]
 80015ce:	005b      	lsls	r3, r3, #1
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	69ba      	ldr	r2, [r7, #24]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	69ba      	ldr	r2, [r7, #24]
 80015de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	f000 80be 	beq.w	800176a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ee:	4b66      	ldr	r3, [pc, #408]	@ (8001788 <HAL_GPIO_Init+0x324>)
 80015f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015f2:	4a65      	ldr	r2, [pc, #404]	@ (8001788 <HAL_GPIO_Init+0x324>)
 80015f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80015fa:	4b63      	ldr	r3, [pc, #396]	@ (8001788 <HAL_GPIO_Init+0x324>)
 80015fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001606:	4a61      	ldr	r2, [pc, #388]	@ (800178c <HAL_GPIO_Init+0x328>)
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	089b      	lsrs	r3, r3, #2
 800160c:	3302      	adds	r3, #2
 800160e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001612:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	f003 0303 	and.w	r3, r3, #3
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	220f      	movs	r2, #15
 800161e:	fa02 f303 	lsl.w	r3, r2, r3
 8001622:	43db      	mvns	r3, r3
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	4013      	ands	r3, r2
 8001628:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4a58      	ldr	r2, [pc, #352]	@ (8001790 <HAL_GPIO_Init+0x32c>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d037      	beq.n	80016a2 <HAL_GPIO_Init+0x23e>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4a57      	ldr	r2, [pc, #348]	@ (8001794 <HAL_GPIO_Init+0x330>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d031      	beq.n	800169e <HAL_GPIO_Init+0x23a>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4a56      	ldr	r2, [pc, #344]	@ (8001798 <HAL_GPIO_Init+0x334>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d02b      	beq.n	800169a <HAL_GPIO_Init+0x236>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4a55      	ldr	r2, [pc, #340]	@ (800179c <HAL_GPIO_Init+0x338>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d025      	beq.n	8001696 <HAL_GPIO_Init+0x232>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4a54      	ldr	r2, [pc, #336]	@ (80017a0 <HAL_GPIO_Init+0x33c>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d01f      	beq.n	8001692 <HAL_GPIO_Init+0x22e>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4a53      	ldr	r2, [pc, #332]	@ (80017a4 <HAL_GPIO_Init+0x340>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d019      	beq.n	800168e <HAL_GPIO_Init+0x22a>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4a52      	ldr	r2, [pc, #328]	@ (80017a8 <HAL_GPIO_Init+0x344>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d013      	beq.n	800168a <HAL_GPIO_Init+0x226>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4a51      	ldr	r2, [pc, #324]	@ (80017ac <HAL_GPIO_Init+0x348>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d00d      	beq.n	8001686 <HAL_GPIO_Init+0x222>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4a50      	ldr	r2, [pc, #320]	@ (80017b0 <HAL_GPIO_Init+0x34c>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d007      	beq.n	8001682 <HAL_GPIO_Init+0x21e>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	4a4f      	ldr	r2, [pc, #316]	@ (80017b4 <HAL_GPIO_Init+0x350>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d101      	bne.n	800167e <HAL_GPIO_Init+0x21a>
 800167a:	2309      	movs	r3, #9
 800167c:	e012      	b.n	80016a4 <HAL_GPIO_Init+0x240>
 800167e:	230a      	movs	r3, #10
 8001680:	e010      	b.n	80016a4 <HAL_GPIO_Init+0x240>
 8001682:	2308      	movs	r3, #8
 8001684:	e00e      	b.n	80016a4 <HAL_GPIO_Init+0x240>
 8001686:	2307      	movs	r3, #7
 8001688:	e00c      	b.n	80016a4 <HAL_GPIO_Init+0x240>
 800168a:	2306      	movs	r3, #6
 800168c:	e00a      	b.n	80016a4 <HAL_GPIO_Init+0x240>
 800168e:	2305      	movs	r3, #5
 8001690:	e008      	b.n	80016a4 <HAL_GPIO_Init+0x240>
 8001692:	2304      	movs	r3, #4
 8001694:	e006      	b.n	80016a4 <HAL_GPIO_Init+0x240>
 8001696:	2303      	movs	r3, #3
 8001698:	e004      	b.n	80016a4 <HAL_GPIO_Init+0x240>
 800169a:	2302      	movs	r3, #2
 800169c:	e002      	b.n	80016a4 <HAL_GPIO_Init+0x240>
 800169e:	2301      	movs	r3, #1
 80016a0:	e000      	b.n	80016a4 <HAL_GPIO_Init+0x240>
 80016a2:	2300      	movs	r3, #0
 80016a4:	69fa      	ldr	r2, [r7, #28]
 80016a6:	f002 0203 	and.w	r2, r2, #3
 80016aa:	0092      	lsls	r2, r2, #2
 80016ac:	4093      	lsls	r3, r2
 80016ae:	69ba      	ldr	r2, [r7, #24]
 80016b0:	4313      	orrs	r3, r2
 80016b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80016b4:	4935      	ldr	r1, [pc, #212]	@ (800178c <HAL_GPIO_Init+0x328>)
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	089b      	lsrs	r3, r3, #2
 80016ba:	3302      	adds	r3, #2
 80016bc:	69ba      	ldr	r2, [r7, #24]
 80016be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016c2:	4b3d      	ldr	r3, [pc, #244]	@ (80017b8 <HAL_GPIO_Init+0x354>)
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	43db      	mvns	r3, r3
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	4013      	ands	r3, r2
 80016d0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d003      	beq.n	80016e6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	4313      	orrs	r3, r2
 80016e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016e6:	4a34      	ldr	r2, [pc, #208]	@ (80017b8 <HAL_GPIO_Init+0x354>)
 80016e8:	69bb      	ldr	r3, [r7, #24]
 80016ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016ec:	4b32      	ldr	r3, [pc, #200]	@ (80017b8 <HAL_GPIO_Init+0x354>)
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	43db      	mvns	r3, r3
 80016f6:	69ba      	ldr	r2, [r7, #24]
 80016f8:	4013      	ands	r3, r2
 80016fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001704:	2b00      	cmp	r3, #0
 8001706:	d003      	beq.n	8001710 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001708:	69ba      	ldr	r2, [r7, #24]
 800170a:	693b      	ldr	r3, [r7, #16]
 800170c:	4313      	orrs	r3, r2
 800170e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001710:	4a29      	ldr	r2, [pc, #164]	@ (80017b8 <HAL_GPIO_Init+0x354>)
 8001712:	69bb      	ldr	r3, [r7, #24]
 8001714:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001716:	4b28      	ldr	r3, [pc, #160]	@ (80017b8 <HAL_GPIO_Init+0x354>)
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	43db      	mvns	r3, r3
 8001720:	69ba      	ldr	r2, [r7, #24]
 8001722:	4013      	ands	r3, r2
 8001724:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d003      	beq.n	800173a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001732:	69ba      	ldr	r2, [r7, #24]
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	4313      	orrs	r3, r2
 8001738:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800173a:	4a1f      	ldr	r2, [pc, #124]	@ (80017b8 <HAL_GPIO_Init+0x354>)
 800173c:	69bb      	ldr	r3, [r7, #24]
 800173e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001740:	4b1d      	ldr	r3, [pc, #116]	@ (80017b8 <HAL_GPIO_Init+0x354>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	43db      	mvns	r3, r3
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	4013      	ands	r3, r2
 800174e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001758:	2b00      	cmp	r3, #0
 800175a:	d003      	beq.n	8001764 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800175c:	69ba      	ldr	r2, [r7, #24]
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	4313      	orrs	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001764:	4a14      	ldr	r2, [pc, #80]	@ (80017b8 <HAL_GPIO_Init+0x354>)
 8001766:	69bb      	ldr	r3, [r7, #24]
 8001768:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	3301      	adds	r3, #1
 800176e:	61fb      	str	r3, [r7, #28]
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	2b0f      	cmp	r3, #15
 8001774:	f67f ae86 	bls.w	8001484 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001778:	bf00      	nop
 800177a:	bf00      	nop
 800177c:	3724      	adds	r7, #36	@ 0x24
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	40023800 	.word	0x40023800
 800178c:	40013800 	.word	0x40013800
 8001790:	40020000 	.word	0x40020000
 8001794:	40020400 	.word	0x40020400
 8001798:	40020800 	.word	0x40020800
 800179c:	40020c00 	.word	0x40020c00
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40021400 	.word	0x40021400
 80017a8:	40021800 	.word	0x40021800
 80017ac:	40021c00 	.word	0x40021c00
 80017b0:	40022000 	.word	0x40022000
 80017b4:	40022400 	.word	0x40022400
 80017b8:	40013c00 	.word	0x40013c00

080017bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	460b      	mov	r3, r1
 80017c6:	807b      	strh	r3, [r7, #2]
 80017c8:	4613      	mov	r3, r2
 80017ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017cc:	787b      	ldrb	r3, [r7, #1]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d003      	beq.n	80017da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017d2:	887a      	ldrh	r2, [r7, #2]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80017d8:	e003      	b.n	80017e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80017da:	887b      	ldrh	r3, [r7, #2]
 80017dc:	041a      	lsls	r2, r3, #16
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	619a      	str	r2, [r3, #24]
}
 80017e2:	bf00      	nop
 80017e4:	370c      	adds	r7, #12
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
	...

080017f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d101      	bne.n	8001802 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e08b      	b.n	800191a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001808:	b2db      	uxtb	r3, r3
 800180a:	2b00      	cmp	r3, #0
 800180c:	d106      	bne.n	800181c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2200      	movs	r2, #0
 8001812:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f004 fcdc 	bl	80061d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2224      	movs	r2, #36	@ 0x24
 8001820:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f022 0201 	bic.w	r2, r2, #1
 8001832:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685a      	ldr	r2, [r3, #4]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001840:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	689a      	ldr	r2, [r3, #8]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001850:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	2b01      	cmp	r3, #1
 8001858:	d107      	bne.n	800186a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	689a      	ldr	r2, [r3, #8]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	e006      	b.n	8001878 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	689a      	ldr	r2, [r3, #8]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001876:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	2b02      	cmp	r3, #2
 800187e:	d108      	bne.n	8001892 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	685a      	ldr	r2, [r3, #4]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800188e:	605a      	str	r2, [r3, #4]
 8001890:	e007      	b.n	80018a2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	685a      	ldr	r2, [r3, #4]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80018a0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	6859      	ldr	r1, [r3, #4]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001924 <HAL_I2C_Init+0x134>)
 80018ae:	430b      	orrs	r3, r1
 80018b0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	68da      	ldr	r2, [r3, #12]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80018c0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	691a      	ldr	r2, [r3, #16]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	695b      	ldr	r3, [r3, #20]
 80018ca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	699b      	ldr	r3, [r3, #24]
 80018d2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	430a      	orrs	r2, r1
 80018da:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	69d9      	ldr	r1, [r3, #28]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6a1a      	ldr	r2, [r3, #32]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	430a      	orrs	r2, r1
 80018ea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f042 0201 	orr.w	r2, r2, #1
 80018fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2220      	movs	r2, #32
 8001906:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2200      	movs	r2, #0
 800190e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2200      	movs	r2, #0
 8001914:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	02008000 	.word	0x02008000

08001928 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b088      	sub	sp, #32
 800192c:	af02      	add	r7, sp, #8
 800192e:	60f8      	str	r0, [r7, #12]
 8001930:	607a      	str	r2, [r7, #4]
 8001932:	461a      	mov	r2, r3
 8001934:	460b      	mov	r3, r1
 8001936:	817b      	strh	r3, [r7, #10]
 8001938:	4613      	mov	r3, r2
 800193a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001942:	b2db      	uxtb	r3, r3
 8001944:	2b20      	cmp	r3, #32
 8001946:	f040 80fd 	bne.w	8001b44 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001950:	2b01      	cmp	r3, #1
 8001952:	d101      	bne.n	8001958 <HAL_I2C_Master_Transmit+0x30>
 8001954:	2302      	movs	r3, #2
 8001956:	e0f6      	b.n	8001b46 <HAL_I2C_Master_Transmit+0x21e>
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	2201      	movs	r2, #1
 800195c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001960:	f7ff fbac 	bl	80010bc <HAL_GetTick>
 8001964:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	9300      	str	r3, [sp, #0]
 800196a:	2319      	movs	r3, #25
 800196c:	2201      	movs	r2, #1
 800196e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001972:	68f8      	ldr	r0, [r7, #12]
 8001974:	f000 fbea 	bl	800214c <I2C_WaitOnFlagUntilTimeout>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e0e1      	b.n	8001b46 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	2221      	movs	r2, #33	@ 0x21
 8001986:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2210      	movs	r2, #16
 800198e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2200      	movs	r2, #0
 8001996:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	893a      	ldrh	r2, [r7, #8]
 80019a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	2200      	movs	r2, #0
 80019a8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	2bff      	cmp	r3, #255	@ 0xff
 80019b2:	d906      	bls.n	80019c2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	22ff      	movs	r2, #255	@ 0xff
 80019b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80019ba:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80019be:	617b      	str	r3, [r7, #20]
 80019c0:	e007      	b.n	80019d2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019c6:	b29a      	uxth	r2, r3
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80019cc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019d0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d024      	beq.n	8001a24 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019de:	781a      	ldrb	r2, [r3, #0]
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ea:	1c5a      	adds	r2, r3, #1
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019f4:	b29b      	uxth	r3, r3
 80019f6:	3b01      	subs	r3, #1
 80019f8:	b29a      	uxth	r2, r3
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a02:	3b01      	subs	r3, #1
 8001a04:	b29a      	uxth	r2, r3
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	3301      	adds	r3, #1
 8001a12:	b2da      	uxtb	r2, r3
 8001a14:	8979      	ldrh	r1, [r7, #10]
 8001a16:	4b4e      	ldr	r3, [pc, #312]	@ (8001b50 <HAL_I2C_Master_Transmit+0x228>)
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	68f8      	ldr	r0, [r7, #12]
 8001a1e:	f000 fd59 	bl	80024d4 <I2C_TransferConfig>
 8001a22:	e066      	b.n	8001af2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a28:	b2da      	uxtb	r2, r3
 8001a2a:	8979      	ldrh	r1, [r7, #10]
 8001a2c:	4b48      	ldr	r3, [pc, #288]	@ (8001b50 <HAL_I2C_Master_Transmit+0x228>)
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	68f8      	ldr	r0, [r7, #12]
 8001a34:	f000 fd4e 	bl	80024d4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001a38:	e05b      	b.n	8001af2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	6a39      	ldr	r1, [r7, #32]
 8001a3e:	68f8      	ldr	r0, [r7, #12]
 8001a40:	f000 fbdd 	bl	80021fe <I2C_WaitOnTXISFlagUntilTimeout>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e07b      	b.n	8001b46 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a52:	781a      	ldrb	r2, [r3, #0]
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a5e:	1c5a      	adds	r2, r3, #1
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	b29a      	uxth	r2, r3
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a76:	3b01      	subs	r3, #1
 8001a78:	b29a      	uxth	r2, r3
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d034      	beq.n	8001af2 <HAL_I2C_Master_Transmit+0x1ca>
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d130      	bne.n	8001af2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	9300      	str	r3, [sp, #0]
 8001a94:	6a3b      	ldr	r3, [r7, #32]
 8001a96:	2200      	movs	r2, #0
 8001a98:	2180      	movs	r1, #128	@ 0x80
 8001a9a:	68f8      	ldr	r0, [r7, #12]
 8001a9c:	f000 fb56 	bl	800214c <I2C_WaitOnFlagUntilTimeout>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e04d      	b.n	8001b46 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	2bff      	cmp	r3, #255	@ 0xff
 8001ab2:	d90e      	bls.n	8001ad2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	22ff      	movs	r2, #255	@ 0xff
 8001ab8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001abe:	b2da      	uxtb	r2, r3
 8001ac0:	8979      	ldrh	r1, [r7, #10]
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	9300      	str	r3, [sp, #0]
 8001ac6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001aca:	68f8      	ldr	r0, [r7, #12]
 8001acc:	f000 fd02 	bl	80024d4 <I2C_TransferConfig>
 8001ad0:	e00f      	b.n	8001af2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ad6:	b29a      	uxth	r2, r3
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ae0:	b2da      	uxtb	r2, r3
 8001ae2:	8979      	ldrh	r1, [r7, #10]
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	9300      	str	r3, [sp, #0]
 8001ae8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001aec:	68f8      	ldr	r0, [r7, #12]
 8001aee:	f000 fcf1 	bl	80024d4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d19e      	bne.n	8001a3a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001afc:	693a      	ldr	r2, [r7, #16]
 8001afe:	6a39      	ldr	r1, [r7, #32]
 8001b00:	68f8      	ldr	r0, [r7, #12]
 8001b02:	f000 fbc3 	bl	800228c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e01a      	b.n	8001b46 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2220      	movs	r2, #32
 8001b16:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	6859      	ldr	r1, [r3, #4]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	4b0c      	ldr	r3, [pc, #48]	@ (8001b54 <HAL_I2C_Master_Transmit+0x22c>)
 8001b24:	400b      	ands	r3, r1
 8001b26:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2220      	movs	r2, #32
 8001b2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2200      	movs	r2, #0
 8001b34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001b40:	2300      	movs	r3, #0
 8001b42:	e000      	b.n	8001b46 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001b44:	2302      	movs	r3, #2
  }
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3718      	adds	r7, #24
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	80002000 	.word	0x80002000
 8001b54:	fe00e800 	.word	0xfe00e800

08001b58 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b088      	sub	sp, #32
 8001b5c:	af02      	add	r7, sp, #8
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	4608      	mov	r0, r1
 8001b62:	4611      	mov	r1, r2
 8001b64:	461a      	mov	r2, r3
 8001b66:	4603      	mov	r3, r0
 8001b68:	817b      	strh	r3, [r7, #10]
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	813b      	strh	r3, [r7, #8]
 8001b6e:	4613      	mov	r3, r2
 8001b70:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	2b20      	cmp	r3, #32
 8001b7c:	f040 80f9 	bne.w	8001d72 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b80:	6a3b      	ldr	r3, [r7, #32]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d002      	beq.n	8001b8c <HAL_I2C_Mem_Write+0x34>
 8001b86:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d105      	bne.n	8001b98 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b92:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e0ed      	b.n	8001d74 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d101      	bne.n	8001ba6 <HAL_I2C_Mem_Write+0x4e>
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	e0e6      	b.n	8001d74 <HAL_I2C_Mem_Write+0x21c>
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	2201      	movs	r2, #1
 8001baa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001bae:	f7ff fa85 	bl	80010bc <HAL_GetTick>
 8001bb2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	9300      	str	r3, [sp, #0]
 8001bb8:	2319      	movs	r3, #25
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001bc0:	68f8      	ldr	r0, [r7, #12]
 8001bc2:	f000 fac3 	bl	800214c <I2C_WaitOnFlagUntilTimeout>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e0d1      	b.n	8001d74 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	2221      	movs	r2, #33	@ 0x21
 8001bd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2240      	movs	r2, #64	@ 0x40
 8001bdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2200      	movs	r2, #0
 8001be4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	6a3a      	ldr	r2, [r7, #32]
 8001bea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001bf0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001bf8:	88f8      	ldrh	r0, [r7, #6]
 8001bfa:	893a      	ldrh	r2, [r7, #8]
 8001bfc:	8979      	ldrh	r1, [r7, #10]
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	9301      	str	r3, [sp, #4]
 8001c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c04:	9300      	str	r3, [sp, #0]
 8001c06:	4603      	mov	r3, r0
 8001c08:	68f8      	ldr	r0, [r7, #12]
 8001c0a:	f000 f9d3 	bl	8001fb4 <I2C_RequestMemoryWrite>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d005      	beq.n	8001c20 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	2200      	movs	r2, #0
 8001c18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e0a9      	b.n	8001d74 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c24:	b29b      	uxth	r3, r3
 8001c26:	2bff      	cmp	r3, #255	@ 0xff
 8001c28:	d90e      	bls.n	8001c48 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	22ff      	movs	r2, #255	@ 0xff
 8001c2e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c34:	b2da      	uxtb	r2, r3
 8001c36:	8979      	ldrh	r1, [r7, #10]
 8001c38:	2300      	movs	r3, #0
 8001c3a:	9300      	str	r3, [sp, #0]
 8001c3c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c40:	68f8      	ldr	r0, [r7, #12]
 8001c42:	f000 fc47 	bl	80024d4 <I2C_TransferConfig>
 8001c46:	e00f      	b.n	8001c68 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c4c:	b29a      	uxth	r2, r3
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c56:	b2da      	uxtb	r2, r3
 8001c58:	8979      	ldrh	r1, [r7, #10]
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	9300      	str	r3, [sp, #0]
 8001c5e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c62:	68f8      	ldr	r0, [r7, #12]
 8001c64:	f000 fc36 	bl	80024d4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c68:	697a      	ldr	r2, [r7, #20]
 8001c6a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c6c:	68f8      	ldr	r0, [r7, #12]
 8001c6e:	f000 fac6 	bl	80021fe <I2C_WaitOnTXISFlagUntilTimeout>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e07b      	b.n	8001d74 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c80:	781a      	ldrb	r2, [r3, #0]
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c8c:	1c5a      	adds	r2, r3, #1
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	3b01      	subs	r3, #1
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ca4:	3b01      	subs	r3, #1
 8001ca6:	b29a      	uxth	r2, r3
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cb0:	b29b      	uxth	r3, r3
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d034      	beq.n	8001d20 <HAL_I2C_Mem_Write+0x1c8>
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d130      	bne.n	8001d20 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	9300      	str	r3, [sp, #0]
 8001cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	2180      	movs	r1, #128	@ 0x80
 8001cc8:	68f8      	ldr	r0, [r7, #12]
 8001cca:	f000 fa3f 	bl	800214c <I2C_WaitOnFlagUntilTimeout>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e04d      	b.n	8001d74 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cdc:	b29b      	uxth	r3, r3
 8001cde:	2bff      	cmp	r3, #255	@ 0xff
 8001ce0:	d90e      	bls.n	8001d00 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	22ff      	movs	r2, #255	@ 0xff
 8001ce6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cec:	b2da      	uxtb	r2, r3
 8001cee:	8979      	ldrh	r1, [r7, #10]
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	9300      	str	r3, [sp, #0]
 8001cf4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001cf8:	68f8      	ldr	r0, [r7, #12]
 8001cfa:	f000 fbeb 	bl	80024d4 <I2C_TransferConfig>
 8001cfe:	e00f      	b.n	8001d20 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d04:	b29a      	uxth	r2, r3
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d0e:	b2da      	uxtb	r2, r3
 8001d10:	8979      	ldrh	r1, [r7, #10]
 8001d12:	2300      	movs	r3, #0
 8001d14:	9300      	str	r3, [sp, #0]
 8001d16:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d1a:	68f8      	ldr	r0, [r7, #12]
 8001d1c:	f000 fbda 	bl	80024d4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d24:	b29b      	uxth	r3, r3
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d19e      	bne.n	8001c68 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d2a:	697a      	ldr	r2, [r7, #20]
 8001d2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001d2e:	68f8      	ldr	r0, [r7, #12]
 8001d30:	f000 faac 	bl	800228c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e01a      	b.n	8001d74 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2220      	movs	r2, #32
 8001d44:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	6859      	ldr	r1, [r3, #4]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	4b0a      	ldr	r3, [pc, #40]	@ (8001d7c <HAL_I2C_Mem_Write+0x224>)
 8001d52:	400b      	ands	r3, r1
 8001d54:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	2220      	movs	r2, #32
 8001d5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2200      	movs	r2, #0
 8001d62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	2200      	movs	r2, #0
 8001d6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	e000      	b.n	8001d74 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001d72:	2302      	movs	r3, #2
  }
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3718      	adds	r7, #24
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	fe00e800 	.word	0xfe00e800

08001d80 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b088      	sub	sp, #32
 8001d84:	af02      	add	r7, sp, #8
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	4608      	mov	r0, r1
 8001d8a:	4611      	mov	r1, r2
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	4603      	mov	r3, r0
 8001d90:	817b      	strh	r3, [r7, #10]
 8001d92:	460b      	mov	r3, r1
 8001d94:	813b      	strh	r3, [r7, #8]
 8001d96:	4613      	mov	r3, r2
 8001d98:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	2b20      	cmp	r3, #32
 8001da4:	f040 80fd 	bne.w	8001fa2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001da8:	6a3b      	ldr	r3, [r7, #32]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d002      	beq.n	8001db4 <HAL_I2C_Mem_Read+0x34>
 8001dae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d105      	bne.n	8001dc0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001dba:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e0f1      	b.n	8001fa4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d101      	bne.n	8001dce <HAL_I2C_Mem_Read+0x4e>
 8001dca:	2302      	movs	r3, #2
 8001dcc:	e0ea      	b.n	8001fa4 <HAL_I2C_Mem_Read+0x224>
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001dd6:	f7ff f971 	bl	80010bc <HAL_GetTick>
 8001dda:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	9300      	str	r3, [sp, #0]
 8001de0:	2319      	movs	r3, #25
 8001de2:	2201      	movs	r2, #1
 8001de4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001de8:	68f8      	ldr	r0, [r7, #12]
 8001dea:	f000 f9af 	bl	800214c <I2C_WaitOnFlagUntilTimeout>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001df4:	2301      	movs	r3, #1
 8001df6:	e0d5      	b.n	8001fa4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2222      	movs	r2, #34	@ 0x22
 8001dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2240      	movs	r2, #64	@ 0x40
 8001e04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	6a3a      	ldr	r2, [r7, #32]
 8001e12:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001e18:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e20:	88f8      	ldrh	r0, [r7, #6]
 8001e22:	893a      	ldrh	r2, [r7, #8]
 8001e24:	8979      	ldrh	r1, [r7, #10]
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	9301      	str	r3, [sp, #4]
 8001e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e2c:	9300      	str	r3, [sp, #0]
 8001e2e:	4603      	mov	r3, r0
 8001e30:	68f8      	ldr	r0, [r7, #12]
 8001e32:	f000 f913 	bl	800205c <I2C_RequestMemoryRead>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d005      	beq.n	8001e48 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e0ad      	b.n	8001fa4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	2bff      	cmp	r3, #255	@ 0xff
 8001e50:	d90e      	bls.n	8001e70 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	2201      	movs	r2, #1
 8001e56:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e5c:	b2da      	uxtb	r2, r3
 8001e5e:	8979      	ldrh	r1, [r7, #10]
 8001e60:	4b52      	ldr	r3, [pc, #328]	@ (8001fac <HAL_I2C_Mem_Read+0x22c>)
 8001e62:	9300      	str	r3, [sp, #0]
 8001e64:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e68:	68f8      	ldr	r0, [r7, #12]
 8001e6a:	f000 fb33 	bl	80024d4 <I2C_TransferConfig>
 8001e6e:	e00f      	b.n	8001e90 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e7e:	b2da      	uxtb	r2, r3
 8001e80:	8979      	ldrh	r1, [r7, #10]
 8001e82:	4b4a      	ldr	r3, [pc, #296]	@ (8001fac <HAL_I2C_Mem_Read+0x22c>)
 8001e84:	9300      	str	r3, [sp, #0]
 8001e86:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e8a:	68f8      	ldr	r0, [r7, #12]
 8001e8c:	f000 fb22 	bl	80024d4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	9300      	str	r3, [sp, #0]
 8001e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e96:	2200      	movs	r2, #0
 8001e98:	2104      	movs	r1, #4
 8001e9a:	68f8      	ldr	r0, [r7, #12]
 8001e9c:	f000 f956 	bl	800214c <I2C_WaitOnFlagUntilTimeout>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e07c      	b.n	8001fa4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eb4:	b2d2      	uxtb	r2, r2
 8001eb6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ebc:	1c5a      	adds	r2, r3, #1
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	b29a      	uxth	r2, r3
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	3b01      	subs	r3, #1
 8001ed6:	b29a      	uxth	r2, r3
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d034      	beq.n	8001f50 <HAL_I2C_Mem_Read+0x1d0>
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d130      	bne.n	8001f50 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	9300      	str	r3, [sp, #0]
 8001ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	2180      	movs	r1, #128	@ 0x80
 8001ef8:	68f8      	ldr	r0, [r7, #12]
 8001efa:	f000 f927 	bl	800214c <I2C_WaitOnFlagUntilTimeout>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e04d      	b.n	8001fa4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	2bff      	cmp	r3, #255	@ 0xff
 8001f10:	d90e      	bls.n	8001f30 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2201      	movs	r2, #1
 8001f16:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f1c:	b2da      	uxtb	r2, r3
 8001f1e:	8979      	ldrh	r1, [r7, #10]
 8001f20:	2300      	movs	r3, #0
 8001f22:	9300      	str	r3, [sp, #0]
 8001f24:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001f28:	68f8      	ldr	r0, [r7, #12]
 8001f2a:	f000 fad3 	bl	80024d4 <I2C_TransferConfig>
 8001f2e:	e00f      	b.n	8001f50 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f34:	b29a      	uxth	r2, r3
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f3e:	b2da      	uxtb	r2, r3
 8001f40:	8979      	ldrh	r1, [r7, #10]
 8001f42:	2300      	movs	r3, #0
 8001f44:	9300      	str	r3, [sp, #0]
 8001f46:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f4a:	68f8      	ldr	r0, [r7, #12]
 8001f4c:	f000 fac2 	bl	80024d4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d19a      	bne.n	8001e90 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f5a:	697a      	ldr	r2, [r7, #20]
 8001f5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001f5e:	68f8      	ldr	r0, [r7, #12]
 8001f60:	f000 f994 	bl	800228c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e01a      	b.n	8001fa4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	2220      	movs	r2, #32
 8001f74:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	6859      	ldr	r1, [r3, #4]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb0 <HAL_I2C_Mem_Read+0x230>)
 8001f82:	400b      	ands	r3, r1
 8001f84:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2220      	movs	r2, #32
 8001f8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2200      	movs	r2, #0
 8001f92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	e000      	b.n	8001fa4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8001fa2:	2302      	movs	r3, #2
  }
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3718      	adds	r7, #24
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	80002400 	.word	0x80002400
 8001fb0:	fe00e800 	.word	0xfe00e800

08001fb4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b086      	sub	sp, #24
 8001fb8:	af02      	add	r7, sp, #8
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	4608      	mov	r0, r1
 8001fbe:	4611      	mov	r1, r2
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	817b      	strh	r3, [r7, #10]
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	813b      	strh	r3, [r7, #8]
 8001fca:	4613      	mov	r3, r2
 8001fcc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001fce:	88fb      	ldrh	r3, [r7, #6]
 8001fd0:	b2da      	uxtb	r2, r3
 8001fd2:	8979      	ldrh	r1, [r7, #10]
 8001fd4:	4b20      	ldr	r3, [pc, #128]	@ (8002058 <I2C_RequestMemoryWrite+0xa4>)
 8001fd6:	9300      	str	r3, [sp, #0]
 8001fd8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001fdc:	68f8      	ldr	r0, [r7, #12]
 8001fde:	f000 fa79 	bl	80024d4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fe2:	69fa      	ldr	r2, [r7, #28]
 8001fe4:	69b9      	ldr	r1, [r7, #24]
 8001fe6:	68f8      	ldr	r0, [r7, #12]
 8001fe8:	f000 f909 	bl	80021fe <I2C_WaitOnTXISFlagUntilTimeout>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e02c      	b.n	8002050 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001ff6:	88fb      	ldrh	r3, [r7, #6]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d105      	bne.n	8002008 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001ffc:	893b      	ldrh	r3, [r7, #8]
 8001ffe:	b2da      	uxtb	r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	629a      	str	r2, [r3, #40]	@ 0x28
 8002006:	e015      	b.n	8002034 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002008:	893b      	ldrh	r3, [r7, #8]
 800200a:	0a1b      	lsrs	r3, r3, #8
 800200c:	b29b      	uxth	r3, r3
 800200e:	b2da      	uxtb	r2, r3
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002016:	69fa      	ldr	r2, [r7, #28]
 8002018:	69b9      	ldr	r1, [r7, #24]
 800201a:	68f8      	ldr	r0, [r7, #12]
 800201c:	f000 f8ef 	bl	80021fe <I2C_WaitOnTXISFlagUntilTimeout>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e012      	b.n	8002050 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800202a:	893b      	ldrh	r3, [r7, #8]
 800202c:	b2da      	uxtb	r2, r3
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	9300      	str	r3, [sp, #0]
 8002038:	69bb      	ldr	r3, [r7, #24]
 800203a:	2200      	movs	r2, #0
 800203c:	2180      	movs	r1, #128	@ 0x80
 800203e:	68f8      	ldr	r0, [r7, #12]
 8002040:	f000 f884 	bl	800214c <I2C_WaitOnFlagUntilTimeout>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e000      	b.n	8002050 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3710      	adds	r7, #16
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	80002000 	.word	0x80002000

0800205c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b086      	sub	sp, #24
 8002060:	af02      	add	r7, sp, #8
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	4608      	mov	r0, r1
 8002066:	4611      	mov	r1, r2
 8002068:	461a      	mov	r2, r3
 800206a:	4603      	mov	r3, r0
 800206c:	817b      	strh	r3, [r7, #10]
 800206e:	460b      	mov	r3, r1
 8002070:	813b      	strh	r3, [r7, #8]
 8002072:	4613      	mov	r3, r2
 8002074:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002076:	88fb      	ldrh	r3, [r7, #6]
 8002078:	b2da      	uxtb	r2, r3
 800207a:	8979      	ldrh	r1, [r7, #10]
 800207c:	4b20      	ldr	r3, [pc, #128]	@ (8002100 <I2C_RequestMemoryRead+0xa4>)
 800207e:	9300      	str	r3, [sp, #0]
 8002080:	2300      	movs	r3, #0
 8002082:	68f8      	ldr	r0, [r7, #12]
 8002084:	f000 fa26 	bl	80024d4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002088:	69fa      	ldr	r2, [r7, #28]
 800208a:	69b9      	ldr	r1, [r7, #24]
 800208c:	68f8      	ldr	r0, [r7, #12]
 800208e:	f000 f8b6 	bl	80021fe <I2C_WaitOnTXISFlagUntilTimeout>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	e02c      	b.n	80020f6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800209c:	88fb      	ldrh	r3, [r7, #6]
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d105      	bne.n	80020ae <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80020a2:	893b      	ldrh	r3, [r7, #8]
 80020a4:	b2da      	uxtb	r2, r3
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	629a      	str	r2, [r3, #40]	@ 0x28
 80020ac:	e015      	b.n	80020da <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80020ae:	893b      	ldrh	r3, [r7, #8]
 80020b0:	0a1b      	lsrs	r3, r3, #8
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	b2da      	uxtb	r2, r3
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80020bc:	69fa      	ldr	r2, [r7, #28]
 80020be:	69b9      	ldr	r1, [r7, #24]
 80020c0:	68f8      	ldr	r0, [r7, #12]
 80020c2:	f000 f89c 	bl	80021fe <I2C_WaitOnTXISFlagUntilTimeout>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	e012      	b.n	80020f6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80020d0:	893b      	ldrh	r3, [r7, #8]
 80020d2:	b2da      	uxtb	r2, r3
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	9300      	str	r3, [sp, #0]
 80020de:	69bb      	ldr	r3, [r7, #24]
 80020e0:	2200      	movs	r2, #0
 80020e2:	2140      	movs	r1, #64	@ 0x40
 80020e4:	68f8      	ldr	r0, [r7, #12]
 80020e6:	f000 f831 	bl	800214c <I2C_WaitOnFlagUntilTimeout>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e000      	b.n	80020f6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3710      	adds	r7, #16
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	80002000 	.word	0x80002000

08002104 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	699b      	ldr	r3, [r3, #24]
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	2b02      	cmp	r3, #2
 8002118:	d103      	bne.n	8002122 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2200      	movs	r2, #0
 8002120:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	699b      	ldr	r3, [r3, #24]
 8002128:	f003 0301 	and.w	r3, r3, #1
 800212c:	2b01      	cmp	r3, #1
 800212e:	d007      	beq.n	8002140 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	699a      	ldr	r2, [r3, #24]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f042 0201 	orr.w	r2, r2, #1
 800213e:	619a      	str	r2, [r3, #24]
  }
}
 8002140:	bf00      	nop
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	603b      	str	r3, [r7, #0]
 8002158:	4613      	mov	r3, r2
 800215a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800215c:	e03b      	b.n	80021d6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800215e:	69ba      	ldr	r2, [r7, #24]
 8002160:	6839      	ldr	r1, [r7, #0]
 8002162:	68f8      	ldr	r0, [r7, #12]
 8002164:	f000 f8d6 	bl	8002314 <I2C_IsErrorOccurred>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e041      	b.n	80021f6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002178:	d02d      	beq.n	80021d6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800217a:	f7fe ff9f 	bl	80010bc <HAL_GetTick>
 800217e:	4602      	mov	r2, r0
 8002180:	69bb      	ldr	r3, [r7, #24]
 8002182:	1ad3      	subs	r3, r2, r3
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	429a      	cmp	r2, r3
 8002188:	d302      	bcc.n	8002190 <I2C_WaitOnFlagUntilTimeout+0x44>
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d122      	bne.n	80021d6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	699a      	ldr	r2, [r3, #24]
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	4013      	ands	r3, r2
 800219a:	68ba      	ldr	r2, [r7, #8]
 800219c:	429a      	cmp	r2, r3
 800219e:	bf0c      	ite	eq
 80021a0:	2301      	moveq	r3, #1
 80021a2:	2300      	movne	r3, #0
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	461a      	mov	r2, r3
 80021a8:	79fb      	ldrb	r3, [r7, #7]
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d113      	bne.n	80021d6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021b2:	f043 0220 	orr.w	r2, r3, #32
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2220      	movs	r2, #32
 80021be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	2200      	movs	r2, #0
 80021c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2200      	movs	r2, #0
 80021ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e00f      	b.n	80021f6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	699a      	ldr	r2, [r3, #24]
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	4013      	ands	r3, r2
 80021e0:	68ba      	ldr	r2, [r7, #8]
 80021e2:	429a      	cmp	r2, r3
 80021e4:	bf0c      	ite	eq
 80021e6:	2301      	moveq	r3, #1
 80021e8:	2300      	movne	r3, #0
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	461a      	mov	r2, r3
 80021ee:	79fb      	ldrb	r3, [r7, #7]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d0b4      	beq.n	800215e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3710      	adds	r7, #16
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}

080021fe <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80021fe:	b580      	push	{r7, lr}
 8002200:	b084      	sub	sp, #16
 8002202:	af00      	add	r7, sp, #0
 8002204:	60f8      	str	r0, [r7, #12]
 8002206:	60b9      	str	r1, [r7, #8]
 8002208:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800220a:	e033      	b.n	8002274 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	68b9      	ldr	r1, [r7, #8]
 8002210:	68f8      	ldr	r0, [r7, #12]
 8002212:	f000 f87f 	bl	8002314 <I2C_IsErrorOccurred>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e031      	b.n	8002284 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002226:	d025      	beq.n	8002274 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002228:	f7fe ff48 	bl	80010bc <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	68ba      	ldr	r2, [r7, #8]
 8002234:	429a      	cmp	r2, r3
 8002236:	d302      	bcc.n	800223e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d11a      	bne.n	8002274 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	699b      	ldr	r3, [r3, #24]
 8002244:	f003 0302 	and.w	r3, r3, #2
 8002248:	2b02      	cmp	r3, #2
 800224a:	d013      	beq.n	8002274 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002250:	f043 0220 	orr.w	r2, r3, #32
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2220      	movs	r2, #32
 800225c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2200      	movs	r2, #0
 8002264:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2200      	movs	r2, #0
 800226c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e007      	b.n	8002284 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	699b      	ldr	r3, [r3, #24]
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	2b02      	cmp	r3, #2
 8002280:	d1c4      	bne.n	800220c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002282:	2300      	movs	r3, #0
}
 8002284:	4618      	mov	r0, r3
 8002286:	3710      	adds	r7, #16
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}

0800228c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	60b9      	str	r1, [r7, #8]
 8002296:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002298:	e02f      	b.n	80022fa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	68b9      	ldr	r1, [r7, #8]
 800229e:	68f8      	ldr	r0, [r7, #12]
 80022a0:	f000 f838 	bl	8002314 <I2C_IsErrorOccurred>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e02d      	b.n	800230a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022ae:	f7fe ff05 	bl	80010bc <HAL_GetTick>
 80022b2:	4602      	mov	r2, r0
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	68ba      	ldr	r2, [r7, #8]
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d302      	bcc.n	80022c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d11a      	bne.n	80022fa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	699b      	ldr	r3, [r3, #24]
 80022ca:	f003 0320 	and.w	r3, r3, #32
 80022ce:	2b20      	cmp	r3, #32
 80022d0:	d013      	beq.n	80022fa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022d6:	f043 0220 	orr.w	r2, r3, #32
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2220      	movs	r2, #32
 80022e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2200      	movs	r2, #0
 80022ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e007      	b.n	800230a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	f003 0320 	and.w	r3, r3, #32
 8002304:	2b20      	cmp	r3, #32
 8002306:	d1c8      	bne.n	800229a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3710      	adds	r7, #16
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
	...

08002314 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b08a      	sub	sp, #40	@ 0x28
 8002318:	af00      	add	r7, sp, #0
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	60b9      	str	r1, [r7, #8]
 800231e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002320:	2300      	movs	r3, #0
 8002322:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800232e:	2300      	movs	r3, #0
 8002330:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	f003 0310 	and.w	r3, r3, #16
 800233c:	2b00      	cmp	r3, #0
 800233e:	d068      	beq.n	8002412 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2210      	movs	r2, #16
 8002346:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002348:	e049      	b.n	80023de <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002350:	d045      	beq.n	80023de <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002352:	f7fe feb3 	bl	80010bc <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	68ba      	ldr	r2, [r7, #8]
 800235e:	429a      	cmp	r2, r3
 8002360:	d302      	bcc.n	8002368 <I2C_IsErrorOccurred+0x54>
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d13a      	bne.n	80023de <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002372:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800237a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	699b      	ldr	r3, [r3, #24]
 8002382:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002386:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800238a:	d121      	bne.n	80023d0 <I2C_IsErrorOccurred+0xbc>
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002392:	d01d      	beq.n	80023d0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002394:	7cfb      	ldrb	r3, [r7, #19]
 8002396:	2b20      	cmp	r3, #32
 8002398:	d01a      	beq.n	80023d0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	685a      	ldr	r2, [r3, #4]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80023a8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80023aa:	f7fe fe87 	bl	80010bc <HAL_GetTick>
 80023ae:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80023b0:	e00e      	b.n	80023d0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80023b2:	f7fe fe83 	bl	80010bc <HAL_GetTick>
 80023b6:	4602      	mov	r2, r0
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	2b19      	cmp	r3, #25
 80023be:	d907      	bls.n	80023d0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80023c0:	6a3b      	ldr	r3, [r7, #32]
 80023c2:	f043 0320 	orr.w	r3, r3, #32
 80023c6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80023ce:	e006      	b.n	80023de <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	699b      	ldr	r3, [r3, #24]
 80023d6:	f003 0320 	and.w	r3, r3, #32
 80023da:	2b20      	cmp	r3, #32
 80023dc:	d1e9      	bne.n	80023b2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	699b      	ldr	r3, [r3, #24]
 80023e4:	f003 0320 	and.w	r3, r3, #32
 80023e8:	2b20      	cmp	r3, #32
 80023ea:	d003      	beq.n	80023f4 <I2C_IsErrorOccurred+0xe0>
 80023ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d0aa      	beq.n	800234a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80023f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d103      	bne.n	8002404 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2220      	movs	r2, #32
 8002402:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002404:	6a3b      	ldr	r3, [r7, #32]
 8002406:	f043 0304 	orr.w	r3, r3, #4
 800240a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800241a:	69bb      	ldr	r3, [r7, #24]
 800241c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002420:	2b00      	cmp	r3, #0
 8002422:	d00b      	beq.n	800243c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002424:	6a3b      	ldr	r3, [r7, #32]
 8002426:	f043 0301 	orr.w	r3, r3, #1
 800242a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002434:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800243c:	69bb      	ldr	r3, [r7, #24]
 800243e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002442:	2b00      	cmp	r3, #0
 8002444:	d00b      	beq.n	800245e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002446:	6a3b      	ldr	r3, [r7, #32]
 8002448:	f043 0308 	orr.w	r3, r3, #8
 800244c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002456:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002464:	2b00      	cmp	r3, #0
 8002466:	d00b      	beq.n	8002480 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002468:	6a3b      	ldr	r3, [r7, #32]
 800246a:	f043 0302 	orr.w	r3, r3, #2
 800246e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002478:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002480:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002484:	2b00      	cmp	r3, #0
 8002486:	d01c      	beq.n	80024c2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002488:	68f8      	ldr	r0, [r7, #12]
 800248a:	f7ff fe3b 	bl	8002104 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	6859      	ldr	r1, [r3, #4]
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	4b0d      	ldr	r3, [pc, #52]	@ (80024d0 <I2C_IsErrorOccurred+0x1bc>)
 800249a:	400b      	ands	r3, r1
 800249c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80024a2:	6a3b      	ldr	r3, [r7, #32]
 80024a4:	431a      	orrs	r2, r3
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2220      	movs	r2, #32
 80024ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2200      	movs	r2, #0
 80024b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80024c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3728      	adds	r7, #40	@ 0x28
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	fe00e800 	.word	0xfe00e800

080024d4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b087      	sub	sp, #28
 80024d8:	af00      	add	r7, sp, #0
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	607b      	str	r3, [r7, #4]
 80024de:	460b      	mov	r3, r1
 80024e0:	817b      	strh	r3, [r7, #10]
 80024e2:	4613      	mov	r3, r2
 80024e4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80024e6:	897b      	ldrh	r3, [r7, #10]
 80024e8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80024ec:	7a7b      	ldrb	r3, [r7, #9]
 80024ee:	041b      	lsls	r3, r3, #16
 80024f0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80024f4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80024fa:	6a3b      	ldr	r3, [r7, #32]
 80024fc:	4313      	orrs	r3, r2
 80024fe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002502:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	685a      	ldr	r2, [r3, #4]
 800250a:	6a3b      	ldr	r3, [r7, #32]
 800250c:	0d5b      	lsrs	r3, r3, #21
 800250e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002512:	4b08      	ldr	r3, [pc, #32]	@ (8002534 <I2C_TransferConfig+0x60>)
 8002514:	430b      	orrs	r3, r1
 8002516:	43db      	mvns	r3, r3
 8002518:	ea02 0103 	and.w	r1, r2, r3
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	697a      	ldr	r2, [r7, #20]
 8002522:	430a      	orrs	r2, r1
 8002524:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002526:	bf00      	nop
 8002528:	371c      	adds	r7, #28
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	03ff63ff 	.word	0x03ff63ff

08002538 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002548:	b2db      	uxtb	r3, r3
 800254a:	2b20      	cmp	r3, #32
 800254c:	d138      	bne.n	80025c0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002554:	2b01      	cmp	r3, #1
 8002556:	d101      	bne.n	800255c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002558:	2302      	movs	r3, #2
 800255a:	e032      	b.n	80025c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2224      	movs	r2, #36	@ 0x24
 8002568:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f022 0201 	bic.w	r2, r2, #1
 800257a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800258a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	6819      	ldr	r1, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	683a      	ldr	r2, [r7, #0]
 8002598:	430a      	orrs	r2, r1
 800259a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f042 0201 	orr.w	r2, r2, #1
 80025aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2220      	movs	r2, #32
 80025b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80025bc:	2300      	movs	r3, #0
 80025be:	e000      	b.n	80025c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80025c0:	2302      	movs	r3, #2
  }
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80025ce:	b480      	push	{r7}
 80025d0:	b085      	sub	sp, #20
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
 80025d6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	2b20      	cmp	r3, #32
 80025e2:	d139      	bne.n	8002658 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d101      	bne.n	80025f2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80025ee:	2302      	movs	r3, #2
 80025f0:	e033      	b.n	800265a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2201      	movs	r2, #1
 80025f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2224      	movs	r2, #36	@ 0x24
 80025fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f022 0201 	bic.w	r2, r2, #1
 8002610:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002620:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	021b      	lsls	r3, r3, #8
 8002626:	68fa      	ldr	r2, [r7, #12]
 8002628:	4313      	orrs	r3, r2
 800262a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	68fa      	ldr	r2, [r7, #12]
 8002632:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f042 0201 	orr.w	r2, r2, #1
 8002642:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2220      	movs	r2, #32
 8002648:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2200      	movs	r2, #0
 8002650:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002654:	2300      	movs	r3, #0
 8002656:	e000      	b.n	800265a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002658:	2302      	movs	r3, #2
  }
}
 800265a:	4618      	mov	r0, r3
 800265c:	3714      	adds	r7, #20
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
	...

08002668 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800266c:	4b05      	ldr	r3, [pc, #20]	@ (8002684 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a04      	ldr	r2, [pc, #16]	@ (8002684 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002672:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002676:	6013      	str	r3, [r2, #0]
}
 8002678:	bf00      	nop
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	40007000 	.word	0x40007000

08002688 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b086      	sub	sp, #24
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002690:	2300      	movs	r3, #0
 8002692:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e291      	b.n	8002bc2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0301 	and.w	r3, r3, #1
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	f000 8087 	beq.w	80027ba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80026ac:	4b96      	ldr	r3, [pc, #600]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f003 030c 	and.w	r3, r3, #12
 80026b4:	2b04      	cmp	r3, #4
 80026b6:	d00c      	beq.n	80026d2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026b8:	4b93      	ldr	r3, [pc, #588]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	f003 030c 	and.w	r3, r3, #12
 80026c0:	2b08      	cmp	r3, #8
 80026c2:	d112      	bne.n	80026ea <HAL_RCC_OscConfig+0x62>
 80026c4:	4b90      	ldr	r3, [pc, #576]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80026d0:	d10b      	bne.n	80026ea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026d2:	4b8d      	ldr	r3, [pc, #564]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d06c      	beq.n	80027b8 <HAL_RCC_OscConfig+0x130>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d168      	bne.n	80027b8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e26b      	b.n	8002bc2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026f2:	d106      	bne.n	8002702 <HAL_RCC_OscConfig+0x7a>
 80026f4:	4b84      	ldr	r3, [pc, #528]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a83      	ldr	r2, [pc, #524]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 80026fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026fe:	6013      	str	r3, [r2, #0]
 8002700:	e02e      	b.n	8002760 <HAL_RCC_OscConfig+0xd8>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d10c      	bne.n	8002724 <HAL_RCC_OscConfig+0x9c>
 800270a:	4b7f      	ldr	r3, [pc, #508]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a7e      	ldr	r2, [pc, #504]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 8002710:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002714:	6013      	str	r3, [r2, #0]
 8002716:	4b7c      	ldr	r3, [pc, #496]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a7b      	ldr	r2, [pc, #492]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 800271c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002720:	6013      	str	r3, [r2, #0]
 8002722:	e01d      	b.n	8002760 <HAL_RCC_OscConfig+0xd8>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800272c:	d10c      	bne.n	8002748 <HAL_RCC_OscConfig+0xc0>
 800272e:	4b76      	ldr	r3, [pc, #472]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a75      	ldr	r2, [pc, #468]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 8002734:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002738:	6013      	str	r3, [r2, #0]
 800273a:	4b73      	ldr	r3, [pc, #460]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a72      	ldr	r2, [pc, #456]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 8002740:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002744:	6013      	str	r3, [r2, #0]
 8002746:	e00b      	b.n	8002760 <HAL_RCC_OscConfig+0xd8>
 8002748:	4b6f      	ldr	r3, [pc, #444]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a6e      	ldr	r2, [pc, #440]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 800274e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002752:	6013      	str	r3, [r2, #0]
 8002754:	4b6c      	ldr	r3, [pc, #432]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a6b      	ldr	r2, [pc, #428]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 800275a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800275e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d013      	beq.n	8002790 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002768:	f7fe fca8 	bl	80010bc <HAL_GetTick>
 800276c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800276e:	e008      	b.n	8002782 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002770:	f7fe fca4 	bl	80010bc <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	2b64      	cmp	r3, #100	@ 0x64
 800277c:	d901      	bls.n	8002782 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	e21f      	b.n	8002bc2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002782:	4b61      	ldr	r3, [pc, #388]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d0f0      	beq.n	8002770 <HAL_RCC_OscConfig+0xe8>
 800278e:	e014      	b.n	80027ba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002790:	f7fe fc94 	bl	80010bc <HAL_GetTick>
 8002794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002796:	e008      	b.n	80027aa <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002798:	f7fe fc90 	bl	80010bc <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	2b64      	cmp	r3, #100	@ 0x64
 80027a4:	d901      	bls.n	80027aa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e20b      	b.n	8002bc2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027aa:	4b57      	ldr	r3, [pc, #348]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d1f0      	bne.n	8002798 <HAL_RCC_OscConfig+0x110>
 80027b6:	e000      	b.n	80027ba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d069      	beq.n	800289a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027c6:	4b50      	ldr	r3, [pc, #320]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	f003 030c 	and.w	r3, r3, #12
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d00b      	beq.n	80027ea <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027d2:	4b4d      	ldr	r3, [pc, #308]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f003 030c 	and.w	r3, r3, #12
 80027da:	2b08      	cmp	r3, #8
 80027dc:	d11c      	bne.n	8002818 <HAL_RCC_OscConfig+0x190>
 80027de:	4b4a      	ldr	r3, [pc, #296]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d116      	bne.n	8002818 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027ea:	4b47      	ldr	r3, [pc, #284]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d005      	beq.n	8002802 <HAL_RCC_OscConfig+0x17a>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d001      	beq.n	8002802 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e1df      	b.n	8002bc2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002802:	4b41      	ldr	r3, [pc, #260]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	691b      	ldr	r3, [r3, #16]
 800280e:	00db      	lsls	r3, r3, #3
 8002810:	493d      	ldr	r1, [pc, #244]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 8002812:	4313      	orrs	r3, r2
 8002814:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002816:	e040      	b.n	800289a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d023      	beq.n	8002868 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002820:	4b39      	ldr	r3, [pc, #228]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a38      	ldr	r2, [pc, #224]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 8002826:	f043 0301 	orr.w	r3, r3, #1
 800282a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282c:	f7fe fc46 	bl	80010bc <HAL_GetTick>
 8002830:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002832:	e008      	b.n	8002846 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002834:	f7fe fc42 	bl	80010bc <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b02      	cmp	r3, #2
 8002840:	d901      	bls.n	8002846 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e1bd      	b.n	8002bc2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002846:	4b30      	ldr	r3, [pc, #192]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b00      	cmp	r3, #0
 8002850:	d0f0      	beq.n	8002834 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002852:	4b2d      	ldr	r3, [pc, #180]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	00db      	lsls	r3, r3, #3
 8002860:	4929      	ldr	r1, [pc, #164]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 8002862:	4313      	orrs	r3, r2
 8002864:	600b      	str	r3, [r1, #0]
 8002866:	e018      	b.n	800289a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002868:	4b27      	ldr	r3, [pc, #156]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a26      	ldr	r2, [pc, #152]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 800286e:	f023 0301 	bic.w	r3, r3, #1
 8002872:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002874:	f7fe fc22 	bl	80010bc <HAL_GetTick>
 8002878:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800287a:	e008      	b.n	800288e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800287c:	f7fe fc1e 	bl	80010bc <HAL_GetTick>
 8002880:	4602      	mov	r2, r0
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	2b02      	cmp	r3, #2
 8002888:	d901      	bls.n	800288e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800288a:	2303      	movs	r3, #3
 800288c:	e199      	b.n	8002bc2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800288e:	4b1e      	ldr	r3, [pc, #120]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0302 	and.w	r3, r3, #2
 8002896:	2b00      	cmp	r3, #0
 8002898:	d1f0      	bne.n	800287c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0308 	and.w	r3, r3, #8
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d038      	beq.n	8002918 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	695b      	ldr	r3, [r3, #20]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d019      	beq.n	80028e2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028ae:	4b16      	ldr	r3, [pc, #88]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 80028b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028b2:	4a15      	ldr	r2, [pc, #84]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 80028b4:	f043 0301 	orr.w	r3, r3, #1
 80028b8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028ba:	f7fe fbff 	bl	80010bc <HAL_GetTick>
 80028be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028c0:	e008      	b.n	80028d4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028c2:	f7fe fbfb 	bl	80010bc <HAL_GetTick>
 80028c6:	4602      	mov	r2, r0
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d901      	bls.n	80028d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e176      	b.n	8002bc2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 80028d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028d8:	f003 0302 	and.w	r3, r3, #2
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d0f0      	beq.n	80028c2 <HAL_RCC_OscConfig+0x23a>
 80028e0:	e01a      	b.n	8002918 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028e2:	4b09      	ldr	r3, [pc, #36]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 80028e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028e6:	4a08      	ldr	r2, [pc, #32]	@ (8002908 <HAL_RCC_OscConfig+0x280>)
 80028e8:	f023 0301 	bic.w	r3, r3, #1
 80028ec:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028ee:	f7fe fbe5 	bl	80010bc <HAL_GetTick>
 80028f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028f4:	e00a      	b.n	800290c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028f6:	f7fe fbe1 	bl	80010bc <HAL_GetTick>
 80028fa:	4602      	mov	r2, r0
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	2b02      	cmp	r3, #2
 8002902:	d903      	bls.n	800290c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e15c      	b.n	8002bc2 <HAL_RCC_OscConfig+0x53a>
 8002908:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800290c:	4b91      	ldr	r3, [pc, #580]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 800290e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002910:	f003 0302 	and.w	r3, r3, #2
 8002914:	2b00      	cmp	r3, #0
 8002916:	d1ee      	bne.n	80028f6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0304 	and.w	r3, r3, #4
 8002920:	2b00      	cmp	r3, #0
 8002922:	f000 80a4 	beq.w	8002a6e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002926:	4b8b      	ldr	r3, [pc, #556]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d10d      	bne.n	800294e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002932:	4b88      	ldr	r3, [pc, #544]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002936:	4a87      	ldr	r2, [pc, #540]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002938:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800293c:	6413      	str	r3, [r2, #64]	@ 0x40
 800293e:	4b85      	ldr	r3, [pc, #532]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002942:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002946:	60bb      	str	r3, [r7, #8]
 8002948:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800294a:	2301      	movs	r3, #1
 800294c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800294e:	4b82      	ldr	r3, [pc, #520]	@ (8002b58 <HAL_RCC_OscConfig+0x4d0>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002956:	2b00      	cmp	r3, #0
 8002958:	d118      	bne.n	800298c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800295a:	4b7f      	ldr	r3, [pc, #508]	@ (8002b58 <HAL_RCC_OscConfig+0x4d0>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a7e      	ldr	r2, [pc, #504]	@ (8002b58 <HAL_RCC_OscConfig+0x4d0>)
 8002960:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002964:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002966:	f7fe fba9 	bl	80010bc <HAL_GetTick>
 800296a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800296c:	e008      	b.n	8002980 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800296e:	f7fe fba5 	bl	80010bc <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b64      	cmp	r3, #100	@ 0x64
 800297a:	d901      	bls.n	8002980 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e120      	b.n	8002bc2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002980:	4b75      	ldr	r3, [pc, #468]	@ (8002b58 <HAL_RCC_OscConfig+0x4d0>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002988:	2b00      	cmp	r3, #0
 800298a:	d0f0      	beq.n	800296e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d106      	bne.n	80029a2 <HAL_RCC_OscConfig+0x31a>
 8002994:	4b6f      	ldr	r3, [pc, #444]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002996:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002998:	4a6e      	ldr	r2, [pc, #440]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 800299a:	f043 0301 	orr.w	r3, r3, #1
 800299e:	6713      	str	r3, [r2, #112]	@ 0x70
 80029a0:	e02d      	b.n	80029fe <HAL_RCC_OscConfig+0x376>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d10c      	bne.n	80029c4 <HAL_RCC_OscConfig+0x33c>
 80029aa:	4b6a      	ldr	r3, [pc, #424]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 80029ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029ae:	4a69      	ldr	r2, [pc, #420]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 80029b0:	f023 0301 	bic.w	r3, r3, #1
 80029b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80029b6:	4b67      	ldr	r3, [pc, #412]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 80029b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029ba:	4a66      	ldr	r2, [pc, #408]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 80029bc:	f023 0304 	bic.w	r3, r3, #4
 80029c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80029c2:	e01c      	b.n	80029fe <HAL_RCC_OscConfig+0x376>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	2b05      	cmp	r3, #5
 80029ca:	d10c      	bne.n	80029e6 <HAL_RCC_OscConfig+0x35e>
 80029cc:	4b61      	ldr	r3, [pc, #388]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 80029ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029d0:	4a60      	ldr	r2, [pc, #384]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 80029d2:	f043 0304 	orr.w	r3, r3, #4
 80029d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80029d8:	4b5e      	ldr	r3, [pc, #376]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 80029da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029dc:	4a5d      	ldr	r2, [pc, #372]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 80029de:	f043 0301 	orr.w	r3, r3, #1
 80029e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80029e4:	e00b      	b.n	80029fe <HAL_RCC_OscConfig+0x376>
 80029e6:	4b5b      	ldr	r3, [pc, #364]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 80029e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029ea:	4a5a      	ldr	r2, [pc, #360]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 80029ec:	f023 0301 	bic.w	r3, r3, #1
 80029f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80029f2:	4b58      	ldr	r3, [pc, #352]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 80029f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029f6:	4a57      	ldr	r2, [pc, #348]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 80029f8:	f023 0304 	bic.w	r3, r3, #4
 80029fc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d015      	beq.n	8002a32 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a06:	f7fe fb59 	bl	80010bc <HAL_GetTick>
 8002a0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a0c:	e00a      	b.n	8002a24 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a0e:	f7fe fb55 	bl	80010bc <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d901      	bls.n	8002a24 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e0ce      	b.n	8002bc2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a24:	4b4b      	ldr	r3, [pc, #300]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002a26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a28:	f003 0302 	and.w	r3, r3, #2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d0ee      	beq.n	8002a0e <HAL_RCC_OscConfig+0x386>
 8002a30:	e014      	b.n	8002a5c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a32:	f7fe fb43 	bl	80010bc <HAL_GetTick>
 8002a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a38:	e00a      	b.n	8002a50 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a3a:	f7fe fb3f 	bl	80010bc <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d901      	bls.n	8002a50 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	e0b8      	b.n	8002bc2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a50:	4b40      	ldr	r3, [pc, #256]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002a52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1ee      	bne.n	8002a3a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a5c:	7dfb      	ldrb	r3, [r7, #23]
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d105      	bne.n	8002a6e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a62:	4b3c      	ldr	r3, [pc, #240]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a66:	4a3b      	ldr	r2, [pc, #236]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002a68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a6c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	699b      	ldr	r3, [r3, #24]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	f000 80a4 	beq.w	8002bc0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a78:	4b36      	ldr	r3, [pc, #216]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f003 030c 	and.w	r3, r3, #12
 8002a80:	2b08      	cmp	r3, #8
 8002a82:	d06b      	beq.n	8002b5c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d149      	bne.n	8002b20 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a8c:	4b31      	ldr	r3, [pc, #196]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a30      	ldr	r2, [pc, #192]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002a92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a98:	f7fe fb10 	bl	80010bc <HAL_GetTick>
 8002a9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a9e:	e008      	b.n	8002ab2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aa0:	f7fe fb0c 	bl	80010bc <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d901      	bls.n	8002ab2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e087      	b.n	8002bc2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ab2:	4b28      	ldr	r3, [pc, #160]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1f0      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	69da      	ldr	r2, [r3, #28]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a1b      	ldr	r3, [r3, #32]
 8002ac6:	431a      	orrs	r2, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002acc:	019b      	lsls	r3, r3, #6
 8002ace:	431a      	orrs	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ad4:	085b      	lsrs	r3, r3, #1
 8002ad6:	3b01      	subs	r3, #1
 8002ad8:	041b      	lsls	r3, r3, #16
 8002ada:	431a      	orrs	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ae0:	061b      	lsls	r3, r3, #24
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	4a1b      	ldr	r2, [pc, #108]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002ae6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002aea:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002aec:	4b19      	ldr	r3, [pc, #100]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a18      	ldr	r2, [pc, #96]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002af2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002af6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af8:	f7fe fae0 	bl	80010bc <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002afe:	e008      	b.n	8002b12 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b00:	f7fe fadc 	bl	80010bc <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e057      	b.n	8002bc2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b12:	4b10      	ldr	r3, [pc, #64]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d0f0      	beq.n	8002b00 <HAL_RCC_OscConfig+0x478>
 8002b1e:	e04f      	b.n	8002bc0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b20:	4b0c      	ldr	r3, [pc, #48]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a0b      	ldr	r2, [pc, #44]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002b26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b2c:	f7fe fac6 	bl	80010bc <HAL_GetTick>
 8002b30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b32:	e008      	b.n	8002b46 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b34:	f7fe fac2 	bl	80010bc <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e03d      	b.n	8002bc2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b46:	4b03      	ldr	r3, [pc, #12]	@ (8002b54 <HAL_RCC_OscConfig+0x4cc>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1f0      	bne.n	8002b34 <HAL_RCC_OscConfig+0x4ac>
 8002b52:	e035      	b.n	8002bc0 <HAL_RCC_OscConfig+0x538>
 8002b54:	40023800 	.word	0x40023800
 8002b58:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8002bcc <HAL_RCC_OscConfig+0x544>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d028      	beq.n	8002bbc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d121      	bne.n	8002bbc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d11a      	bne.n	8002bbc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002b92:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d111      	bne.n	8002bbc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba2:	085b      	lsrs	r3, r3, #1
 8002ba4:	3b01      	subs	r3, #1
 8002ba6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d107      	bne.n	8002bbc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d001      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e000      	b.n	8002bc2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3718      	adds	r7, #24
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	40023800 	.word	0x40023800

08002bd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d101      	bne.n	8002be8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e0d0      	b.n	8002d8a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002be8:	4b6a      	ldr	r3, [pc, #424]	@ (8002d94 <HAL_RCC_ClockConfig+0x1c4>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 030f 	and.w	r3, r3, #15
 8002bf0:	683a      	ldr	r2, [r7, #0]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d910      	bls.n	8002c18 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bf6:	4b67      	ldr	r3, [pc, #412]	@ (8002d94 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f023 020f 	bic.w	r2, r3, #15
 8002bfe:	4965      	ldr	r1, [pc, #404]	@ (8002d94 <HAL_RCC_ClockConfig+0x1c4>)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c06:	4b63      	ldr	r3, [pc, #396]	@ (8002d94 <HAL_RCC_ClockConfig+0x1c4>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 030f 	and.w	r3, r3, #15
 8002c0e:	683a      	ldr	r2, [r7, #0]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d001      	beq.n	8002c18 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e0b8      	b.n	8002d8a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d020      	beq.n	8002c66 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0304 	and.w	r3, r3, #4
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d005      	beq.n	8002c3c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c30:	4b59      	ldr	r3, [pc, #356]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	4a58      	ldr	r2, [pc, #352]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002c3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0308 	and.w	r3, r3, #8
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d005      	beq.n	8002c54 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c48:	4b53      	ldr	r3, [pc, #332]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	4a52      	ldr	r2, [pc, #328]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002c52:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c54:	4b50      	ldr	r3, [pc, #320]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	494d      	ldr	r1, [pc, #308]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d040      	beq.n	8002cf4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d107      	bne.n	8002c8a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c7a:	4b47      	ldr	r3, [pc, #284]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d115      	bne.n	8002cb2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e07f      	b.n	8002d8a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d107      	bne.n	8002ca2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c92:	4b41      	ldr	r3, [pc, #260]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d109      	bne.n	8002cb2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e073      	b.n	8002d8a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca2:	4b3d      	ldr	r3, [pc, #244]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d101      	bne.n	8002cb2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e06b      	b.n	8002d8a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cb2:	4b39      	ldr	r3, [pc, #228]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f023 0203 	bic.w	r2, r3, #3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	4936      	ldr	r1, [pc, #216]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cc4:	f7fe f9fa 	bl	80010bc <HAL_GetTick>
 8002cc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cca:	e00a      	b.n	8002ce2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ccc:	f7fe f9f6 	bl	80010bc <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d901      	bls.n	8002ce2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e053      	b.n	8002d8a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ce2:	4b2d      	ldr	r3, [pc, #180]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	f003 020c 	and.w	r2, r3, #12
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d1eb      	bne.n	8002ccc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cf4:	4b27      	ldr	r3, [pc, #156]	@ (8002d94 <HAL_RCC_ClockConfig+0x1c4>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 030f 	and.w	r3, r3, #15
 8002cfc:	683a      	ldr	r2, [r7, #0]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d210      	bcs.n	8002d24 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d02:	4b24      	ldr	r3, [pc, #144]	@ (8002d94 <HAL_RCC_ClockConfig+0x1c4>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f023 020f 	bic.w	r2, r3, #15
 8002d0a:	4922      	ldr	r1, [pc, #136]	@ (8002d94 <HAL_RCC_ClockConfig+0x1c4>)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d12:	4b20      	ldr	r3, [pc, #128]	@ (8002d94 <HAL_RCC_ClockConfig+0x1c4>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 030f 	and.w	r3, r3, #15
 8002d1a:	683a      	ldr	r2, [r7, #0]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d001      	beq.n	8002d24 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e032      	b.n	8002d8a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0304 	and.w	r3, r3, #4
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d008      	beq.n	8002d42 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d30:	4b19      	ldr	r3, [pc, #100]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	4916      	ldr	r1, [pc, #88]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0308 	and.w	r3, r3, #8
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d009      	beq.n	8002d62 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d4e:	4b12      	ldr	r3, [pc, #72]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	691b      	ldr	r3, [r3, #16]
 8002d5a:	00db      	lsls	r3, r3, #3
 8002d5c:	490e      	ldr	r1, [pc, #56]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d62:	f000 f821 	bl	8002da8 <HAL_RCC_GetSysClockFreq>
 8002d66:	4602      	mov	r2, r0
 8002d68:	4b0b      	ldr	r3, [pc, #44]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	091b      	lsrs	r3, r3, #4
 8002d6e:	f003 030f 	and.w	r3, r3, #15
 8002d72:	490a      	ldr	r1, [pc, #40]	@ (8002d9c <HAL_RCC_ClockConfig+0x1cc>)
 8002d74:	5ccb      	ldrb	r3, [r1, r3]
 8002d76:	fa22 f303 	lsr.w	r3, r2, r3
 8002d7a:	4a09      	ldr	r2, [pc, #36]	@ (8002da0 <HAL_RCC_ClockConfig+0x1d0>)
 8002d7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d7e:	4b09      	ldr	r3, [pc, #36]	@ (8002da4 <HAL_RCC_ClockConfig+0x1d4>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7fe f956 	bl	8001034 <HAL_InitTick>

  return HAL_OK;
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3710      	adds	r7, #16
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	40023c00 	.word	0x40023c00
 8002d98:	40023800 	.word	0x40023800
 8002d9c:	080093e4 	.word	0x080093e4
 8002da0:	20000018 	.word	0x20000018
 8002da4:	20000000 	.word	0x20000000

08002da8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002da8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002dac:	b094      	sub	sp, #80	@ 0x50
 8002dae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002db0:	2300      	movs	r3, #0
 8002db2:	647b      	str	r3, [r7, #68]	@ 0x44
 8002db4:	2300      	movs	r3, #0
 8002db6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002db8:	2300      	movs	r3, #0
 8002dba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002dc0:	4b79      	ldr	r3, [pc, #484]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	f003 030c 	and.w	r3, r3, #12
 8002dc8:	2b08      	cmp	r3, #8
 8002dca:	d00d      	beq.n	8002de8 <HAL_RCC_GetSysClockFreq+0x40>
 8002dcc:	2b08      	cmp	r3, #8
 8002dce:	f200 80e1 	bhi.w	8002f94 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d002      	beq.n	8002ddc <HAL_RCC_GetSysClockFreq+0x34>
 8002dd6:	2b04      	cmp	r3, #4
 8002dd8:	d003      	beq.n	8002de2 <HAL_RCC_GetSysClockFreq+0x3a>
 8002dda:	e0db      	b.n	8002f94 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ddc:	4b73      	ldr	r3, [pc, #460]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x204>)
 8002dde:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002de0:	e0db      	b.n	8002f9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002de2:	4b73      	ldr	r3, [pc, #460]	@ (8002fb0 <HAL_RCC_GetSysClockFreq+0x208>)
 8002de4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002de6:	e0d8      	b.n	8002f9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002de8:	4b6f      	ldr	r3, [pc, #444]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002df0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002df2:	4b6d      	ldr	r3, [pc, #436]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d063      	beq.n	8002ec6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dfe:	4b6a      	ldr	r3, [pc, #424]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	099b      	lsrs	r3, r3, #6
 8002e04:	2200      	movs	r2, #0
 8002e06:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e08:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e10:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e12:	2300      	movs	r3, #0
 8002e14:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e16:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002e1a:	4622      	mov	r2, r4
 8002e1c:	462b      	mov	r3, r5
 8002e1e:	f04f 0000 	mov.w	r0, #0
 8002e22:	f04f 0100 	mov.w	r1, #0
 8002e26:	0159      	lsls	r1, r3, #5
 8002e28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e2c:	0150      	lsls	r0, r2, #5
 8002e2e:	4602      	mov	r2, r0
 8002e30:	460b      	mov	r3, r1
 8002e32:	4621      	mov	r1, r4
 8002e34:	1a51      	subs	r1, r2, r1
 8002e36:	6139      	str	r1, [r7, #16]
 8002e38:	4629      	mov	r1, r5
 8002e3a:	eb63 0301 	sbc.w	r3, r3, r1
 8002e3e:	617b      	str	r3, [r7, #20]
 8002e40:	f04f 0200 	mov.w	r2, #0
 8002e44:	f04f 0300 	mov.w	r3, #0
 8002e48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e4c:	4659      	mov	r1, fp
 8002e4e:	018b      	lsls	r3, r1, #6
 8002e50:	4651      	mov	r1, sl
 8002e52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e56:	4651      	mov	r1, sl
 8002e58:	018a      	lsls	r2, r1, #6
 8002e5a:	4651      	mov	r1, sl
 8002e5c:	ebb2 0801 	subs.w	r8, r2, r1
 8002e60:	4659      	mov	r1, fp
 8002e62:	eb63 0901 	sbc.w	r9, r3, r1
 8002e66:	f04f 0200 	mov.w	r2, #0
 8002e6a:	f04f 0300 	mov.w	r3, #0
 8002e6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e7a:	4690      	mov	r8, r2
 8002e7c:	4699      	mov	r9, r3
 8002e7e:	4623      	mov	r3, r4
 8002e80:	eb18 0303 	adds.w	r3, r8, r3
 8002e84:	60bb      	str	r3, [r7, #8]
 8002e86:	462b      	mov	r3, r5
 8002e88:	eb49 0303 	adc.w	r3, r9, r3
 8002e8c:	60fb      	str	r3, [r7, #12]
 8002e8e:	f04f 0200 	mov.w	r2, #0
 8002e92:	f04f 0300 	mov.w	r3, #0
 8002e96:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002e9a:	4629      	mov	r1, r5
 8002e9c:	024b      	lsls	r3, r1, #9
 8002e9e:	4621      	mov	r1, r4
 8002ea0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002ea4:	4621      	mov	r1, r4
 8002ea6:	024a      	lsls	r2, r1, #9
 8002ea8:	4610      	mov	r0, r2
 8002eaa:	4619      	mov	r1, r3
 8002eac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002eae:	2200      	movs	r2, #0
 8002eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002eb2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002eb4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002eb8:	f7fd ff36 	bl	8000d28 <__aeabi_uldivmod>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	460b      	mov	r3, r1
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ec4:	e058      	b.n	8002f78 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ec6:	4b38      	ldr	r3, [pc, #224]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	099b      	lsrs	r3, r3, #6
 8002ecc:	2200      	movs	r2, #0
 8002ece:	4618      	mov	r0, r3
 8002ed0:	4611      	mov	r1, r2
 8002ed2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002ed6:	623b      	str	r3, [r7, #32]
 8002ed8:	2300      	movs	r3, #0
 8002eda:	627b      	str	r3, [r7, #36]	@ 0x24
 8002edc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002ee0:	4642      	mov	r2, r8
 8002ee2:	464b      	mov	r3, r9
 8002ee4:	f04f 0000 	mov.w	r0, #0
 8002ee8:	f04f 0100 	mov.w	r1, #0
 8002eec:	0159      	lsls	r1, r3, #5
 8002eee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ef2:	0150      	lsls	r0, r2, #5
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	460b      	mov	r3, r1
 8002ef8:	4641      	mov	r1, r8
 8002efa:	ebb2 0a01 	subs.w	sl, r2, r1
 8002efe:	4649      	mov	r1, r9
 8002f00:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f04:	f04f 0200 	mov.w	r2, #0
 8002f08:	f04f 0300 	mov.w	r3, #0
 8002f0c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f10:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f14:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f18:	ebb2 040a 	subs.w	r4, r2, sl
 8002f1c:	eb63 050b 	sbc.w	r5, r3, fp
 8002f20:	f04f 0200 	mov.w	r2, #0
 8002f24:	f04f 0300 	mov.w	r3, #0
 8002f28:	00eb      	lsls	r3, r5, #3
 8002f2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f2e:	00e2      	lsls	r2, r4, #3
 8002f30:	4614      	mov	r4, r2
 8002f32:	461d      	mov	r5, r3
 8002f34:	4643      	mov	r3, r8
 8002f36:	18e3      	adds	r3, r4, r3
 8002f38:	603b      	str	r3, [r7, #0]
 8002f3a:	464b      	mov	r3, r9
 8002f3c:	eb45 0303 	adc.w	r3, r5, r3
 8002f40:	607b      	str	r3, [r7, #4]
 8002f42:	f04f 0200 	mov.w	r2, #0
 8002f46:	f04f 0300 	mov.w	r3, #0
 8002f4a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f4e:	4629      	mov	r1, r5
 8002f50:	028b      	lsls	r3, r1, #10
 8002f52:	4621      	mov	r1, r4
 8002f54:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f58:	4621      	mov	r1, r4
 8002f5a:	028a      	lsls	r2, r1, #10
 8002f5c:	4610      	mov	r0, r2
 8002f5e:	4619      	mov	r1, r3
 8002f60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f62:	2200      	movs	r2, #0
 8002f64:	61bb      	str	r3, [r7, #24]
 8002f66:	61fa      	str	r2, [r7, #28]
 8002f68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f6c:	f7fd fedc 	bl	8000d28 <__aeabi_uldivmod>
 8002f70:	4602      	mov	r2, r0
 8002f72:	460b      	mov	r3, r1
 8002f74:	4613      	mov	r3, r2
 8002f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002f78:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	0c1b      	lsrs	r3, r3, #16
 8002f7e:	f003 0303 	and.w	r3, r3, #3
 8002f82:	3301      	adds	r3, #1
 8002f84:	005b      	lsls	r3, r3, #1
 8002f86:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002f88:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002f8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f90:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f92:	e002      	b.n	8002f9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f94:	4b05      	ldr	r3, [pc, #20]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x204>)
 8002f96:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3750      	adds	r7, #80	@ 0x50
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002fa6:	bf00      	nop
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	00f42400 	.word	0x00f42400
 8002fb0:	007a1200 	.word	0x007a1200

08002fb4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fb8:	4b03      	ldr	r3, [pc, #12]	@ (8002fc8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002fba:	681b      	ldr	r3, [r3, #0]
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	20000018 	.word	0x20000018

08002fcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fd0:	f7ff fff0 	bl	8002fb4 <HAL_RCC_GetHCLKFreq>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	4b05      	ldr	r3, [pc, #20]	@ (8002fec <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	0a9b      	lsrs	r3, r3, #10
 8002fdc:	f003 0307 	and.w	r3, r3, #7
 8002fe0:	4903      	ldr	r1, [pc, #12]	@ (8002ff0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fe2:	5ccb      	ldrb	r3, [r1, r3]
 8002fe4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	40023800 	.word	0x40023800
 8002ff0:	080093f4 	.word	0x080093f4

08002ff4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ff8:	f7ff ffdc 	bl	8002fb4 <HAL_RCC_GetHCLKFreq>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	4b05      	ldr	r3, [pc, #20]	@ (8003014 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	0b5b      	lsrs	r3, r3, #13
 8003004:	f003 0307 	and.w	r3, r3, #7
 8003008:	4903      	ldr	r1, [pc, #12]	@ (8003018 <HAL_RCC_GetPCLK2Freq+0x24>)
 800300a:	5ccb      	ldrb	r3, [r1, r3]
 800300c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003010:	4618      	mov	r0, r3
 8003012:	bd80      	pop	{r7, pc}
 8003014:	40023800 	.word	0x40023800
 8003018:	080093f4 	.word	0x080093f4

0800301c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b088      	sub	sp, #32
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003024:	2300      	movs	r3, #0
 8003026:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003028:	2300      	movs	r3, #0
 800302a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800302c:	2300      	movs	r3, #0
 800302e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003030:	2300      	movs	r3, #0
 8003032:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003034:	2300      	movs	r3, #0
 8003036:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0301 	and.w	r3, r3, #1
 8003040:	2b00      	cmp	r3, #0
 8003042:	d012      	beq.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003044:	4b69      	ldr	r3, [pc, #420]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	4a68      	ldr	r2, [pc, #416]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800304a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800304e:	6093      	str	r3, [r2, #8]
 8003050:	4b66      	ldr	r3, [pc, #408]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003052:	689a      	ldr	r2, [r3, #8]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003058:	4964      	ldr	r1, [pc, #400]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800305a:	4313      	orrs	r3, r2
 800305c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003062:	2b00      	cmp	r3, #0
 8003064:	d101      	bne.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003066:	2301      	movs	r3, #1
 8003068:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d017      	beq.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003076:	4b5d      	ldr	r3, [pc, #372]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003078:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800307c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003084:	4959      	ldr	r1, [pc, #356]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003086:	4313      	orrs	r3, r2
 8003088:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003090:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003094:	d101      	bne.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003096:	2301      	movs	r3, #1
 8003098:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80030a2:	2301      	movs	r3, #1
 80030a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d017      	beq.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80030b2:	4b4e      	ldr	r3, [pc, #312]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80030b8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c0:	494a      	ldr	r1, [pc, #296]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030d0:	d101      	bne.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80030d2:	2301      	movs	r3, #1
 80030d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d101      	bne.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80030de:	2301      	movs	r3, #1
 80030e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d001      	beq.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80030ee:	2301      	movs	r3, #1
 80030f0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0320 	and.w	r3, r3, #32
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	f000 808b 	beq.w	8003216 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003100:	4b3a      	ldr	r3, [pc, #232]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003104:	4a39      	ldr	r2, [pc, #228]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003106:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800310a:	6413      	str	r3, [r2, #64]	@ 0x40
 800310c:	4b37      	ldr	r3, [pc, #220]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800310e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003110:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003114:	60bb      	str	r3, [r7, #8]
 8003116:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003118:	4b35      	ldr	r3, [pc, #212]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a34      	ldr	r2, [pc, #208]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800311e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003122:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003124:	f7fd ffca 	bl	80010bc <HAL_GetTick>
 8003128:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800312a:	e008      	b.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800312c:	f7fd ffc6 	bl	80010bc <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	2b64      	cmp	r3, #100	@ 0x64
 8003138:	d901      	bls.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e357      	b.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800313e:	4b2c      	ldr	r3, [pc, #176]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003146:	2b00      	cmp	r3, #0
 8003148:	d0f0      	beq.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800314a:	4b28      	ldr	r3, [pc, #160]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800314c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800314e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003152:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d035      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800315e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	429a      	cmp	r2, r3
 8003166:	d02e      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003168:	4b20      	ldr	r3, [pc, #128]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800316a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800316c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003170:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003172:	4b1e      	ldr	r3, [pc, #120]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003174:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003176:	4a1d      	ldr	r2, [pc, #116]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003178:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800317c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800317e:	4b1b      	ldr	r3, [pc, #108]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003180:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003182:	4a1a      	ldr	r2, [pc, #104]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003184:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003188:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800318a:	4a18      	ldr	r2, [pc, #96]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003190:	4b16      	ldr	r3, [pc, #88]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003192:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003194:	f003 0301 	and.w	r3, r3, #1
 8003198:	2b01      	cmp	r3, #1
 800319a:	d114      	bne.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800319c:	f7fd ff8e 	bl	80010bc <HAL_GetTick>
 80031a0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031a2:	e00a      	b.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031a4:	f7fd ff8a 	bl	80010bc <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d901      	bls.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e319      	b.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031ba:	4b0c      	ldr	r3, [pc, #48]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d0ee      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80031d2:	d111      	bne.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80031d4:	4b05      	ldr	r3, [pc, #20]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80031e0:	4b04      	ldr	r3, [pc, #16]	@ (80031f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80031e2:	400b      	ands	r3, r1
 80031e4:	4901      	ldr	r1, [pc, #4]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	608b      	str	r3, [r1, #8]
 80031ea:	e00b      	b.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80031ec:	40023800 	.word	0x40023800
 80031f0:	40007000 	.word	0x40007000
 80031f4:	0ffffcff 	.word	0x0ffffcff
 80031f8:	4baa      	ldr	r3, [pc, #680]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	4aa9      	ldr	r2, [pc, #676]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031fe:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003202:	6093      	str	r3, [r2, #8]
 8003204:	4ba7      	ldr	r3, [pc, #668]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003206:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800320c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003210:	49a4      	ldr	r1, [pc, #656]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003212:	4313      	orrs	r3, r2
 8003214:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0310 	and.w	r3, r3, #16
 800321e:	2b00      	cmp	r3, #0
 8003220:	d010      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003222:	4ba0      	ldr	r3, [pc, #640]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003224:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003228:	4a9e      	ldr	r2, [pc, #632]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800322a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800322e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003232:	4b9c      	ldr	r3, [pc, #624]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003234:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800323c:	4999      	ldr	r1, [pc, #612]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800323e:	4313      	orrs	r3, r2
 8003240:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d00a      	beq.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003250:	4b94      	ldr	r3, [pc, #592]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003252:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003256:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800325e:	4991      	ldr	r1, [pc, #580]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003260:	4313      	orrs	r3, r2
 8003262:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d00a      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003272:	4b8c      	ldr	r3, [pc, #560]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003274:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003278:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003280:	4988      	ldr	r1, [pc, #544]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003282:	4313      	orrs	r3, r2
 8003284:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d00a      	beq.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003294:	4b83      	ldr	r3, [pc, #524]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800329a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032a2:	4980      	ldr	r1, [pc, #512]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d00a      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80032b6:	4b7b      	ldr	r3, [pc, #492]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032bc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032c4:	4977      	ldr	r1, [pc, #476]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d00a      	beq.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80032d8:	4b72      	ldr	r3, [pc, #456]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032de:	f023 0203 	bic.w	r2, r3, #3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032e6:	496f      	ldr	r1, [pc, #444]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032e8:	4313      	orrs	r3, r2
 80032ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d00a      	beq.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80032fa:	4b6a      	ldr	r3, [pc, #424]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003300:	f023 020c 	bic.w	r2, r3, #12
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003308:	4966      	ldr	r1, [pc, #408]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800330a:	4313      	orrs	r3, r2
 800330c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003318:	2b00      	cmp	r3, #0
 800331a:	d00a      	beq.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800331c:	4b61      	ldr	r3, [pc, #388]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800331e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003322:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800332a:	495e      	ldr	r1, [pc, #376]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800332c:	4313      	orrs	r3, r2
 800332e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00a      	beq.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800333e:	4b59      	ldr	r3, [pc, #356]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003340:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003344:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800334c:	4955      	ldr	r1, [pc, #340]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800334e:	4313      	orrs	r3, r2
 8003350:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800335c:	2b00      	cmp	r3, #0
 800335e:	d00a      	beq.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003360:	4b50      	ldr	r3, [pc, #320]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003362:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003366:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800336e:	494d      	ldr	r1, [pc, #308]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003370:	4313      	orrs	r3, r2
 8003372:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800337e:	2b00      	cmp	r3, #0
 8003380:	d00a      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003382:	4b48      	ldr	r3, [pc, #288]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003384:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003388:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003390:	4944      	ldr	r1, [pc, #272]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003392:	4313      	orrs	r3, r2
 8003394:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d00a      	beq.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80033a4:	4b3f      	ldr	r3, [pc, #252]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033aa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033b2:	493c      	ldr	r1, [pc, #240]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033b4:	4313      	orrs	r3, r2
 80033b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00a      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80033c6:	4b37      	ldr	r3, [pc, #220]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033cc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033d4:	4933      	ldr	r1, [pc, #204]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d00a      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80033e8:	4b2e      	ldr	r3, [pc, #184]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ee:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033f6:	492b      	ldr	r1, [pc, #172]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033f8:	4313      	orrs	r3, r2
 80033fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d011      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800340a:	4b26      	ldr	r3, [pc, #152]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800340c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003410:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003418:	4922      	ldr	r1, [pc, #136]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800341a:	4313      	orrs	r3, r2
 800341c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003424:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003428:	d101      	bne.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800342a:	2301      	movs	r3, #1
 800342c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0308 	and.w	r3, r3, #8
 8003436:	2b00      	cmp	r3, #0
 8003438:	d001      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800343a:	2301      	movs	r3, #1
 800343c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d00a      	beq.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800344a:	4b16      	ldr	r3, [pc, #88]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800344c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003450:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003458:	4912      	ldr	r1, [pc, #72]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800345a:	4313      	orrs	r3, r2
 800345c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d00b      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800346c:	4b0d      	ldr	r3, [pc, #52]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800346e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003472:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800347c:	4909      	ldr	r1, [pc, #36]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800347e:	4313      	orrs	r3, r2
 8003480:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	2b01      	cmp	r3, #1
 8003488:	d006      	beq.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003492:	2b00      	cmp	r3, #0
 8003494:	f000 80d9 	beq.w	800364a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003498:	4b02      	ldr	r3, [pc, #8]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a01      	ldr	r2, [pc, #4]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800349e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80034a2:	e001      	b.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80034a4:	40023800 	.word	0x40023800
 80034a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034aa:	f7fd fe07 	bl	80010bc <HAL_GetTick>
 80034ae:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80034b0:	e008      	b.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80034b2:	f7fd fe03 	bl	80010bc <HAL_GetTick>
 80034b6:	4602      	mov	r2, r0
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	1ad3      	subs	r3, r2, r3
 80034bc:	2b64      	cmp	r3, #100	@ 0x64
 80034be:	d901      	bls.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80034c0:	2303      	movs	r3, #3
 80034c2:	e194      	b.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80034c4:	4b6c      	ldr	r3, [pc, #432]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d1f0      	bne.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0301 	and.w	r3, r3, #1
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d021      	beq.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d11d      	bne.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80034e4:	4b64      	ldr	r3, [pc, #400]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034ea:	0c1b      	lsrs	r3, r3, #16
 80034ec:	f003 0303 	and.w	r3, r3, #3
 80034f0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80034f2:	4b61      	ldr	r3, [pc, #388]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034f8:	0e1b      	lsrs	r3, r3, #24
 80034fa:	f003 030f 	and.w	r3, r3, #15
 80034fe:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	019a      	lsls	r2, r3, #6
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	041b      	lsls	r3, r3, #16
 800350a:	431a      	orrs	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	061b      	lsls	r3, r3, #24
 8003510:	431a      	orrs	r2, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	071b      	lsls	r3, r3, #28
 8003518:	4957      	ldr	r1, [pc, #348]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800351a:	4313      	orrs	r3, r2
 800351c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d004      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003530:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003534:	d00a      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800353e:	2b00      	cmp	r3, #0
 8003540:	d02e      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003546:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800354a:	d129      	bne.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800354c:	4b4a      	ldr	r3, [pc, #296]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800354e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003552:	0c1b      	lsrs	r3, r3, #16
 8003554:	f003 0303 	and.w	r3, r3, #3
 8003558:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800355a:	4b47      	ldr	r3, [pc, #284]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800355c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003560:	0f1b      	lsrs	r3, r3, #28
 8003562:	f003 0307 	and.w	r3, r3, #7
 8003566:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	019a      	lsls	r2, r3, #6
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	041b      	lsls	r3, r3, #16
 8003572:	431a      	orrs	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	061b      	lsls	r3, r3, #24
 800357a:	431a      	orrs	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	071b      	lsls	r3, r3, #28
 8003580:	493d      	ldr	r1, [pc, #244]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003582:	4313      	orrs	r3, r2
 8003584:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003588:	4b3b      	ldr	r3, [pc, #236]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800358a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800358e:	f023 021f 	bic.w	r2, r3, #31
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003596:	3b01      	subs	r3, #1
 8003598:	4937      	ldr	r1, [pc, #220]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800359a:	4313      	orrs	r3, r2
 800359c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d01d      	beq.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80035ac:	4b32      	ldr	r3, [pc, #200]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035b2:	0e1b      	lsrs	r3, r3, #24
 80035b4:	f003 030f 	and.w	r3, r3, #15
 80035b8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80035ba:	4b2f      	ldr	r3, [pc, #188]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035c0:	0f1b      	lsrs	r3, r3, #28
 80035c2:	f003 0307 	and.w	r3, r3, #7
 80035c6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	019a      	lsls	r2, r3, #6
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	691b      	ldr	r3, [r3, #16]
 80035d2:	041b      	lsls	r3, r3, #16
 80035d4:	431a      	orrs	r2, r3
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	061b      	lsls	r3, r3, #24
 80035da:	431a      	orrs	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	071b      	lsls	r3, r3, #28
 80035e0:	4925      	ldr	r1, [pc, #148]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d011      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	019a      	lsls	r2, r3, #6
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	691b      	ldr	r3, [r3, #16]
 80035fe:	041b      	lsls	r3, r3, #16
 8003600:	431a      	orrs	r2, r3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	061b      	lsls	r3, r3, #24
 8003608:	431a      	orrs	r2, r3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	071b      	lsls	r3, r3, #28
 8003610:	4919      	ldr	r1, [pc, #100]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003612:	4313      	orrs	r3, r2
 8003614:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003618:	4b17      	ldr	r3, [pc, #92]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a16      	ldr	r2, [pc, #88]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800361e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003622:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003624:	f7fd fd4a 	bl	80010bc <HAL_GetTick>
 8003628:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800362a:	e008      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800362c:	f7fd fd46 	bl	80010bc <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	2b64      	cmp	r3, #100	@ 0x64
 8003638:	d901      	bls.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e0d7      	b.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800363e:	4b0e      	ldr	r3, [pc, #56]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d0f0      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800364a:	69bb      	ldr	r3, [r7, #24]
 800364c:	2b01      	cmp	r3, #1
 800364e:	f040 80cd 	bne.w	80037ec <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003652:	4b09      	ldr	r3, [pc, #36]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a08      	ldr	r2, [pc, #32]	@ (8003678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003658:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800365c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800365e:	f7fd fd2d 	bl	80010bc <HAL_GetTick>
 8003662:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003664:	e00a      	b.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003666:	f7fd fd29 	bl	80010bc <HAL_GetTick>
 800366a:	4602      	mov	r2, r0
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	1ad3      	subs	r3, r2, r3
 8003670:	2b64      	cmp	r3, #100	@ 0x64
 8003672:	d903      	bls.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003674:	2303      	movs	r3, #3
 8003676:	e0ba      	b.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003678:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800367c:	4b5e      	ldr	r3, [pc, #376]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003684:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003688:	d0ed      	beq.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003692:	2b00      	cmp	r3, #0
 8003694:	d003      	beq.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800369a:	2b00      	cmp	r3, #0
 800369c:	d009      	beq.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d02e      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d12a      	bne.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80036b2:	4b51      	ldr	r3, [pc, #324]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036b8:	0c1b      	lsrs	r3, r3, #16
 80036ba:	f003 0303 	and.w	r3, r3, #3
 80036be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80036c0:	4b4d      	ldr	r3, [pc, #308]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036c6:	0f1b      	lsrs	r3, r3, #28
 80036c8:	f003 0307 	and.w	r3, r3, #7
 80036cc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	695b      	ldr	r3, [r3, #20]
 80036d2:	019a      	lsls	r2, r3, #6
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	041b      	lsls	r3, r3, #16
 80036d8:	431a      	orrs	r2, r3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	699b      	ldr	r3, [r3, #24]
 80036de:	061b      	lsls	r3, r3, #24
 80036e0:	431a      	orrs	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	071b      	lsls	r3, r3, #28
 80036e6:	4944      	ldr	r1, [pc, #272]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036e8:	4313      	orrs	r3, r2
 80036ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80036ee:	4b42      	ldr	r3, [pc, #264]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036f4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036fc:	3b01      	subs	r3, #1
 80036fe:	021b      	lsls	r3, r3, #8
 8003700:	493d      	ldr	r1, [pc, #244]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003702:	4313      	orrs	r3, r2
 8003704:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d022      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003718:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800371c:	d11d      	bne.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800371e:	4b36      	ldr	r3, [pc, #216]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003720:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003724:	0e1b      	lsrs	r3, r3, #24
 8003726:	f003 030f 	and.w	r3, r3, #15
 800372a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800372c:	4b32      	ldr	r3, [pc, #200]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800372e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003732:	0f1b      	lsrs	r3, r3, #28
 8003734:	f003 0307 	and.w	r3, r3, #7
 8003738:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	695b      	ldr	r3, [r3, #20]
 800373e:	019a      	lsls	r2, r3, #6
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a1b      	ldr	r3, [r3, #32]
 8003744:	041b      	lsls	r3, r3, #16
 8003746:	431a      	orrs	r2, r3
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	061b      	lsls	r3, r3, #24
 800374c:	431a      	orrs	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	071b      	lsls	r3, r3, #28
 8003752:	4929      	ldr	r1, [pc, #164]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003754:	4313      	orrs	r3, r2
 8003756:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0308 	and.w	r3, r3, #8
 8003762:	2b00      	cmp	r3, #0
 8003764:	d028      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003766:	4b24      	ldr	r3, [pc, #144]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800376c:	0e1b      	lsrs	r3, r3, #24
 800376e:	f003 030f 	and.w	r3, r3, #15
 8003772:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003774:	4b20      	ldr	r3, [pc, #128]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800377a:	0c1b      	lsrs	r3, r3, #16
 800377c:	f003 0303 	and.w	r3, r3, #3
 8003780:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	695b      	ldr	r3, [r3, #20]
 8003786:	019a      	lsls	r2, r3, #6
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	041b      	lsls	r3, r3, #16
 800378c:	431a      	orrs	r2, r3
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	061b      	lsls	r3, r3, #24
 8003792:	431a      	orrs	r2, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	69db      	ldr	r3, [r3, #28]
 8003798:	071b      	lsls	r3, r3, #28
 800379a:	4917      	ldr	r1, [pc, #92]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800379c:	4313      	orrs	r3, r2
 800379e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80037a2:	4b15      	ldr	r3, [pc, #84]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037a8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b0:	4911      	ldr	r1, [pc, #68]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037b2:	4313      	orrs	r3, r2
 80037b4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80037b8:	4b0f      	ldr	r3, [pc, #60]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a0e      	ldr	r2, [pc, #56]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037c4:	f7fd fc7a 	bl	80010bc <HAL_GetTick>
 80037c8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80037ca:	e008      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80037cc:	f7fd fc76 	bl	80010bc <HAL_GetTick>
 80037d0:	4602      	mov	r2, r0
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	2b64      	cmp	r3, #100	@ 0x64
 80037d8:	d901      	bls.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037da:	2303      	movs	r3, #3
 80037dc:	e007      	b.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80037de:	4b06      	ldr	r3, [pc, #24]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80037e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037ea:	d1ef      	bne.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3720      	adds	r7, #32
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	40023800 	.word	0x40023800

080037fc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b086      	sub	sp, #24
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d101      	bne.n	8003810 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e08f      	b.n	8003930 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003816:	b2db      	uxtb	r3, r3
 8003818:	2b00      	cmp	r3, #0
 800381a:	d106      	bne.n	800382a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f002 fd7d 	bl	8006324 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2202      	movs	r2, #2
 800382e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	6899      	ldr	r1, [r3, #8]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	4b3e      	ldr	r3, [pc, #248]	@ (8003938 <HAL_TIM_Encoder_Init+0x13c>)
 800383e:	400b      	ands	r3, r1
 8003840:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	3304      	adds	r3, #4
 800384a:	4619      	mov	r1, r3
 800384c:	4610      	mov	r0, r2
 800384e:	f000 f909 	bl	8003a64 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	699b      	ldr	r3, [r3, #24]
 8003860:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	6a1b      	ldr	r3, [r3, #32]
 8003868:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	697a      	ldr	r2, [r7, #20]
 8003870:	4313      	orrs	r3, r2
 8003872:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003874:	693a      	ldr	r2, [r7, #16]
 8003876:	4b31      	ldr	r3, [pc, #196]	@ (800393c <HAL_TIM_Encoder_Init+0x140>)
 8003878:	4013      	ands	r3, r2
 800387a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	689a      	ldr	r2, [r3, #8]
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	699b      	ldr	r3, [r3, #24]
 8003884:	021b      	lsls	r3, r3, #8
 8003886:	4313      	orrs	r3, r2
 8003888:	693a      	ldr	r2, [r7, #16]
 800388a:	4313      	orrs	r3, r2
 800388c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800388e:	693a      	ldr	r2, [r7, #16]
 8003890:	4b2b      	ldr	r3, [pc, #172]	@ (8003940 <HAL_TIM_Encoder_Init+0x144>)
 8003892:	4013      	ands	r3, r2
 8003894:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003896:	693a      	ldr	r2, [r7, #16]
 8003898:	4b2a      	ldr	r3, [pc, #168]	@ (8003944 <HAL_TIM_Encoder_Init+0x148>)
 800389a:	4013      	ands	r3, r2
 800389c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	68da      	ldr	r2, [r3, #12]
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	69db      	ldr	r3, [r3, #28]
 80038a6:	021b      	lsls	r3, r3, #8
 80038a8:	4313      	orrs	r3, r2
 80038aa:	693a      	ldr	r2, [r7, #16]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	011a      	lsls	r2, r3, #4
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	6a1b      	ldr	r3, [r3, #32]
 80038ba:	031b      	lsls	r3, r3, #12
 80038bc:	4313      	orrs	r3, r2
 80038be:	693a      	ldr	r2, [r7, #16]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80038ca:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80038d2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	685a      	ldr	r2, [r3, #4]
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	695b      	ldr	r3, [r3, #20]
 80038dc:	011b      	lsls	r3, r3, #4
 80038de:	4313      	orrs	r3, r2
 80038e0:	68fa      	ldr	r2, [r7, #12]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	697a      	ldr	r2, [r7, #20]
 80038ec:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	693a      	ldr	r2, [r7, #16]
 80038f4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2201      	movs	r2, #1
 800390a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2201      	movs	r2, #1
 800391a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2201      	movs	r2, #1
 8003922:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2201      	movs	r2, #1
 800392a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	3718      	adds	r7, #24
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}
 8003938:	fffebff8 	.word	0xfffebff8
 800393c:	fffffcfc 	.word	0xfffffcfc
 8003940:	fffff3f3 	.word	0xfffff3f3
 8003944:	ffff0f0f 	.word	0xffff0f0f

08003948 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b084      	sub	sp, #16
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
 8003950:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003958:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003960:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003968:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003970:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d110      	bne.n	800399a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003978:	7bfb      	ldrb	r3, [r7, #15]
 800397a:	2b01      	cmp	r3, #1
 800397c:	d102      	bne.n	8003984 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800397e:	7b7b      	ldrb	r3, [r7, #13]
 8003980:	2b01      	cmp	r3, #1
 8003982:	d001      	beq.n	8003988 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e069      	b.n	8003a5c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2202      	movs	r2, #2
 800398c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2202      	movs	r2, #2
 8003994:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003998:	e031      	b.n	80039fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	2b04      	cmp	r3, #4
 800399e:	d110      	bne.n	80039c2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80039a0:	7bbb      	ldrb	r3, [r7, #14]
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d102      	bne.n	80039ac <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80039a6:	7b3b      	ldrb	r3, [r7, #12]
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d001      	beq.n	80039b0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e055      	b.n	8003a5c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2202      	movs	r2, #2
 80039b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2202      	movs	r2, #2
 80039bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80039c0:	e01d      	b.n	80039fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80039c2:	7bfb      	ldrb	r3, [r7, #15]
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d108      	bne.n	80039da <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80039c8:	7bbb      	ldrb	r3, [r7, #14]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d105      	bne.n	80039da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80039ce:	7b7b      	ldrb	r3, [r7, #13]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d102      	bne.n	80039da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80039d4:	7b3b      	ldrb	r3, [r7, #12]
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d001      	beq.n	80039de <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e03e      	b.n	8003a5c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2202      	movs	r2, #2
 80039e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2202      	movs	r2, #2
 80039ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2202      	movs	r2, #2
 80039f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2202      	movs	r2, #2
 80039fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d003      	beq.n	8003a0c <HAL_TIM_Encoder_Start+0xc4>
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	2b04      	cmp	r3, #4
 8003a08:	d008      	beq.n	8003a1c <HAL_TIM_Encoder_Start+0xd4>
 8003a0a:	e00f      	b.n	8003a2c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2201      	movs	r2, #1
 8003a12:	2100      	movs	r1, #0
 8003a14:	4618      	mov	r0, r3
 8003a16:	f000 f8d1 	bl	8003bbc <TIM_CCxChannelCmd>
      break;
 8003a1a:	e016      	b.n	8003a4a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2201      	movs	r2, #1
 8003a22:	2104      	movs	r1, #4
 8003a24:	4618      	mov	r0, r3
 8003a26:	f000 f8c9 	bl	8003bbc <TIM_CCxChannelCmd>
      break;
 8003a2a:	e00e      	b.n	8003a4a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2201      	movs	r2, #1
 8003a32:	2100      	movs	r1, #0
 8003a34:	4618      	mov	r0, r3
 8003a36:	f000 f8c1 	bl	8003bbc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	2104      	movs	r1, #4
 8003a42:	4618      	mov	r0, r3
 8003a44:	f000 f8ba 	bl	8003bbc <TIM_CCxChannelCmd>
      break;
 8003a48:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f042 0201 	orr.w	r2, r2, #1
 8003a58:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3710      	adds	r7, #16
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b085      	sub	sp, #20
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a46      	ldr	r2, [pc, #280]	@ (8003b90 <TIM_Base_SetConfig+0x12c>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d013      	beq.n	8003aa4 <TIM_Base_SetConfig+0x40>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a82:	d00f      	beq.n	8003aa4 <TIM_Base_SetConfig+0x40>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	4a43      	ldr	r2, [pc, #268]	@ (8003b94 <TIM_Base_SetConfig+0x130>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d00b      	beq.n	8003aa4 <TIM_Base_SetConfig+0x40>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	4a42      	ldr	r2, [pc, #264]	@ (8003b98 <TIM_Base_SetConfig+0x134>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d007      	beq.n	8003aa4 <TIM_Base_SetConfig+0x40>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4a41      	ldr	r2, [pc, #260]	@ (8003b9c <TIM_Base_SetConfig+0x138>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d003      	beq.n	8003aa4 <TIM_Base_SetConfig+0x40>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	4a40      	ldr	r2, [pc, #256]	@ (8003ba0 <TIM_Base_SetConfig+0x13c>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d108      	bne.n	8003ab6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aaa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	68fa      	ldr	r2, [r7, #12]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a35      	ldr	r2, [pc, #212]	@ (8003b90 <TIM_Base_SetConfig+0x12c>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d02b      	beq.n	8003b16 <TIM_Base_SetConfig+0xb2>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ac4:	d027      	beq.n	8003b16 <TIM_Base_SetConfig+0xb2>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a32      	ldr	r2, [pc, #200]	@ (8003b94 <TIM_Base_SetConfig+0x130>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d023      	beq.n	8003b16 <TIM_Base_SetConfig+0xb2>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a31      	ldr	r2, [pc, #196]	@ (8003b98 <TIM_Base_SetConfig+0x134>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d01f      	beq.n	8003b16 <TIM_Base_SetConfig+0xb2>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a30      	ldr	r2, [pc, #192]	@ (8003b9c <TIM_Base_SetConfig+0x138>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d01b      	beq.n	8003b16 <TIM_Base_SetConfig+0xb2>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a2f      	ldr	r2, [pc, #188]	@ (8003ba0 <TIM_Base_SetConfig+0x13c>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d017      	beq.n	8003b16 <TIM_Base_SetConfig+0xb2>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a2e      	ldr	r2, [pc, #184]	@ (8003ba4 <TIM_Base_SetConfig+0x140>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d013      	beq.n	8003b16 <TIM_Base_SetConfig+0xb2>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a2d      	ldr	r2, [pc, #180]	@ (8003ba8 <TIM_Base_SetConfig+0x144>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d00f      	beq.n	8003b16 <TIM_Base_SetConfig+0xb2>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a2c      	ldr	r2, [pc, #176]	@ (8003bac <TIM_Base_SetConfig+0x148>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d00b      	beq.n	8003b16 <TIM_Base_SetConfig+0xb2>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a2b      	ldr	r2, [pc, #172]	@ (8003bb0 <TIM_Base_SetConfig+0x14c>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d007      	beq.n	8003b16 <TIM_Base_SetConfig+0xb2>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a2a      	ldr	r2, [pc, #168]	@ (8003bb4 <TIM_Base_SetConfig+0x150>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d003      	beq.n	8003b16 <TIM_Base_SetConfig+0xb2>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a29      	ldr	r2, [pc, #164]	@ (8003bb8 <TIM_Base_SetConfig+0x154>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d108      	bne.n	8003b28 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	68fa      	ldr	r2, [r7, #12]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	68fa      	ldr	r2, [r7, #12]
 8003b3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	689a      	ldr	r2, [r3, #8]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	4a10      	ldr	r2, [pc, #64]	@ (8003b90 <TIM_Base_SetConfig+0x12c>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d003      	beq.n	8003b5c <TIM_Base_SetConfig+0xf8>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	4a12      	ldr	r2, [pc, #72]	@ (8003ba0 <TIM_Base_SetConfig+0x13c>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d103      	bne.n	8003b64 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	691a      	ldr	r2, [r3, #16]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	f003 0301 	and.w	r3, r3, #1
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d105      	bne.n	8003b82 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	f023 0201 	bic.w	r2, r3, #1
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	611a      	str	r2, [r3, #16]
  }
}
 8003b82:	bf00      	nop
 8003b84:	3714      	adds	r7, #20
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr
 8003b8e:	bf00      	nop
 8003b90:	40010000 	.word	0x40010000
 8003b94:	40000400 	.word	0x40000400
 8003b98:	40000800 	.word	0x40000800
 8003b9c:	40000c00 	.word	0x40000c00
 8003ba0:	40010400 	.word	0x40010400
 8003ba4:	40014000 	.word	0x40014000
 8003ba8:	40014400 	.word	0x40014400
 8003bac:	40014800 	.word	0x40014800
 8003bb0:	40001800 	.word	0x40001800
 8003bb4:	40001c00 	.word	0x40001c00
 8003bb8:	40002000 	.word	0x40002000

08003bbc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b087      	sub	sp, #28
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	f003 031f 	and.w	r3, r3, #31
 8003bce:	2201      	movs	r2, #1
 8003bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6a1a      	ldr	r2, [r3, #32]
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	43db      	mvns	r3, r3
 8003bde:	401a      	ands	r2, r3
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6a1a      	ldr	r2, [r3, #32]
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	f003 031f 	and.w	r3, r3, #31
 8003bee:	6879      	ldr	r1, [r7, #4]
 8003bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8003bf4:	431a      	orrs	r2, r3
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	621a      	str	r2, [r3, #32]
}
 8003bfa:	bf00      	nop
 8003bfc:	371c      	adds	r7, #28
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c04:	4770      	bx	lr
	...

08003c08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b085      	sub	sp, #20
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d101      	bne.n	8003c20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c1c:	2302      	movs	r3, #2
 8003c1e:	e06d      	b.n	8003cfc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a30      	ldr	r2, [pc, #192]	@ (8003d08 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d004      	beq.n	8003c54 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a2f      	ldr	r2, [pc, #188]	@ (8003d0c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d108      	bne.n	8003c66 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003c5a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	68fa      	ldr	r2, [r7, #12]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c6c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68fa      	ldr	r2, [r7, #12]
 8003c7e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a20      	ldr	r2, [pc, #128]	@ (8003d08 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d022      	beq.n	8003cd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c92:	d01d      	beq.n	8003cd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a1d      	ldr	r2, [pc, #116]	@ (8003d10 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d018      	beq.n	8003cd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a1c      	ldr	r2, [pc, #112]	@ (8003d14 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d013      	beq.n	8003cd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a1a      	ldr	r2, [pc, #104]	@ (8003d18 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d00e      	beq.n	8003cd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a15      	ldr	r2, [pc, #84]	@ (8003d0c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d009      	beq.n	8003cd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a16      	ldr	r2, [pc, #88]	@ (8003d1c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d004      	beq.n	8003cd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a15      	ldr	r2, [pc, #84]	@ (8003d20 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d10c      	bne.n	8003cea <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003cd6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	68ba      	ldr	r2, [r7, #8]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2201      	movs	r2, #1
 8003cee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3714      	adds	r7, #20
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr
 8003d08:	40010000 	.word	0x40010000
 8003d0c:	40010400 	.word	0x40010400
 8003d10:	40000400 	.word	0x40000400
 8003d14:	40000800 	.word	0x40000800
 8003d18:	40000c00 	.word	0x40000c00
 8003d1c:	40014000 	.word	0x40014000
 8003d20:	40001800 	.word	0x40001800

08003d24 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b082      	sub	sp, #8
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d101      	bne.n	8003d36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e040      	b.n	8003db8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d106      	bne.n	8003d4c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f002 fb30 	bl	80063ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2224      	movs	r2, #36	@ 0x24
 8003d50:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f022 0201 	bic.w	r2, r2, #1
 8003d60:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d002      	beq.n	8003d70 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f000 fe08 	bl	8004980 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	f000 fba1 	bl	80044b8 <UART_SetConfig>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d101      	bne.n	8003d80 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e01b      	b.n	8003db8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	685a      	ldr	r2, [r3, #4]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	689a      	ldr	r2, [r3, #8]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d9e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f042 0201 	orr.w	r2, r2, #1
 8003dae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f000 fe87 	bl	8004ac4 <UART_CheckIdleState>
 8003db6:	4603      	mov	r3, r0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3708      	adds	r7, #8
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b08a      	sub	sp, #40	@ 0x28
 8003dc4:	af02      	add	r7, sp, #8
 8003dc6:	60f8      	str	r0, [r7, #12]
 8003dc8:	60b9      	str	r1, [r7, #8]
 8003dca:	603b      	str	r3, [r7, #0]
 8003dcc:	4613      	mov	r3, r2
 8003dce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003dd4:	2b20      	cmp	r3, #32
 8003dd6:	d177      	bne.n	8003ec8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d002      	beq.n	8003de4 <HAL_UART_Transmit+0x24>
 8003dde:	88fb      	ldrh	r3, [r7, #6]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d101      	bne.n	8003de8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e070      	b.n	8003eca <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2221      	movs	r2, #33	@ 0x21
 8003df4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003df6:	f7fd f961 	bl	80010bc <HAL_GetTick>
 8003dfa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	88fa      	ldrh	r2, [r7, #6]
 8003e00:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	88fa      	ldrh	r2, [r7, #6]
 8003e08:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e14:	d108      	bne.n	8003e28 <HAL_UART_Transmit+0x68>
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d104      	bne.n	8003e28 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	61bb      	str	r3, [r7, #24]
 8003e26:	e003      	b.n	8003e30 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e30:	e02f      	b.n	8003e92 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	9300      	str	r3, [sp, #0]
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	2180      	movs	r1, #128	@ 0x80
 8003e3c:	68f8      	ldr	r0, [r7, #12]
 8003e3e:	f000 fe98 	bl	8004b72 <UART_WaitOnFlagUntilTimeout>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d004      	beq.n	8003e52 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2220      	movs	r2, #32
 8003e4c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e03b      	b.n	8003eca <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d10b      	bne.n	8003e70 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	881b      	ldrh	r3, [r3, #0]
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e66:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003e68:	69bb      	ldr	r3, [r7, #24]
 8003e6a:	3302      	adds	r3, #2
 8003e6c:	61bb      	str	r3, [r7, #24]
 8003e6e:	e007      	b.n	8003e80 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	781a      	ldrb	r2, [r3, #0]
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	3301      	adds	r3, #1
 8003e7e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	b29a      	uxth	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d1c9      	bne.n	8003e32 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	9300      	str	r3, [sp, #0]
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	2140      	movs	r1, #64	@ 0x40
 8003ea8:	68f8      	ldr	r0, [r7, #12]
 8003eaa:	f000 fe62 	bl	8004b72 <UART_WaitOnFlagUntilTimeout>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d004      	beq.n	8003ebe <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2220      	movs	r2, #32
 8003eb8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e005      	b.n	8003eca <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2220      	movs	r2, #32
 8003ec2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	e000      	b.n	8003eca <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003ec8:	2302      	movs	r3, #2
  }
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3720      	adds	r7, #32
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
	...

08003ed4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b0ba      	sub	sp, #232	@ 0xe8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	69db      	ldr	r3, [r3, #28]
 8003ee2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003efa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003efe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003f02:	4013      	ands	r3, r2
 8003f04:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003f08:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d115      	bne.n	8003f3c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003f10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f14:	f003 0320 	and.w	r3, r3, #32
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d00f      	beq.n	8003f3c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003f1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f20:	f003 0320 	and.w	r3, r3, #32
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d009      	beq.n	8003f3c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f000 8297 	beq.w	8004460 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	4798      	blx	r3
      }
      return;
 8003f3a:	e291      	b.n	8004460 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003f3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f000 8117 	beq.w	8004174 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003f46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f4a:	f003 0301 	and.w	r3, r3, #1
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d106      	bne.n	8003f60 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003f52:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003f56:	4b85      	ldr	r3, [pc, #532]	@ (800416c <HAL_UART_IRQHandler+0x298>)
 8003f58:	4013      	ands	r3, r2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	f000 810a 	beq.w	8004174 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003f60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f64:	f003 0301 	and.w	r3, r3, #1
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d011      	beq.n	8003f90 <HAL_UART_IRQHandler+0xbc>
 8003f6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d00b      	beq.n	8003f90 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f86:	f043 0201 	orr.w	r2, r3, #1
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003f90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f94:	f003 0302 	and.w	r3, r3, #2
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d011      	beq.n	8003fc0 <HAL_UART_IRQHandler+0xec>
 8003f9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003fa0:	f003 0301 	and.w	r3, r3, #1
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d00b      	beq.n	8003fc0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2202      	movs	r2, #2
 8003fae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fb6:	f043 0204 	orr.w	r2, r3, #4
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003fc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fc4:	f003 0304 	and.w	r3, r3, #4
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d011      	beq.n	8003ff0 <HAL_UART_IRQHandler+0x11c>
 8003fcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003fd0:	f003 0301 	and.w	r3, r3, #1
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d00b      	beq.n	8003ff0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2204      	movs	r2, #4
 8003fde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fe6:	f043 0202 	orr.w	r2, r3, #2
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003ff0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ff4:	f003 0308 	and.w	r3, r3, #8
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d017      	beq.n	800402c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003ffc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004000:	f003 0320 	and.w	r3, r3, #32
 8004004:	2b00      	cmp	r3, #0
 8004006:	d105      	bne.n	8004014 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004008:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800400c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00b      	beq.n	800402c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	2208      	movs	r2, #8
 800401a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004022:	f043 0208 	orr.w	r2, r3, #8
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800402c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004030:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004034:	2b00      	cmp	r3, #0
 8004036:	d012      	beq.n	800405e <HAL_UART_IRQHandler+0x18a>
 8004038:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800403c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00c      	beq.n	800405e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800404c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004054:	f043 0220 	orr.w	r2, r3, #32
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004064:	2b00      	cmp	r3, #0
 8004066:	f000 81fd 	beq.w	8004464 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800406a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800406e:	f003 0320 	and.w	r3, r3, #32
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00d      	beq.n	8004092 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004076:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800407a:	f003 0320 	and.w	r3, r3, #32
 800407e:	2b00      	cmp	r3, #0
 8004080:	d007      	beq.n	8004092 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004086:	2b00      	cmp	r3, #0
 8004088:	d003      	beq.n	8004092 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004098:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040a6:	2b40      	cmp	r3, #64	@ 0x40
 80040a8:	d005      	beq.n	80040b6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80040aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80040ae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d04f      	beq.n	8004156 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 fdc8 	bl	8004c4c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040c6:	2b40      	cmp	r3, #64	@ 0x40
 80040c8:	d141      	bne.n	800414e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	3308      	adds	r3, #8
 80040d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80040d8:	e853 3f00 	ldrex	r3, [r3]
 80040dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80040e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80040e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	3308      	adds	r3, #8
 80040f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80040f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80040fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004102:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004106:	e841 2300 	strex	r3, r2, [r1]
 800410a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800410e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d1d9      	bne.n	80040ca <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800411a:	2b00      	cmp	r3, #0
 800411c:	d013      	beq.n	8004146 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004122:	4a13      	ldr	r2, [pc, #76]	@ (8004170 <HAL_UART_IRQHandler+0x29c>)
 8004124:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800412a:	4618      	mov	r0, r3
 800412c:	f7fd f977 	bl	800141e <HAL_DMA_Abort_IT>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d017      	beq.n	8004166 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800413a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004140:	4610      	mov	r0, r2
 8004142:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004144:	e00f      	b.n	8004166 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f000 f9a0 	bl	800448c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800414c:	e00b      	b.n	8004166 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f000 f99c 	bl	800448c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004154:	e007      	b.n	8004166 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 f998 	bl	800448c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004164:	e17e      	b.n	8004464 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004166:	bf00      	nop
    return;
 8004168:	e17c      	b.n	8004464 <HAL_UART_IRQHandler+0x590>
 800416a:	bf00      	nop
 800416c:	04000120 	.word	0x04000120
 8004170:	08004d15 	.word	0x08004d15

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004178:	2b01      	cmp	r3, #1
 800417a:	f040 814c 	bne.w	8004416 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800417e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004182:	f003 0310 	and.w	r3, r3, #16
 8004186:	2b00      	cmp	r3, #0
 8004188:	f000 8145 	beq.w	8004416 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800418c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004190:	f003 0310 	and.w	r3, r3, #16
 8004194:	2b00      	cmp	r3, #0
 8004196:	f000 813e 	beq.w	8004416 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2210      	movs	r2, #16
 80041a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041ac:	2b40      	cmp	r3, #64	@ 0x40
 80041ae:	f040 80b6 	bne.w	800431e <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80041be:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	f000 8150 	beq.w	8004468 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80041ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80041d2:	429a      	cmp	r2, r3
 80041d4:	f080 8148 	bcs.w	8004468 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80041de:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041e6:	69db      	ldr	r3, [r3, #28]
 80041e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041ec:	f000 8086 	beq.w	80042fc <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041fc:	e853 3f00 	ldrex	r3, [r3]
 8004200:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004204:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004208:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800420c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	461a      	mov	r2, r3
 8004216:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800421a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800421e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004222:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004226:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800422a:	e841 2300 	strex	r3, r2, [r1]
 800422e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004232:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1da      	bne.n	80041f0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	3308      	adds	r3, #8
 8004240:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004242:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004244:	e853 3f00 	ldrex	r3, [r3]
 8004248:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800424a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800424c:	f023 0301 	bic.w	r3, r3, #1
 8004250:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	3308      	adds	r3, #8
 800425a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800425e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004262:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004264:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004266:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800426a:	e841 2300 	strex	r3, r2, [r1]
 800426e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004270:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004272:	2b00      	cmp	r3, #0
 8004274:	d1e1      	bne.n	800423a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	3308      	adds	r3, #8
 800427c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800427e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004280:	e853 3f00 	ldrex	r3, [r3]
 8004284:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004286:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004288:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800428c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	3308      	adds	r3, #8
 8004296:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800429a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800429c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800429e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80042a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80042a2:	e841 2300 	strex	r3, r2, [r1]
 80042a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80042a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d1e3      	bne.n	8004276 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2220      	movs	r2, #32
 80042b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2200      	movs	r2, #0
 80042ba:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80042c4:	e853 3f00 	ldrex	r3, [r3]
 80042c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80042ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042cc:	f023 0310 	bic.w	r3, r3, #16
 80042d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	461a      	mov	r2, r3
 80042da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80042de:	65bb      	str	r3, [r7, #88]	@ 0x58
 80042e0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80042e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80042e6:	e841 2300 	strex	r3, r2, [r1]
 80042ea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80042ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d1e4      	bne.n	80042bc <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042f6:	4618      	mov	r0, r3
 80042f8:	f7fd f821 	bl	800133e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2202      	movs	r2, #2
 8004300:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800430e:	b29b      	uxth	r3, r3
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	b29b      	uxth	r3, r3
 8004314:	4619      	mov	r1, r3
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 f8c2 	bl	80044a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800431c:	e0a4      	b.n	8004468 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800432a:	b29b      	uxth	r3, r3
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004338:	b29b      	uxth	r3, r3
 800433a:	2b00      	cmp	r3, #0
 800433c:	f000 8096 	beq.w	800446c <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8004340:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004344:	2b00      	cmp	r3, #0
 8004346:	f000 8091 	beq.w	800446c <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004352:	e853 3f00 	ldrex	r3, [r3]
 8004356:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004358:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800435a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800435e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	461a      	mov	r2, r3
 8004368:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800436c:	647b      	str	r3, [r7, #68]	@ 0x44
 800436e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004370:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004372:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004374:	e841 2300 	strex	r3, r2, [r1]
 8004378:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800437a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800437c:	2b00      	cmp	r3, #0
 800437e:	d1e4      	bne.n	800434a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	3308      	adds	r3, #8
 8004386:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800438a:	e853 3f00 	ldrex	r3, [r3]
 800438e:	623b      	str	r3, [r7, #32]
   return(result);
 8004390:	6a3b      	ldr	r3, [r7, #32]
 8004392:	f023 0301 	bic.w	r3, r3, #1
 8004396:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	3308      	adds	r3, #8
 80043a0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80043a4:	633a      	str	r2, [r7, #48]	@ 0x30
 80043a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80043aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043ac:	e841 2300 	strex	r3, r2, [r1]
 80043b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80043b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d1e3      	bne.n	8004380 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2220      	movs	r2, #32
 80043bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	e853 3f00 	ldrex	r3, [r3]
 80043d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	f023 0310 	bic.w	r3, r3, #16
 80043e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	461a      	mov	r2, r3
 80043ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80043ee:	61fb      	str	r3, [r7, #28]
 80043f0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043f2:	69b9      	ldr	r1, [r7, #24]
 80043f4:	69fa      	ldr	r2, [r7, #28]
 80043f6:	e841 2300 	strex	r3, r2, [r1]
 80043fa:	617b      	str	r3, [r7, #20]
   return(result);
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d1e4      	bne.n	80043cc <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2202      	movs	r2, #2
 8004406:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004408:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800440c:	4619      	mov	r1, r3
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 f846 	bl	80044a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004414:	e02a      	b.n	800446c <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800441a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00e      	beq.n	8004440 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004422:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800442a:	2b00      	cmp	r3, #0
 800442c:	d008      	beq.n	8004440 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004432:	2b00      	cmp	r3, #0
 8004434:	d01c      	beq.n	8004470 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	4798      	blx	r3
    }
    return;
 800443e:	e017      	b.n	8004470 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004440:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004448:	2b00      	cmp	r3, #0
 800444a:	d012      	beq.n	8004472 <HAL_UART_IRQHandler+0x59e>
 800444c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004454:	2b00      	cmp	r3, #0
 8004456:	d00c      	beq.n	8004472 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f000 fc71 	bl	8004d40 <UART_EndTransmit_IT>
    return;
 800445e:	e008      	b.n	8004472 <HAL_UART_IRQHandler+0x59e>
      return;
 8004460:	bf00      	nop
 8004462:	e006      	b.n	8004472 <HAL_UART_IRQHandler+0x59e>
    return;
 8004464:	bf00      	nop
 8004466:	e004      	b.n	8004472 <HAL_UART_IRQHandler+0x59e>
      return;
 8004468:	bf00      	nop
 800446a:	e002      	b.n	8004472 <HAL_UART_IRQHandler+0x59e>
      return;
 800446c:	bf00      	nop
 800446e:	e000      	b.n	8004472 <HAL_UART_IRQHandler+0x59e>
    return;
 8004470:	bf00      	nop
  }

}
 8004472:	37e8      	adds	r7, #232	@ 0xe8
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004478:	b480      	push	{r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004480:	bf00      	nop
 8004482:	370c      	adds	r7, #12
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr

080044a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	460b      	mov	r3, r1
 80044aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b088      	sub	sp, #32
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80044c0:	2300      	movs	r3, #0
 80044c2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	689a      	ldr	r2, [r3, #8]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	691b      	ldr	r3, [r3, #16]
 80044cc:	431a      	orrs	r2, r3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	695b      	ldr	r3, [r3, #20]
 80044d2:	431a      	orrs	r2, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	69db      	ldr	r3, [r3, #28]
 80044d8:	4313      	orrs	r3, r2
 80044da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	4ba6      	ldr	r3, [pc, #664]	@ (800477c <UART_SetConfig+0x2c4>)
 80044e4:	4013      	ands	r3, r2
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	6812      	ldr	r2, [r2, #0]
 80044ea:	6979      	ldr	r1, [r7, #20]
 80044ec:	430b      	orrs	r3, r1
 80044ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	68da      	ldr	r2, [r3, #12]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	430a      	orrs	r2, r1
 8004504:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	699b      	ldr	r3, [r3, #24]
 800450a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a1b      	ldr	r3, [r3, #32]
 8004510:	697a      	ldr	r2, [r7, #20]
 8004512:	4313      	orrs	r3, r2
 8004514:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	697a      	ldr	r2, [r7, #20]
 8004526:	430a      	orrs	r2, r1
 8004528:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a94      	ldr	r2, [pc, #592]	@ (8004780 <UART_SetConfig+0x2c8>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d120      	bne.n	8004576 <UART_SetConfig+0xbe>
 8004534:	4b93      	ldr	r3, [pc, #588]	@ (8004784 <UART_SetConfig+0x2cc>)
 8004536:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800453a:	f003 0303 	and.w	r3, r3, #3
 800453e:	2b03      	cmp	r3, #3
 8004540:	d816      	bhi.n	8004570 <UART_SetConfig+0xb8>
 8004542:	a201      	add	r2, pc, #4	@ (adr r2, 8004548 <UART_SetConfig+0x90>)
 8004544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004548:	08004559 	.word	0x08004559
 800454c:	08004565 	.word	0x08004565
 8004550:	0800455f 	.word	0x0800455f
 8004554:	0800456b 	.word	0x0800456b
 8004558:	2301      	movs	r3, #1
 800455a:	77fb      	strb	r3, [r7, #31]
 800455c:	e150      	b.n	8004800 <UART_SetConfig+0x348>
 800455e:	2302      	movs	r3, #2
 8004560:	77fb      	strb	r3, [r7, #31]
 8004562:	e14d      	b.n	8004800 <UART_SetConfig+0x348>
 8004564:	2304      	movs	r3, #4
 8004566:	77fb      	strb	r3, [r7, #31]
 8004568:	e14a      	b.n	8004800 <UART_SetConfig+0x348>
 800456a:	2308      	movs	r3, #8
 800456c:	77fb      	strb	r3, [r7, #31]
 800456e:	e147      	b.n	8004800 <UART_SetConfig+0x348>
 8004570:	2310      	movs	r3, #16
 8004572:	77fb      	strb	r3, [r7, #31]
 8004574:	e144      	b.n	8004800 <UART_SetConfig+0x348>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a83      	ldr	r2, [pc, #524]	@ (8004788 <UART_SetConfig+0x2d0>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d132      	bne.n	80045e6 <UART_SetConfig+0x12e>
 8004580:	4b80      	ldr	r3, [pc, #512]	@ (8004784 <UART_SetConfig+0x2cc>)
 8004582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004586:	f003 030c 	and.w	r3, r3, #12
 800458a:	2b0c      	cmp	r3, #12
 800458c:	d828      	bhi.n	80045e0 <UART_SetConfig+0x128>
 800458e:	a201      	add	r2, pc, #4	@ (adr r2, 8004594 <UART_SetConfig+0xdc>)
 8004590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004594:	080045c9 	.word	0x080045c9
 8004598:	080045e1 	.word	0x080045e1
 800459c:	080045e1 	.word	0x080045e1
 80045a0:	080045e1 	.word	0x080045e1
 80045a4:	080045d5 	.word	0x080045d5
 80045a8:	080045e1 	.word	0x080045e1
 80045ac:	080045e1 	.word	0x080045e1
 80045b0:	080045e1 	.word	0x080045e1
 80045b4:	080045cf 	.word	0x080045cf
 80045b8:	080045e1 	.word	0x080045e1
 80045bc:	080045e1 	.word	0x080045e1
 80045c0:	080045e1 	.word	0x080045e1
 80045c4:	080045db 	.word	0x080045db
 80045c8:	2300      	movs	r3, #0
 80045ca:	77fb      	strb	r3, [r7, #31]
 80045cc:	e118      	b.n	8004800 <UART_SetConfig+0x348>
 80045ce:	2302      	movs	r3, #2
 80045d0:	77fb      	strb	r3, [r7, #31]
 80045d2:	e115      	b.n	8004800 <UART_SetConfig+0x348>
 80045d4:	2304      	movs	r3, #4
 80045d6:	77fb      	strb	r3, [r7, #31]
 80045d8:	e112      	b.n	8004800 <UART_SetConfig+0x348>
 80045da:	2308      	movs	r3, #8
 80045dc:	77fb      	strb	r3, [r7, #31]
 80045de:	e10f      	b.n	8004800 <UART_SetConfig+0x348>
 80045e0:	2310      	movs	r3, #16
 80045e2:	77fb      	strb	r3, [r7, #31]
 80045e4:	e10c      	b.n	8004800 <UART_SetConfig+0x348>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a68      	ldr	r2, [pc, #416]	@ (800478c <UART_SetConfig+0x2d4>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d120      	bne.n	8004632 <UART_SetConfig+0x17a>
 80045f0:	4b64      	ldr	r3, [pc, #400]	@ (8004784 <UART_SetConfig+0x2cc>)
 80045f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045f6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80045fa:	2b30      	cmp	r3, #48	@ 0x30
 80045fc:	d013      	beq.n	8004626 <UART_SetConfig+0x16e>
 80045fe:	2b30      	cmp	r3, #48	@ 0x30
 8004600:	d814      	bhi.n	800462c <UART_SetConfig+0x174>
 8004602:	2b20      	cmp	r3, #32
 8004604:	d009      	beq.n	800461a <UART_SetConfig+0x162>
 8004606:	2b20      	cmp	r3, #32
 8004608:	d810      	bhi.n	800462c <UART_SetConfig+0x174>
 800460a:	2b00      	cmp	r3, #0
 800460c:	d002      	beq.n	8004614 <UART_SetConfig+0x15c>
 800460e:	2b10      	cmp	r3, #16
 8004610:	d006      	beq.n	8004620 <UART_SetConfig+0x168>
 8004612:	e00b      	b.n	800462c <UART_SetConfig+0x174>
 8004614:	2300      	movs	r3, #0
 8004616:	77fb      	strb	r3, [r7, #31]
 8004618:	e0f2      	b.n	8004800 <UART_SetConfig+0x348>
 800461a:	2302      	movs	r3, #2
 800461c:	77fb      	strb	r3, [r7, #31]
 800461e:	e0ef      	b.n	8004800 <UART_SetConfig+0x348>
 8004620:	2304      	movs	r3, #4
 8004622:	77fb      	strb	r3, [r7, #31]
 8004624:	e0ec      	b.n	8004800 <UART_SetConfig+0x348>
 8004626:	2308      	movs	r3, #8
 8004628:	77fb      	strb	r3, [r7, #31]
 800462a:	e0e9      	b.n	8004800 <UART_SetConfig+0x348>
 800462c:	2310      	movs	r3, #16
 800462e:	77fb      	strb	r3, [r7, #31]
 8004630:	e0e6      	b.n	8004800 <UART_SetConfig+0x348>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a56      	ldr	r2, [pc, #344]	@ (8004790 <UART_SetConfig+0x2d8>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d120      	bne.n	800467e <UART_SetConfig+0x1c6>
 800463c:	4b51      	ldr	r3, [pc, #324]	@ (8004784 <UART_SetConfig+0x2cc>)
 800463e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004642:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004646:	2bc0      	cmp	r3, #192	@ 0xc0
 8004648:	d013      	beq.n	8004672 <UART_SetConfig+0x1ba>
 800464a:	2bc0      	cmp	r3, #192	@ 0xc0
 800464c:	d814      	bhi.n	8004678 <UART_SetConfig+0x1c0>
 800464e:	2b80      	cmp	r3, #128	@ 0x80
 8004650:	d009      	beq.n	8004666 <UART_SetConfig+0x1ae>
 8004652:	2b80      	cmp	r3, #128	@ 0x80
 8004654:	d810      	bhi.n	8004678 <UART_SetConfig+0x1c0>
 8004656:	2b00      	cmp	r3, #0
 8004658:	d002      	beq.n	8004660 <UART_SetConfig+0x1a8>
 800465a:	2b40      	cmp	r3, #64	@ 0x40
 800465c:	d006      	beq.n	800466c <UART_SetConfig+0x1b4>
 800465e:	e00b      	b.n	8004678 <UART_SetConfig+0x1c0>
 8004660:	2300      	movs	r3, #0
 8004662:	77fb      	strb	r3, [r7, #31]
 8004664:	e0cc      	b.n	8004800 <UART_SetConfig+0x348>
 8004666:	2302      	movs	r3, #2
 8004668:	77fb      	strb	r3, [r7, #31]
 800466a:	e0c9      	b.n	8004800 <UART_SetConfig+0x348>
 800466c:	2304      	movs	r3, #4
 800466e:	77fb      	strb	r3, [r7, #31]
 8004670:	e0c6      	b.n	8004800 <UART_SetConfig+0x348>
 8004672:	2308      	movs	r3, #8
 8004674:	77fb      	strb	r3, [r7, #31]
 8004676:	e0c3      	b.n	8004800 <UART_SetConfig+0x348>
 8004678:	2310      	movs	r3, #16
 800467a:	77fb      	strb	r3, [r7, #31]
 800467c:	e0c0      	b.n	8004800 <UART_SetConfig+0x348>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a44      	ldr	r2, [pc, #272]	@ (8004794 <UART_SetConfig+0x2dc>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d125      	bne.n	80046d4 <UART_SetConfig+0x21c>
 8004688:	4b3e      	ldr	r3, [pc, #248]	@ (8004784 <UART_SetConfig+0x2cc>)
 800468a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800468e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004692:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004696:	d017      	beq.n	80046c8 <UART_SetConfig+0x210>
 8004698:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800469c:	d817      	bhi.n	80046ce <UART_SetConfig+0x216>
 800469e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046a2:	d00b      	beq.n	80046bc <UART_SetConfig+0x204>
 80046a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046a8:	d811      	bhi.n	80046ce <UART_SetConfig+0x216>
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d003      	beq.n	80046b6 <UART_SetConfig+0x1fe>
 80046ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046b2:	d006      	beq.n	80046c2 <UART_SetConfig+0x20a>
 80046b4:	e00b      	b.n	80046ce <UART_SetConfig+0x216>
 80046b6:	2300      	movs	r3, #0
 80046b8:	77fb      	strb	r3, [r7, #31]
 80046ba:	e0a1      	b.n	8004800 <UART_SetConfig+0x348>
 80046bc:	2302      	movs	r3, #2
 80046be:	77fb      	strb	r3, [r7, #31]
 80046c0:	e09e      	b.n	8004800 <UART_SetConfig+0x348>
 80046c2:	2304      	movs	r3, #4
 80046c4:	77fb      	strb	r3, [r7, #31]
 80046c6:	e09b      	b.n	8004800 <UART_SetConfig+0x348>
 80046c8:	2308      	movs	r3, #8
 80046ca:	77fb      	strb	r3, [r7, #31]
 80046cc:	e098      	b.n	8004800 <UART_SetConfig+0x348>
 80046ce:	2310      	movs	r3, #16
 80046d0:	77fb      	strb	r3, [r7, #31]
 80046d2:	e095      	b.n	8004800 <UART_SetConfig+0x348>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a2f      	ldr	r2, [pc, #188]	@ (8004798 <UART_SetConfig+0x2e0>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d125      	bne.n	800472a <UART_SetConfig+0x272>
 80046de:	4b29      	ldr	r3, [pc, #164]	@ (8004784 <UART_SetConfig+0x2cc>)
 80046e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80046e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80046ec:	d017      	beq.n	800471e <UART_SetConfig+0x266>
 80046ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80046f2:	d817      	bhi.n	8004724 <UART_SetConfig+0x26c>
 80046f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046f8:	d00b      	beq.n	8004712 <UART_SetConfig+0x25a>
 80046fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046fe:	d811      	bhi.n	8004724 <UART_SetConfig+0x26c>
 8004700:	2b00      	cmp	r3, #0
 8004702:	d003      	beq.n	800470c <UART_SetConfig+0x254>
 8004704:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004708:	d006      	beq.n	8004718 <UART_SetConfig+0x260>
 800470a:	e00b      	b.n	8004724 <UART_SetConfig+0x26c>
 800470c:	2301      	movs	r3, #1
 800470e:	77fb      	strb	r3, [r7, #31]
 8004710:	e076      	b.n	8004800 <UART_SetConfig+0x348>
 8004712:	2302      	movs	r3, #2
 8004714:	77fb      	strb	r3, [r7, #31]
 8004716:	e073      	b.n	8004800 <UART_SetConfig+0x348>
 8004718:	2304      	movs	r3, #4
 800471a:	77fb      	strb	r3, [r7, #31]
 800471c:	e070      	b.n	8004800 <UART_SetConfig+0x348>
 800471e:	2308      	movs	r3, #8
 8004720:	77fb      	strb	r3, [r7, #31]
 8004722:	e06d      	b.n	8004800 <UART_SetConfig+0x348>
 8004724:	2310      	movs	r3, #16
 8004726:	77fb      	strb	r3, [r7, #31]
 8004728:	e06a      	b.n	8004800 <UART_SetConfig+0x348>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a1b      	ldr	r2, [pc, #108]	@ (800479c <UART_SetConfig+0x2e4>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d138      	bne.n	80047a6 <UART_SetConfig+0x2ee>
 8004734:	4b13      	ldr	r3, [pc, #76]	@ (8004784 <UART_SetConfig+0x2cc>)
 8004736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800473a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800473e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004742:	d017      	beq.n	8004774 <UART_SetConfig+0x2bc>
 8004744:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004748:	d82a      	bhi.n	80047a0 <UART_SetConfig+0x2e8>
 800474a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800474e:	d00b      	beq.n	8004768 <UART_SetConfig+0x2b0>
 8004750:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004754:	d824      	bhi.n	80047a0 <UART_SetConfig+0x2e8>
 8004756:	2b00      	cmp	r3, #0
 8004758:	d003      	beq.n	8004762 <UART_SetConfig+0x2aa>
 800475a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800475e:	d006      	beq.n	800476e <UART_SetConfig+0x2b6>
 8004760:	e01e      	b.n	80047a0 <UART_SetConfig+0x2e8>
 8004762:	2300      	movs	r3, #0
 8004764:	77fb      	strb	r3, [r7, #31]
 8004766:	e04b      	b.n	8004800 <UART_SetConfig+0x348>
 8004768:	2302      	movs	r3, #2
 800476a:	77fb      	strb	r3, [r7, #31]
 800476c:	e048      	b.n	8004800 <UART_SetConfig+0x348>
 800476e:	2304      	movs	r3, #4
 8004770:	77fb      	strb	r3, [r7, #31]
 8004772:	e045      	b.n	8004800 <UART_SetConfig+0x348>
 8004774:	2308      	movs	r3, #8
 8004776:	77fb      	strb	r3, [r7, #31]
 8004778:	e042      	b.n	8004800 <UART_SetConfig+0x348>
 800477a:	bf00      	nop
 800477c:	efff69f3 	.word	0xefff69f3
 8004780:	40011000 	.word	0x40011000
 8004784:	40023800 	.word	0x40023800
 8004788:	40004400 	.word	0x40004400
 800478c:	40004800 	.word	0x40004800
 8004790:	40004c00 	.word	0x40004c00
 8004794:	40005000 	.word	0x40005000
 8004798:	40011400 	.word	0x40011400
 800479c:	40007800 	.word	0x40007800
 80047a0:	2310      	movs	r3, #16
 80047a2:	77fb      	strb	r3, [r7, #31]
 80047a4:	e02c      	b.n	8004800 <UART_SetConfig+0x348>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a72      	ldr	r2, [pc, #456]	@ (8004974 <UART_SetConfig+0x4bc>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d125      	bne.n	80047fc <UART_SetConfig+0x344>
 80047b0:	4b71      	ldr	r3, [pc, #452]	@ (8004978 <UART_SetConfig+0x4c0>)
 80047b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047b6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80047ba:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80047be:	d017      	beq.n	80047f0 <UART_SetConfig+0x338>
 80047c0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80047c4:	d817      	bhi.n	80047f6 <UART_SetConfig+0x33e>
 80047c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047ca:	d00b      	beq.n	80047e4 <UART_SetConfig+0x32c>
 80047cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047d0:	d811      	bhi.n	80047f6 <UART_SetConfig+0x33e>
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d003      	beq.n	80047de <UART_SetConfig+0x326>
 80047d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047da:	d006      	beq.n	80047ea <UART_SetConfig+0x332>
 80047dc:	e00b      	b.n	80047f6 <UART_SetConfig+0x33e>
 80047de:	2300      	movs	r3, #0
 80047e0:	77fb      	strb	r3, [r7, #31]
 80047e2:	e00d      	b.n	8004800 <UART_SetConfig+0x348>
 80047e4:	2302      	movs	r3, #2
 80047e6:	77fb      	strb	r3, [r7, #31]
 80047e8:	e00a      	b.n	8004800 <UART_SetConfig+0x348>
 80047ea:	2304      	movs	r3, #4
 80047ec:	77fb      	strb	r3, [r7, #31]
 80047ee:	e007      	b.n	8004800 <UART_SetConfig+0x348>
 80047f0:	2308      	movs	r3, #8
 80047f2:	77fb      	strb	r3, [r7, #31]
 80047f4:	e004      	b.n	8004800 <UART_SetConfig+0x348>
 80047f6:	2310      	movs	r3, #16
 80047f8:	77fb      	strb	r3, [r7, #31]
 80047fa:	e001      	b.n	8004800 <UART_SetConfig+0x348>
 80047fc:	2310      	movs	r3, #16
 80047fe:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	69db      	ldr	r3, [r3, #28]
 8004804:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004808:	d15b      	bne.n	80048c2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800480a:	7ffb      	ldrb	r3, [r7, #31]
 800480c:	2b08      	cmp	r3, #8
 800480e:	d828      	bhi.n	8004862 <UART_SetConfig+0x3aa>
 8004810:	a201      	add	r2, pc, #4	@ (adr r2, 8004818 <UART_SetConfig+0x360>)
 8004812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004816:	bf00      	nop
 8004818:	0800483d 	.word	0x0800483d
 800481c:	08004845 	.word	0x08004845
 8004820:	0800484d 	.word	0x0800484d
 8004824:	08004863 	.word	0x08004863
 8004828:	08004853 	.word	0x08004853
 800482c:	08004863 	.word	0x08004863
 8004830:	08004863 	.word	0x08004863
 8004834:	08004863 	.word	0x08004863
 8004838:	0800485b 	.word	0x0800485b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800483c:	f7fe fbc6 	bl	8002fcc <HAL_RCC_GetPCLK1Freq>
 8004840:	61b8      	str	r0, [r7, #24]
        break;
 8004842:	e013      	b.n	800486c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004844:	f7fe fbd6 	bl	8002ff4 <HAL_RCC_GetPCLK2Freq>
 8004848:	61b8      	str	r0, [r7, #24]
        break;
 800484a:	e00f      	b.n	800486c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800484c:	4b4b      	ldr	r3, [pc, #300]	@ (800497c <UART_SetConfig+0x4c4>)
 800484e:	61bb      	str	r3, [r7, #24]
        break;
 8004850:	e00c      	b.n	800486c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004852:	f7fe faa9 	bl	8002da8 <HAL_RCC_GetSysClockFreq>
 8004856:	61b8      	str	r0, [r7, #24]
        break;
 8004858:	e008      	b.n	800486c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800485a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800485e:	61bb      	str	r3, [r7, #24]
        break;
 8004860:	e004      	b.n	800486c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004862:	2300      	movs	r3, #0
 8004864:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	77bb      	strb	r3, [r7, #30]
        break;
 800486a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d074      	beq.n	800495c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	005a      	lsls	r2, r3, #1
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	085b      	lsrs	r3, r3, #1
 800487c:	441a      	add	r2, r3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	fbb2 f3f3 	udiv	r3, r2, r3
 8004886:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	2b0f      	cmp	r3, #15
 800488c:	d916      	bls.n	80048bc <UART_SetConfig+0x404>
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004894:	d212      	bcs.n	80048bc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	b29b      	uxth	r3, r3
 800489a:	f023 030f 	bic.w	r3, r3, #15
 800489e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	085b      	lsrs	r3, r3, #1
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	f003 0307 	and.w	r3, r3, #7
 80048aa:	b29a      	uxth	r2, r3
 80048ac:	89fb      	ldrh	r3, [r7, #14]
 80048ae:	4313      	orrs	r3, r2
 80048b0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	89fa      	ldrh	r2, [r7, #14]
 80048b8:	60da      	str	r2, [r3, #12]
 80048ba:	e04f      	b.n	800495c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	77bb      	strb	r3, [r7, #30]
 80048c0:	e04c      	b.n	800495c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80048c2:	7ffb      	ldrb	r3, [r7, #31]
 80048c4:	2b08      	cmp	r3, #8
 80048c6:	d828      	bhi.n	800491a <UART_SetConfig+0x462>
 80048c8:	a201      	add	r2, pc, #4	@ (adr r2, 80048d0 <UART_SetConfig+0x418>)
 80048ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ce:	bf00      	nop
 80048d0:	080048f5 	.word	0x080048f5
 80048d4:	080048fd 	.word	0x080048fd
 80048d8:	08004905 	.word	0x08004905
 80048dc:	0800491b 	.word	0x0800491b
 80048e0:	0800490b 	.word	0x0800490b
 80048e4:	0800491b 	.word	0x0800491b
 80048e8:	0800491b 	.word	0x0800491b
 80048ec:	0800491b 	.word	0x0800491b
 80048f0:	08004913 	.word	0x08004913
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048f4:	f7fe fb6a 	bl	8002fcc <HAL_RCC_GetPCLK1Freq>
 80048f8:	61b8      	str	r0, [r7, #24]
        break;
 80048fa:	e013      	b.n	8004924 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048fc:	f7fe fb7a 	bl	8002ff4 <HAL_RCC_GetPCLK2Freq>
 8004900:	61b8      	str	r0, [r7, #24]
        break;
 8004902:	e00f      	b.n	8004924 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004904:	4b1d      	ldr	r3, [pc, #116]	@ (800497c <UART_SetConfig+0x4c4>)
 8004906:	61bb      	str	r3, [r7, #24]
        break;
 8004908:	e00c      	b.n	8004924 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800490a:	f7fe fa4d 	bl	8002da8 <HAL_RCC_GetSysClockFreq>
 800490e:	61b8      	str	r0, [r7, #24]
        break;
 8004910:	e008      	b.n	8004924 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004912:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004916:	61bb      	str	r3, [r7, #24]
        break;
 8004918:	e004      	b.n	8004924 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800491a:	2300      	movs	r3, #0
 800491c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	77bb      	strb	r3, [r7, #30]
        break;
 8004922:	bf00      	nop
    }

    if (pclk != 0U)
 8004924:	69bb      	ldr	r3, [r7, #24]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d018      	beq.n	800495c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	085a      	lsrs	r2, r3, #1
 8004930:	69bb      	ldr	r3, [r7, #24]
 8004932:	441a      	add	r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	fbb2 f3f3 	udiv	r3, r2, r3
 800493c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	2b0f      	cmp	r3, #15
 8004942:	d909      	bls.n	8004958 <UART_SetConfig+0x4a0>
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800494a:	d205      	bcs.n	8004958 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	b29a      	uxth	r2, r3
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	60da      	str	r2, [r3, #12]
 8004956:	e001      	b.n	800495c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2200      	movs	r2, #0
 8004966:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004968:	7fbb      	ldrb	r3, [r7, #30]
}
 800496a:	4618      	mov	r0, r3
 800496c:	3720      	adds	r7, #32
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	40007c00 	.word	0x40007c00
 8004978:	40023800 	.word	0x40023800
 800497c:	00f42400 	.word	0x00f42400

08004980 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004980:	b480      	push	{r7}
 8004982:	b083      	sub	sp, #12
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498c:	f003 0308 	and.w	r3, r3, #8
 8004990:	2b00      	cmp	r3, #0
 8004992:	d00a      	beq.n	80049aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	430a      	orrs	r2, r1
 80049a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ae:	f003 0301 	and.w	r3, r3, #1
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d00a      	beq.n	80049cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	430a      	orrs	r2, r1
 80049ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d0:	f003 0302 	and.w	r3, r3, #2
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d00a      	beq.n	80049ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	430a      	orrs	r2, r1
 80049ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f2:	f003 0304 	and.w	r3, r3, #4
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d00a      	beq.n	8004a10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	430a      	orrs	r2, r1
 8004a0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a14:	f003 0310 	and.w	r3, r3, #16
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d00a      	beq.n	8004a32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	430a      	orrs	r2, r1
 8004a30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a36:	f003 0320 	and.w	r3, r3, #32
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d00a      	beq.n	8004a54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	430a      	orrs	r2, r1
 8004a52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d01a      	beq.n	8004a96 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	430a      	orrs	r2, r1
 8004a74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a7e:	d10a      	bne.n	8004a96 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	430a      	orrs	r2, r1
 8004a94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d00a      	beq.n	8004ab8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	430a      	orrs	r2, r1
 8004ab6:	605a      	str	r2, [r3, #4]
  }
}
 8004ab8:	bf00      	nop
 8004aba:	370c      	adds	r7, #12
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr

08004ac4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b08c      	sub	sp, #48	@ 0x30
 8004ac8:	af02      	add	r7, sp, #8
 8004aca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ad4:	f7fc faf2 	bl	80010bc <HAL_GetTick>
 8004ad8:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f003 0308 	and.w	r3, r3, #8
 8004ae4:	2b08      	cmp	r3, #8
 8004ae6:	d12e      	bne.n	8004b46 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ae8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004aec:	9300      	str	r3, [sp, #0]
 8004aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af0:	2200      	movs	r2, #0
 8004af2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f000 f83b 	bl	8004b72 <UART_WaitOnFlagUntilTimeout>
 8004afc:	4603      	mov	r3, r0
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d021      	beq.n	8004b46 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	e853 3f00 	ldrex	r3, [r3]
 8004b0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b16:	623b      	str	r3, [r7, #32]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	461a      	mov	r2, r3
 8004b1e:	6a3b      	ldr	r3, [r7, #32]
 8004b20:	61fb      	str	r3, [r7, #28]
 8004b22:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b24:	69b9      	ldr	r1, [r7, #24]
 8004b26:	69fa      	ldr	r2, [r7, #28]
 8004b28:	e841 2300 	strex	r3, r2, [r1]
 8004b2c:	617b      	str	r3, [r7, #20]
   return(result);
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d1e6      	bne.n	8004b02 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2220      	movs	r2, #32
 8004b38:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e011      	b.n	8004b6a <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2220      	movs	r2, #32
 8004b4a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2220      	movs	r2, #32
 8004b50:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3728      	adds	r7, #40	@ 0x28
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}

08004b72 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b72:	b580      	push	{r7, lr}
 8004b74:	b084      	sub	sp, #16
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	60f8      	str	r0, [r7, #12]
 8004b7a:	60b9      	str	r1, [r7, #8]
 8004b7c:	603b      	str	r3, [r7, #0]
 8004b7e:	4613      	mov	r3, r2
 8004b80:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b82:	e04f      	b.n	8004c24 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b84:	69bb      	ldr	r3, [r7, #24]
 8004b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b8a:	d04b      	beq.n	8004c24 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b8c:	f7fc fa96 	bl	80010bc <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	69ba      	ldr	r2, [r7, #24]
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d302      	bcc.n	8004ba2 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d101      	bne.n	8004ba6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	e04e      	b.n	8004c44 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 0304 	and.w	r3, r3, #4
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d037      	beq.n	8004c24 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	2b80      	cmp	r3, #128	@ 0x80
 8004bb8:	d034      	beq.n	8004c24 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	2b40      	cmp	r3, #64	@ 0x40
 8004bbe:	d031      	beq.n	8004c24 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	69db      	ldr	r3, [r3, #28]
 8004bc6:	f003 0308 	and.w	r3, r3, #8
 8004bca:	2b08      	cmp	r3, #8
 8004bcc:	d110      	bne.n	8004bf0 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	2208      	movs	r2, #8
 8004bd4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bd6:	68f8      	ldr	r0, [r7, #12]
 8004bd8:	f000 f838 	bl	8004c4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2208      	movs	r2, #8
 8004be0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e029      	b.n	8004c44 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	69db      	ldr	r3, [r3, #28]
 8004bf6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bfa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bfe:	d111      	bne.n	8004c24 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c08:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c0a:	68f8      	ldr	r0, [r7, #12]
 8004c0c:	f000 f81e 	bl	8004c4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2220      	movs	r2, #32
 8004c14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004c20:	2303      	movs	r3, #3
 8004c22:	e00f      	b.n	8004c44 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	69da      	ldr	r2, [r3, #28]
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	68ba      	ldr	r2, [r7, #8]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	bf0c      	ite	eq
 8004c34:	2301      	moveq	r3, #1
 8004c36:	2300      	movne	r3, #0
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	79fb      	ldrb	r3, [r7, #7]
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	d0a0      	beq.n	8004b84 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c42:	2300      	movs	r3, #0
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	3710      	adds	r7, #16
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b095      	sub	sp, #84	@ 0x54
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c5c:	e853 3f00 	ldrex	r3, [r3]
 8004c60:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	461a      	mov	r2, r3
 8004c70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c72:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c74:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c76:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c7a:	e841 2300 	strex	r3, r2, [r1]
 8004c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d1e6      	bne.n	8004c54 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	3308      	adds	r3, #8
 8004c8c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c8e:	6a3b      	ldr	r3, [r7, #32]
 8004c90:	e853 3f00 	ldrex	r3, [r3]
 8004c94:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c96:	69fb      	ldr	r3, [r7, #28]
 8004c98:	f023 0301 	bic.w	r3, r3, #1
 8004c9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	3308      	adds	r3, #8
 8004ca4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ca6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004caa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004cac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cae:	e841 2300 	strex	r3, r2, [r1]
 8004cb2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d1e5      	bne.n	8004c86 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d118      	bne.n	8004cf4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	e853 3f00 	ldrex	r3, [r3]
 8004cce:	60bb      	str	r3, [r7, #8]
   return(result);
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	f023 0310 	bic.w	r3, r3, #16
 8004cd6:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	461a      	mov	r2, r3
 8004cde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ce0:	61bb      	str	r3, [r7, #24]
 8004ce2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce4:	6979      	ldr	r1, [r7, #20]
 8004ce6:	69ba      	ldr	r2, [r7, #24]
 8004ce8:	e841 2300 	strex	r3, r2, [r1]
 8004cec:	613b      	str	r3, [r7, #16]
   return(result);
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d1e6      	bne.n	8004cc2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2220      	movs	r2, #32
 8004cf8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004d08:	bf00      	nop
 8004d0a:	3754      	adds	r7, #84	@ 0x54
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr

08004d14 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d20:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2200      	movs	r2, #0
 8004d26:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d32:	68f8      	ldr	r0, [r7, #12]
 8004d34:	f7ff fbaa 	bl	800448c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d38:	bf00      	nop
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b088      	sub	sp, #32
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	e853 3f00 	ldrex	r3, [r3]
 8004d54:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d5c:	61fb      	str	r3, [r7, #28]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	461a      	mov	r2, r3
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	61bb      	str	r3, [r7, #24]
 8004d68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d6a:	6979      	ldr	r1, [r7, #20]
 8004d6c:	69ba      	ldr	r2, [r7, #24]
 8004d6e:	e841 2300 	strex	r3, r2, [r1]
 8004d72:	613b      	str	r3, [r7, #16]
   return(result);
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d1e6      	bne.n	8004d48 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2220      	movs	r2, #32
 8004d7e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f7ff fb76 	bl	8004478 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d8c:	bf00      	nop
 8004d8e:	3720      	adds	r7, #32
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}

08004d94 <BMP280_Read8>:
  return tmp;
}
#endif
#ifdef BMP280
uint8_t BMP280_Read8(uint8_t addr)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b088      	sub	sp, #32
 8004d98:	af04      	add	r7, sp, #16
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp = 0;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, &tmp, 1, 10);
 8004da2:	4b0a      	ldr	r3, [pc, #40]	@ (8004dcc <BMP280_Read8+0x38>)
 8004da4:	6818      	ldr	r0, [r3, #0]
 8004da6:	79fb      	ldrb	r3, [r7, #7]
 8004da8:	b29a      	uxth	r2, r3
 8004daa:	230a      	movs	r3, #10
 8004dac:	9302      	str	r3, [sp, #8]
 8004dae:	2301      	movs	r3, #1
 8004db0:	9301      	str	r3, [sp, #4]
 8004db2:	f107 030f 	add.w	r3, r7, #15
 8004db6:	9300      	str	r3, [sp, #0]
 8004db8:	2301      	movs	r3, #1
 8004dba:	21ec      	movs	r1, #236	@ 0xec
 8004dbc:	f7fc ffe0 	bl	8001d80 <HAL_I2C_Mem_Read>
  return tmp;
 8004dc0:	7bfb      	ldrb	r3, [r7, #15]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return tmp[1];
#endif
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3710      	adds	r7, #16
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	20000204 	.word	0x20000204

08004dd0 <BMP280_Read16>:
	return ((tmp[0] << 8) | tmp[1]);
}
#endif
#ifdef BMP280
uint16_t BMP280_Read16(uint8_t addr)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b088      	sub	sp, #32
 8004dd4:	af04      	add	r7, sp, #16
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 2, 10);
 8004dda:	4b0d      	ldr	r3, [pc, #52]	@ (8004e10 <BMP280_Read16+0x40>)
 8004ddc:	6818      	ldr	r0, [r3, #0]
 8004dde:	79fb      	ldrb	r3, [r7, #7]
 8004de0:	b29a      	uxth	r2, r3
 8004de2:	230a      	movs	r3, #10
 8004de4:	9302      	str	r3, [sp, #8]
 8004de6:	2302      	movs	r3, #2
 8004de8:	9301      	str	r3, [sp, #4]
 8004dea:	f107 030c 	add.w	r3, r7, #12
 8004dee:	9300      	str	r3, [sp, #0]
 8004df0:	2301      	movs	r3, #1
 8004df2:	21ec      	movs	r1, #236	@ 0xec
 8004df4:	f7fc ffc4 	bl	8001d80 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 8004df8:	7b3b      	ldrb	r3, [r7, #12]
 8004dfa:	021b      	lsls	r3, r3, #8
 8004dfc:	b21a      	sxth	r2, r3
 8004dfe:	7b7b      	ldrb	r3, [r7, #13]
 8004e00:	b21b      	sxth	r3, r3
 8004e02:	4313      	orrs	r3, r2
 8004e04:	b21b      	sxth	r3, r3
 8004e06:	b29b      	uxth	r3, r3
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 8) | tmp[2]);
#endif
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3710      	adds	r7, #16
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}
 8004e10:	20000204 	.word	0x20000204

08004e14 <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b084      	sub	sp, #16
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BMP280_Read16(addr);
 8004e1e:	79fb      	ldrb	r3, [r7, #7]
 8004e20:	4618      	mov	r0, r3
 8004e22:	f7ff ffd5 	bl	8004dd0 <BMP280_Read16>
 8004e26:	4603      	mov	r3, r0
 8004e28:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 8004e2a:	89fb      	ldrh	r3, [r7, #14]
 8004e2c:	0a1b      	lsrs	r3, r3, #8
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	b21a      	sxth	r2, r3
 8004e32:	89fb      	ldrh	r3, [r7, #14]
 8004e34:	021b      	lsls	r3, r3, #8
 8004e36:	b21b      	sxth	r3, r3
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	b21b      	sxth	r3, r3
 8004e3c:	b29b      	uxth	r3, r3
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3710      	adds	r7, #16
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
	...

08004e48 <BMP280_Write8>:
	HAL_I2C_Mem_Write(i2c_h, BMP180_I2CADDR, address, 1, &data, 1, 10);
}
#endif
#ifdef BMP280
void BMP280_Write8(uint8_t address, uint8_t data)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b086      	sub	sp, #24
 8004e4c:	af04      	add	r7, sp, #16
 8004e4e:	4603      	mov	r3, r0
 8004e50:	460a      	mov	r2, r1
 8004e52:	71fb      	strb	r3, [r7, #7]
 8004e54:	4613      	mov	r3, r2
 8004e56:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BMP280_I2CADDR, address, 1, &data, 1, 10);
 8004e58:	4b08      	ldr	r3, [pc, #32]	@ (8004e7c <BMP280_Write8+0x34>)
 8004e5a:	6818      	ldr	r0, [r3, #0]
 8004e5c:	79fb      	ldrb	r3, [r7, #7]
 8004e5e:	b29a      	uxth	r2, r3
 8004e60:	230a      	movs	r3, #10
 8004e62:	9302      	str	r3, [sp, #8]
 8004e64:	2301      	movs	r3, #1
 8004e66:	9301      	str	r3, [sp, #4]
 8004e68:	1dbb      	adds	r3, r7, #6
 8004e6a:	9300      	str	r3, [sp, #0]
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	21ec      	movs	r1, #236	@ 0xec
 8004e70:	f7fc fe72 	bl	8001b58 <HAL_I2C_Mem_Write>
	tmp[1] = data;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
}
 8004e74:	bf00      	nop
 8004e76:	3708      	adds	r7, #8
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	20000204 	.word	0x20000204

08004e80 <BMP280_Read24>:

uint32_t BMP280_Read24(uint8_t addr)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b088      	sub	sp, #32
 8004e84:	af04      	add	r7, sp, #16
 8004e86:	4603      	mov	r3, r0
 8004e88:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 3, 10);
 8004e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ec0 <BMP280_Read24+0x40>)
 8004e8c:	6818      	ldr	r0, [r3, #0]
 8004e8e:	79fb      	ldrb	r3, [r7, #7]
 8004e90:	b29a      	uxth	r2, r3
 8004e92:	230a      	movs	r3, #10
 8004e94:	9302      	str	r3, [sp, #8]
 8004e96:	2303      	movs	r3, #3
 8004e98:	9301      	str	r3, [sp, #4]
 8004e9a:	f107 030c 	add.w	r3, r7, #12
 8004e9e:	9300      	str	r3, [sp, #0]
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	21ec      	movs	r1, #236	@ 0xec
 8004ea4:	f7fc ff6c 	bl	8001d80 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 8004ea8:	7b3b      	ldrb	r3, [r7, #12]
 8004eaa:	041a      	lsls	r2, r3, #16
 8004eac:	7b7b      	ldrb	r3, [r7, #13]
 8004eae:	021b      	lsls	r3, r3, #8
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	7bba      	ldrb	r2, [r7, #14]
 8004eb4:	4313      	orrs	r3, r2
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
#endif
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3710      	adds	r7, #16
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	20000204 	.word	0x20000204

08004ec4 <BMP280_Init>:
{
	BMP280_Write8(BMP280_CONFIG, (((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
}
#if(BMP_I2C == 1)
void BMP280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	4608      	mov	r0, r1
 8004ece:	4611      	mov	r1, r2
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	70fb      	strb	r3, [r7, #3]
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	70bb      	strb	r3, [r7, #2]
 8004eda:	4613      	mov	r3, r2
 8004edc:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 8004ede:	4a48      	ldr	r2, [pc, #288]	@ (8005000 <BMP280_Init+0x13c>)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6013      	str	r3, [r2, #0]
	spi_h = spi_handler;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_Delay(5);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
	if (mode > BMP280_NORMALMODE)
 8004ee4:	787b      	ldrb	r3, [r7, #1]
 8004ee6:	2b03      	cmp	r3, #3
 8004ee8:	d901      	bls.n	8004eee <BMP280_Init+0x2a>
	    mode = BMP280_NORMALMODE;
 8004eea:	2303      	movs	r3, #3
 8004eec:	707b      	strb	r3, [r7, #1]
	_mode = mode;
 8004eee:	4a45      	ldr	r2, [pc, #276]	@ (8005004 <BMP280_Init+0x140>)
 8004ef0:	787b      	ldrb	r3, [r7, #1]
 8004ef2:	7013      	strb	r3, [r2, #0]
	if(mode == BMP280_FORCEDMODE)
 8004ef4:	787b      	ldrb	r3, [r7, #1]
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d101      	bne.n	8004efe <BMP280_Init+0x3a>
		mode = BMP280_SLEEPMODE;
 8004efa:	2300      	movs	r3, #0
 8004efc:	707b      	strb	r3, [r7, #1]



	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 8004efe:	78fb      	ldrb	r3, [r7, #3]
 8004f00:	2b05      	cmp	r3, #5
 8004f02:	d901      	bls.n	8004f08 <BMP280_Init+0x44>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 8004f04:	2305      	movs	r3, #5
 8004f06:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 8004f08:	4a3f      	ldr	r2, [pc, #252]	@ (8005008 <BMP280_Init+0x144>)
 8004f0a:	78fb      	ldrb	r3, [r7, #3]
 8004f0c:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 8004f0e:	78bb      	ldrb	r3, [r7, #2]
 8004f10:	2b05      	cmp	r3, #5
 8004f12:	d901      	bls.n	8004f18 <BMP280_Init+0x54>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 8004f14:	2305      	movs	r3, #5
 8004f16:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 8004f18:	4a3c      	ldr	r2, [pc, #240]	@ (800500c <BMP280_Init+0x148>)
 8004f1a:	78bb      	ldrb	r3, [r7, #2]
 8004f1c:	7013      	strb	r3, [r2, #0]

	while(BMP280_Read8(BMP280_CHIPID) != 0x58);
 8004f1e:	bf00      	nop
 8004f20:	20d0      	movs	r0, #208	@ 0xd0
 8004f22:	f7ff ff37 	bl	8004d94 <BMP280_Read8>
 8004f26:	4603      	mov	r3, r0
 8004f28:	2b58      	cmp	r3, #88	@ 0x58
 8004f2a:	d1f9      	bne.n	8004f20 <BMP280_Init+0x5c>

	/* read calibration data */
	t1 = BMP280_Read16LE(BMP280_DIG_T1);
 8004f2c:	2088      	movs	r0, #136	@ 0x88
 8004f2e:	f7ff ff71 	bl	8004e14 <BMP280_Read16LE>
 8004f32:	4603      	mov	r3, r0
 8004f34:	461a      	mov	r2, r3
 8004f36:	4b36      	ldr	r3, [pc, #216]	@ (8005010 <BMP280_Init+0x14c>)
 8004f38:	801a      	strh	r2, [r3, #0]
	t2 = BMP280_Read16LE(BMP280_DIG_T2);
 8004f3a:	208a      	movs	r0, #138	@ 0x8a
 8004f3c:	f7ff ff6a 	bl	8004e14 <BMP280_Read16LE>
 8004f40:	4603      	mov	r3, r0
 8004f42:	b21a      	sxth	r2, r3
 8004f44:	4b33      	ldr	r3, [pc, #204]	@ (8005014 <BMP280_Init+0x150>)
 8004f46:	801a      	strh	r2, [r3, #0]
	t3 = BMP280_Read16LE(BMP280_DIG_T3);
 8004f48:	208c      	movs	r0, #140	@ 0x8c
 8004f4a:	f7ff ff63 	bl	8004e14 <BMP280_Read16LE>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	b21a      	sxth	r2, r3
 8004f52:	4b31      	ldr	r3, [pc, #196]	@ (8005018 <BMP280_Init+0x154>)
 8004f54:	801a      	strh	r2, [r3, #0]

	p1 = BMP280_Read16LE(BMP280_DIG_P1);
 8004f56:	208e      	movs	r0, #142	@ 0x8e
 8004f58:	f7ff ff5c 	bl	8004e14 <BMP280_Read16LE>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	461a      	mov	r2, r3
 8004f60:	4b2e      	ldr	r3, [pc, #184]	@ (800501c <BMP280_Init+0x158>)
 8004f62:	801a      	strh	r2, [r3, #0]
	p2 = BMP280_Read16LE(BMP280_DIG_P2);
 8004f64:	2090      	movs	r0, #144	@ 0x90
 8004f66:	f7ff ff55 	bl	8004e14 <BMP280_Read16LE>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	b21a      	sxth	r2, r3
 8004f6e:	4b2c      	ldr	r3, [pc, #176]	@ (8005020 <BMP280_Init+0x15c>)
 8004f70:	801a      	strh	r2, [r3, #0]
	p3 = BMP280_Read16LE(BMP280_DIG_P3);
 8004f72:	2092      	movs	r0, #146	@ 0x92
 8004f74:	f7ff ff4e 	bl	8004e14 <BMP280_Read16LE>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	b21a      	sxth	r2, r3
 8004f7c:	4b29      	ldr	r3, [pc, #164]	@ (8005024 <BMP280_Init+0x160>)
 8004f7e:	801a      	strh	r2, [r3, #0]
	p4 = BMP280_Read16LE(BMP280_DIG_P4);
 8004f80:	2094      	movs	r0, #148	@ 0x94
 8004f82:	f7ff ff47 	bl	8004e14 <BMP280_Read16LE>
 8004f86:	4603      	mov	r3, r0
 8004f88:	b21a      	sxth	r2, r3
 8004f8a:	4b27      	ldr	r3, [pc, #156]	@ (8005028 <BMP280_Init+0x164>)
 8004f8c:	801a      	strh	r2, [r3, #0]
	p5 = BMP280_Read16LE(BMP280_DIG_P5);
 8004f8e:	2096      	movs	r0, #150	@ 0x96
 8004f90:	f7ff ff40 	bl	8004e14 <BMP280_Read16LE>
 8004f94:	4603      	mov	r3, r0
 8004f96:	b21a      	sxth	r2, r3
 8004f98:	4b24      	ldr	r3, [pc, #144]	@ (800502c <BMP280_Init+0x168>)
 8004f9a:	801a      	strh	r2, [r3, #0]
	p6 = BMP280_Read16LE(BMP280_DIG_P6);
 8004f9c:	2098      	movs	r0, #152	@ 0x98
 8004f9e:	f7ff ff39 	bl	8004e14 <BMP280_Read16LE>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	b21a      	sxth	r2, r3
 8004fa6:	4b22      	ldr	r3, [pc, #136]	@ (8005030 <BMP280_Init+0x16c>)
 8004fa8:	801a      	strh	r2, [r3, #0]
	p7 = BMP280_Read16LE(BMP280_DIG_P7);
 8004faa:	209a      	movs	r0, #154	@ 0x9a
 8004fac:	f7ff ff32 	bl	8004e14 <BMP280_Read16LE>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	b21a      	sxth	r2, r3
 8004fb4:	4b1f      	ldr	r3, [pc, #124]	@ (8005034 <BMP280_Init+0x170>)
 8004fb6:	801a      	strh	r2, [r3, #0]
	p8 = BMP280_Read16LE(BMP280_DIG_P8);
 8004fb8:	209c      	movs	r0, #156	@ 0x9c
 8004fba:	f7ff ff2b 	bl	8004e14 <BMP280_Read16LE>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	b21a      	sxth	r2, r3
 8004fc2:	4b1d      	ldr	r3, [pc, #116]	@ (8005038 <BMP280_Init+0x174>)
 8004fc4:	801a      	strh	r2, [r3, #0]
	p9 = BMP280_Read16LE(BMP280_DIG_P9);
 8004fc6:	209e      	movs	r0, #158	@ 0x9e
 8004fc8:	f7ff ff24 	bl	8004e14 <BMP280_Read16LE>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	b21a      	sxth	r2, r3
 8004fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800503c <BMP280_Init+0x178>)
 8004fd2:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 8004fd4:	78fb      	ldrb	r3, [r7, #3]
 8004fd6:	015b      	lsls	r3, r3, #5
 8004fd8:	b25a      	sxtb	r2, r3
 8004fda:	78bb      	ldrb	r3, [r7, #2]
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	b25b      	sxtb	r3, r3
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	b25a      	sxtb	r2, r3
 8004fe4:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	b25b      	sxtb	r3, r3
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	4619      	mov	r1, r3
 8004ff0:	20f4      	movs	r0, #244	@ 0xf4
 8004ff2:	f7ff ff29 	bl	8004e48 <BMP280_Write8>
}
 8004ff6:	bf00      	nop
 8004ff8:	3708      	adds	r7, #8
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	20000204 	.word	0x20000204
 8005004:	2000020a 	.word	0x2000020a
 8005008:	20000208 	.word	0x20000208
 800500c:	20000209 	.word	0x20000209
 8005010:	20000220 	.word	0x20000220
 8005014:	2000020c 	.word	0x2000020c
 8005018:	2000020e 	.word	0x2000020e
 800501c:	20000222 	.word	0x20000222
 8005020:	20000210 	.word	0x20000210
 8005024:	20000212 	.word	0x20000212
 8005028:	20000214 	.word	0x20000214
 800502c:	20000216 	.word	0x20000216
 8005030:	20000218 	.word	0x20000218
 8005034:	2000021a 	.word	0x2000021a
 8005038:	2000021c 	.word	0x2000021c
 800503c:	2000021e 	.word	0x2000021e

08005040 <BMP280_ReadTemperature>:
	  return temp;
}
#endif
#ifdef BMP280
float BMP280_ReadTemperature(void)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b086      	sub	sp, #24
 8005044:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BMP280_FORCEDMODE)
 8005046:	4b3d      	ldr	r3, [pc, #244]	@ (800513c <BMP280_ReadTemperature+0xfc>)
 8005048:	781b      	ldrb	r3, [r3, #0]
 800504a:	2b01      	cmp	r3, #1
 800504c:	d16d      	bne.n	800512a <BMP280_ReadTemperature+0xea>
  {
	  uint8_t mode;
	  uint8_t ctrl = BMP280_Read8(BMP280_CONTROL);
 800504e:	20f4      	movs	r0, #244	@ 0xf4
 8005050:	f7ff fea0 	bl	8004d94 <BMP280_Read8>
 8005054:	4603      	mov	r3, r0
 8005056:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 8005058:	7dfb      	ldrb	r3, [r7, #23]
 800505a:	f023 0303 	bic.w	r3, r3, #3
 800505e:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BMP280_FORCEDMODE;
 8005060:	7dfb      	ldrb	r3, [r7, #23]
 8005062:	f043 0301 	orr.w	r3, r3, #1
 8005066:	75fb      	strb	r3, [r7, #23]
	  BMP280_Write8(BMP280_CONTROL, ctrl);
 8005068:	7dfb      	ldrb	r3, [r7, #23]
 800506a:	4619      	mov	r1, r3
 800506c:	20f4      	movs	r0, #244	@ 0xf4
 800506e:	f7ff feeb 	bl	8004e48 <BMP280_Write8>

	  mode = BMP280_Read8(BMP280_CONTROL); 	// Read written mode
 8005072:	20f4      	movs	r0, #244	@ 0xf4
 8005074:	f7ff fe8e 	bl	8004d94 <BMP280_Read8>
 8005078:	4603      	mov	r3, r0
 800507a:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 800507c:	7dbb      	ldrb	r3, [r7, #22]
 800507e:	f003 0303 	and.w	r3, r3, #3
 8005082:	75bb      	strb	r3, [r7, #22]

	  if(mode == BMP280_FORCEDMODE)
 8005084:	7dbb      	ldrb	r3, [r7, #22]
 8005086:	2b01      	cmp	r3, #1
 8005088:	d14f      	bne.n	800512a <BMP280_ReadTemperature+0xea>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BMP280_Read8(BMP280_CONTROL);
 800508a:	20f4      	movs	r0, #244	@ 0xf4
 800508c:	f7ff fe82 	bl	8004d94 <BMP280_Read8>
 8005090:	4603      	mov	r3, r0
 8005092:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 8005094:	7dbb      	ldrb	r3, [r7, #22]
 8005096:	f003 0303 	and.w	r3, r3, #3
 800509a:	75bb      	strb	r3, [r7, #22]
			  if(mode == BMP280_SLEEPMODE)
 800509c:	7dbb      	ldrb	r3, [r7, #22]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d000      	beq.n	80050a4 <BMP280_ReadTemperature+0x64>
			  mode = BMP280_Read8(BMP280_CONTROL);
 80050a2:	e7f2      	b.n	800508a <BMP280_ReadTemperature+0x4a>
				  break;
 80050a4:	bf00      	nop
		  }

		  int32_t adc_T = BMP280_Read24(BMP280_TEMPDATA);
 80050a6:	20fa      	movs	r0, #250	@ 0xfa
 80050a8:	f7ff feea 	bl	8004e80 <BMP280_Read24>
 80050ac:	4603      	mov	r3, r0
 80050ae:	613b      	str	r3, [r7, #16]
		  adc_T >>= 4;
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	111b      	asrs	r3, r3, #4
 80050b4:	613b      	str	r3, [r7, #16]

		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	10da      	asrs	r2, r3, #3
 80050ba:	4b21      	ldr	r3, [pc, #132]	@ (8005140 <BMP280_ReadTemperature+0x100>)
 80050bc:	881b      	ldrh	r3, [r3, #0]
 80050be:	005b      	lsls	r3, r3, #1
 80050c0:	1ad3      	subs	r3, r2, r3
				  ((int32_t)t2)) >> 11;
 80050c2:	4a20      	ldr	r2, [pc, #128]	@ (8005144 <BMP280_ReadTemperature+0x104>)
 80050c4:	f9b2 2000 	ldrsh.w	r2, [r2]
		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 80050c8:	fb02 f303 	mul.w	r3, r2, r3
 80050cc:	12db      	asrs	r3, r3, #11
 80050ce:	60fb      	str	r3, [r7, #12]

		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	111b      	asrs	r3, r3, #4
 80050d4:	4a1a      	ldr	r2, [pc, #104]	@ (8005140 <BMP280_ReadTemperature+0x100>)
 80050d6:	8812      	ldrh	r2, [r2, #0]
 80050d8:	1a9b      	subs	r3, r3, r2
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 80050da:	693a      	ldr	r2, [r7, #16]
 80050dc:	1112      	asrs	r2, r2, #4
 80050de:	4918      	ldr	r1, [pc, #96]	@ (8005140 <BMP280_ReadTemperature+0x100>)
 80050e0:	8809      	ldrh	r1, [r1, #0]
 80050e2:	1a52      	subs	r2, r2, r1
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 80050e4:	fb02 f303 	mul.w	r3, r2, r3
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 80050e8:	131b      	asrs	r3, r3, #12
				  ((int32_t)t3)) >> 14;
 80050ea:	4a17      	ldr	r2, [pc, #92]	@ (8005148 <BMP280_ReadTemperature+0x108>)
 80050ec:	f9b2 2000 	ldrsh.w	r2, [r2]
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 80050f0:	fb02 f303 	mul.w	r3, r2, r3
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 80050f4:	139b      	asrs	r3, r3, #14
 80050f6:	60bb      	str	r3, [r7, #8]

		  t_fine = var1 + var2;
 80050f8:	68fa      	ldr	r2, [r7, #12]
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	4413      	add	r3, r2
 80050fe:	4a13      	ldr	r2, [pc, #76]	@ (800514c <BMP280_ReadTemperature+0x10c>)
 8005100:	6013      	str	r3, [r2, #0]

		  float T  = (t_fine * 5 + 128) >> 8;
 8005102:	4b12      	ldr	r3, [pc, #72]	@ (800514c <BMP280_ReadTemperature+0x10c>)
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	4613      	mov	r3, r2
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	4413      	add	r3, r2
 800510c:	3380      	adds	r3, #128	@ 0x80
 800510e:	121b      	asrs	r3, r3, #8
 8005110:	ee07 3a90 	vmov	s15, r3
 8005114:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005118:	edc7 7a01 	vstr	s15, [r7, #4]
		  return T/100;
 800511c:	edd7 7a01 	vldr	s15, [r7, #4]
 8005120:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8005150 <BMP280_ReadTemperature+0x110>
 8005124:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005128:	e001      	b.n	800512e <BMP280_ReadTemperature+0xee>
	  }
  }

  return -99;
 800512a:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8005154 <BMP280_ReadTemperature+0x114>
}
 800512e:	eef0 7a47 	vmov.f32	s15, s14
 8005132:	eeb0 0a67 	vmov.f32	s0, s15
 8005136:	3718      	adds	r7, #24
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	2000020a 	.word	0x2000020a
 8005140:	20000220 	.word	0x20000220
 8005144:	2000020c 	.word	0x2000020c
 8005148:	2000020e 	.word	0x2000020e
 800514c:	20000224 	.word	0x20000224
 8005150:	42c80000 	.word	0x42c80000
 8005154:	c2c60000 	.word	0xc2c60000

08005158 <BMP280_ReadTemperatureAndPressure>:
}
#endif

#ifdef BMP280
uint8_t BMP280_ReadTemperatureAndPressure(float *temperature, int32_t *pressure)
{
 8005158:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800515c:	b0cc      	sub	sp, #304	@ 0x130
 800515e:	af00      	add	r7, sp, #0
 8005160:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 8005164:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
	  int64_t var1, var2, p;

	  // Must be done first to get the t_fine variable set up
	  *temperature = BMP280_ReadTemperature();
 8005168:	f7ff ff6a 	bl	8005040 <BMP280_ReadTemperature>
 800516c:	eef0 7a40 	vmov.f32	s15, s0
 8005170:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005174:	edc3 7a00 	vstr	s15, [r3]

	  if(*temperature == -99)
 8005178:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800517c:	edd3 7a00 	vldr	s15, [r3]
 8005180:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 8005450 <BMP280_ReadTemperatureAndPressure+0x2f8>
 8005184:	eef4 7a47 	vcmp.f32	s15, s14
 8005188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800518c:	d101      	bne.n	8005192 <BMP280_ReadTemperatureAndPressure+0x3a>
		  return -1;
 800518e:	23ff      	movs	r3, #255	@ 0xff
 8005190:	e2bf      	b.n	8005712 <BMP280_ReadTemperatureAndPressure+0x5ba>

	  int32_t adc_P = BMP280_Read24(BMP280_PRESSUREDATA);
 8005192:	20f7      	movs	r0, #247	@ 0xf7
 8005194:	f7ff fe74 	bl	8004e80 <BMP280_Read24>
 8005198:	4603      	mov	r3, r0
 800519a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	  adc_P >>= 4;
 800519e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80051a2:	111b      	asrs	r3, r3, #4
 80051a4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

	  var1 = ((int64_t)t_fine) - 128000;
 80051a8:	4baa      	ldr	r3, [pc, #680]	@ (8005454 <BMP280_ReadTemperatureAndPressure+0x2fc>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	17da      	asrs	r2, r3, #31
 80051ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80051b2:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80051b6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80051ba:	460b      	mov	r3, r1
 80051bc:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 80051c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051c2:	4613      	mov	r3, r2
 80051c4:	f143 33ff 	adc.w	r3, r3, #4294967295
 80051c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051ca:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80051ce:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	  var2 = var1 * var1 * (int64_t)p6;
 80051d2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80051d6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80051da:	fb03 f102 	mul.w	r1, r3, r2
 80051de:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80051e2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80051e6:	fb02 f303 	mul.w	r3, r2, r3
 80051ea:	18ca      	adds	r2, r1, r3
 80051ec:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80051f0:	fba3 4503 	umull	r4, r5, r3, r3
 80051f4:	1953      	adds	r3, r2, r5
 80051f6:	461d      	mov	r5, r3
 80051f8:	4b97      	ldr	r3, [pc, #604]	@ (8005458 <BMP280_ReadTemperatureAndPressure+0x300>)
 80051fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80051fe:	b21b      	sxth	r3, r3
 8005200:	17da      	asrs	r2, r3, #31
 8005202:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005206:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800520a:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 800520e:	4603      	mov	r3, r0
 8005210:	fb03 f205 	mul.w	r2, r3, r5
 8005214:	460b      	mov	r3, r1
 8005216:	fb04 f303 	mul.w	r3, r4, r3
 800521a:	4413      	add	r3, r2
 800521c:	4602      	mov	r2, r0
 800521e:	fba4 8902 	umull	r8, r9, r4, r2
 8005222:	444b      	add	r3, r9
 8005224:	4699      	mov	r9, r3
 8005226:	e9c7 8946 	strd	r8, r9, [r7, #280]	@ 0x118
 800522a:	e9c7 8946 	strd	r8, r9, [r7, #280]	@ 0x118
	  var2 = var2 + ((var1*(int64_t)p5)<<17);
 800522e:	4b8b      	ldr	r3, [pc, #556]	@ (800545c <BMP280_ReadTemperatureAndPressure+0x304>)
 8005230:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005234:	b21b      	sxth	r3, r3
 8005236:	17da      	asrs	r2, r3, #31
 8005238:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800523c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005240:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005244:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 8005248:	462a      	mov	r2, r5
 800524a:	fb02 f203 	mul.w	r2, r2, r3
 800524e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8005252:	4621      	mov	r1, r4
 8005254:	fb01 f303 	mul.w	r3, r1, r3
 8005258:	441a      	add	r2, r3
 800525a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800525e:	4621      	mov	r1, r4
 8005260:	fba3 ab01 	umull	sl, fp, r3, r1
 8005264:	eb02 030b 	add.w	r3, r2, fp
 8005268:	469b      	mov	fp, r3
 800526a:	f04f 0000 	mov.w	r0, #0
 800526e:	f04f 0100 	mov.w	r1, #0
 8005272:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8005276:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 800527a:	ea4f 404a 	mov.w	r0, sl, lsl #17
 800527e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8005282:	1814      	adds	r4, r2, r0
 8005284:	643c      	str	r4, [r7, #64]	@ 0x40
 8005286:	414b      	adcs	r3, r1
 8005288:	647b      	str	r3, [r7, #68]	@ 0x44
 800528a:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 800528e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	  var2 = var2 + (((int64_t)p4)<<35);
 8005292:	4b73      	ldr	r3, [pc, #460]	@ (8005460 <BMP280_ReadTemperatureAndPressure+0x308>)
 8005294:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005298:	b21b      	sxth	r3, r3
 800529a:	17da      	asrs	r2, r3, #31
 800529c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80052a0:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80052a4:	f04f 0000 	mov.w	r0, #0
 80052a8:	f04f 0100 	mov.w	r1, #0
 80052ac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80052b0:	00d9      	lsls	r1, r3, #3
 80052b2:	2000      	movs	r0, #0
 80052b4:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80052b8:	1814      	adds	r4, r2, r0
 80052ba:	63bc      	str	r4, [r7, #56]	@ 0x38
 80052bc:	414b      	adcs	r3, r1
 80052be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052c0:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80052c4:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 80052c8:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80052cc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80052d0:	fb03 f102 	mul.w	r1, r3, r2
 80052d4:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80052d8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80052dc:	fb02 f303 	mul.w	r3, r2, r3
 80052e0:	18ca      	adds	r2, r1, r3
 80052e2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80052e6:	fba3 1303 	umull	r1, r3, r3, r3
 80052ea:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80052ee:	460b      	mov	r3, r1
 80052f0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80052f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052f8:	18d3      	adds	r3, r2, r3
 80052fa:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80052fe:	4b59      	ldr	r3, [pc, #356]	@ (8005464 <BMP280_ReadTemperatureAndPressure+0x30c>)
 8005300:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005304:	b21b      	sxth	r3, r3
 8005306:	17da      	asrs	r2, r3, #31
 8005308:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800530c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005310:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8005314:	462b      	mov	r3, r5
 8005316:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 800531a:	4642      	mov	r2, r8
 800531c:	fb02 f203 	mul.w	r2, r2, r3
 8005320:	464b      	mov	r3, r9
 8005322:	4621      	mov	r1, r4
 8005324:	fb01 f303 	mul.w	r3, r1, r3
 8005328:	4413      	add	r3, r2
 800532a:	4622      	mov	r2, r4
 800532c:	4641      	mov	r1, r8
 800532e:	fba2 1201 	umull	r1, r2, r2, r1
 8005332:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 8005336:	460a      	mov	r2, r1
 8005338:	f8c7 20f8 	str.w	r2, [r7, #248]	@ 0xf8
 800533c:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8005340:	4413      	add	r3, r2
 8005342:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005346:	f04f 0000 	mov.w	r0, #0
 800534a:	f04f 0100 	mov.w	r1, #0
 800534e:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8005352:	4623      	mov	r3, r4
 8005354:	0a18      	lsrs	r0, r3, #8
 8005356:	462b      	mov	r3, r5
 8005358:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800535c:	462b      	mov	r3, r5
 800535e:	1219      	asrs	r1, r3, #8
	    ((var1 * (int64_t)p2)<<12);
 8005360:	4b41      	ldr	r3, [pc, #260]	@ (8005468 <BMP280_ReadTemperatureAndPressure+0x310>)
 8005362:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005366:	b21b      	sxth	r3, r3
 8005368:	17da      	asrs	r2, r3, #31
 800536a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800536e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005372:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005376:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800537a:	464a      	mov	r2, r9
 800537c:	fb02 f203 	mul.w	r2, r2, r3
 8005380:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8005384:	4644      	mov	r4, r8
 8005386:	fb04 f303 	mul.w	r3, r4, r3
 800538a:	441a      	add	r2, r3
 800538c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005390:	4644      	mov	r4, r8
 8005392:	fba3 4304 	umull	r4, r3, r3, r4
 8005396:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800539a:	4623      	mov	r3, r4
 800539c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80053a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053a4:	18d3      	adds	r3, r2, r3
 80053a6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80053aa:	f04f 0200 	mov.w	r2, #0
 80053ae:	f04f 0300 	mov.w	r3, #0
 80053b2:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 80053b6:	464c      	mov	r4, r9
 80053b8:	0323      	lsls	r3, r4, #12
 80053ba:	4644      	mov	r4, r8
 80053bc:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 80053c0:	4644      	mov	r4, r8
 80053c2:	0322      	lsls	r2, r4, #12
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 80053c4:	1884      	adds	r4, r0, r2
 80053c6:	633c      	str	r4, [r7, #48]	@ 0x30
 80053c8:	eb41 0303 	adc.w	r3, r1, r3
 80053cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80053ce:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80053d2:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	  var1 = (((((int64_t)1)<<47)+var1))*((int64_t)p1)>>33;
 80053d6:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80053da:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 80053de:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 80053e2:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 80053e6:	4b21      	ldr	r3, [pc, #132]	@ (800546c <BMP280_ReadTemperatureAndPressure+0x314>)
 80053e8:	881b      	ldrh	r3, [r3, #0]
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	2200      	movs	r2, #0
 80053ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80053f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80053f6:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 80053fa:	462b      	mov	r3, r5
 80053fc:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8005400:	4642      	mov	r2, r8
 8005402:	fb02 f203 	mul.w	r2, r2, r3
 8005406:	464b      	mov	r3, r9
 8005408:	4621      	mov	r1, r4
 800540a:	fb01 f303 	mul.w	r3, r1, r3
 800540e:	4413      	add	r3, r2
 8005410:	4622      	mov	r2, r4
 8005412:	4641      	mov	r1, r8
 8005414:	fba2 1201 	umull	r1, r2, r2, r1
 8005418:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800541c:	460a      	mov	r2, r1
 800541e:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8005422:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8005426:	4413      	add	r3, r2
 8005428:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800542c:	f04f 0200 	mov.w	r2, #0
 8005430:	f04f 0300 	mov.w	r3, #0
 8005434:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005438:	4629      	mov	r1, r5
 800543a:	104a      	asrs	r2, r1, #1
 800543c:	4629      	mov	r1, r5
 800543e:	17cb      	asrs	r3, r1, #31
 8005440:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

	  if (var1 == 0) {
 8005444:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8005448:	4313      	orrs	r3, r2
 800544a:	d111      	bne.n	8005470 <BMP280_ReadTemperatureAndPressure+0x318>
	    return 0;  // avoid exception caused by division by zero
 800544c:	2300      	movs	r3, #0
 800544e:	e160      	b.n	8005712 <BMP280_ReadTemperatureAndPressure+0x5ba>
 8005450:	c2c60000 	.word	0xc2c60000
 8005454:	20000224 	.word	0x20000224
 8005458:	20000218 	.word	0x20000218
 800545c:	20000216 	.word	0x20000216
 8005460:	20000214 	.word	0x20000214
 8005464:	20000212 	.word	0x20000212
 8005468:	20000210 	.word	0x20000210
 800546c:	20000222 	.word	0x20000222
	  }
	  p = 1048576 - adc_P;
 8005470:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005474:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8005478:	17da      	asrs	r2, r3, #31
 800547a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800547c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800547e:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8005482:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	  p = (((p<<31) - var2)*3125) / var1;
 8005486:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800548a:	105b      	asrs	r3, r3, #1
 800548c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005490:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005494:	07db      	lsls	r3, r3, #31
 8005496:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800549a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800549e:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 80054a2:	4621      	mov	r1, r4
 80054a4:	1a89      	subs	r1, r1, r2
 80054a6:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 80054aa:	4629      	mov	r1, r5
 80054ac:	eb61 0303 	sbc.w	r3, r1, r3
 80054b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80054b4:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 80054b8:	4622      	mov	r2, r4
 80054ba:	462b      	mov	r3, r5
 80054bc:	1891      	adds	r1, r2, r2
 80054be:	6239      	str	r1, [r7, #32]
 80054c0:	415b      	adcs	r3, r3
 80054c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80054c4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80054c8:	4621      	mov	r1, r4
 80054ca:	1851      	adds	r1, r2, r1
 80054cc:	61b9      	str	r1, [r7, #24]
 80054ce:	4629      	mov	r1, r5
 80054d0:	414b      	adcs	r3, r1
 80054d2:	61fb      	str	r3, [r7, #28]
 80054d4:	f04f 0200 	mov.w	r2, #0
 80054d8:	f04f 0300 	mov.w	r3, #0
 80054dc:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80054e0:	4649      	mov	r1, r9
 80054e2:	018b      	lsls	r3, r1, #6
 80054e4:	4641      	mov	r1, r8
 80054e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80054ea:	4641      	mov	r1, r8
 80054ec:	018a      	lsls	r2, r1, #6
 80054ee:	4641      	mov	r1, r8
 80054f0:	1889      	adds	r1, r1, r2
 80054f2:	6139      	str	r1, [r7, #16]
 80054f4:	4649      	mov	r1, r9
 80054f6:	eb43 0101 	adc.w	r1, r3, r1
 80054fa:	6179      	str	r1, [r7, #20]
 80054fc:	f04f 0200 	mov.w	r2, #0
 8005500:	f04f 0300 	mov.w	r3, #0
 8005504:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8005508:	4649      	mov	r1, r9
 800550a:	008b      	lsls	r3, r1, #2
 800550c:	4641      	mov	r1, r8
 800550e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005512:	4641      	mov	r1, r8
 8005514:	008a      	lsls	r2, r1, #2
 8005516:	4610      	mov	r0, r2
 8005518:	4619      	mov	r1, r3
 800551a:	4603      	mov	r3, r0
 800551c:	4622      	mov	r2, r4
 800551e:	189b      	adds	r3, r3, r2
 8005520:	60bb      	str	r3, [r7, #8]
 8005522:	460b      	mov	r3, r1
 8005524:	462a      	mov	r2, r5
 8005526:	eb42 0303 	adc.w	r3, r2, r3
 800552a:	60fb      	str	r3, [r7, #12]
 800552c:	f04f 0200 	mov.w	r2, #0
 8005530:	f04f 0300 	mov.w	r3, #0
 8005534:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8005538:	4649      	mov	r1, r9
 800553a:	008b      	lsls	r3, r1, #2
 800553c:	4641      	mov	r1, r8
 800553e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005542:	4641      	mov	r1, r8
 8005544:	008a      	lsls	r2, r1, #2
 8005546:	4610      	mov	r0, r2
 8005548:	4619      	mov	r1, r3
 800554a:	4603      	mov	r3, r0
 800554c:	4622      	mov	r2, r4
 800554e:	189b      	adds	r3, r3, r2
 8005550:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005552:	462b      	mov	r3, r5
 8005554:	460a      	mov	r2, r1
 8005556:	eb42 0303 	adc.w	r3, r2, r3
 800555a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800555c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8005560:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8005564:	f7fb fb90 	bl	8000c88 <__aeabi_ldivmod>
 8005568:	4602      	mov	r2, r0
 800556a:	460b      	mov	r3, r1
 800556c:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	  var1 = (((int64_t)p9) * (p>>13) * (p>>13)) >> 25;
 8005570:	4b6b      	ldr	r3, [pc, #428]	@ (8005720 <BMP280_ReadTemperatureAndPressure+0x5c8>)
 8005572:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005576:	b21b      	sxth	r3, r3
 8005578:	17da      	asrs	r2, r3, #31
 800557a:	673b      	str	r3, [r7, #112]	@ 0x70
 800557c:	677a      	str	r2, [r7, #116]	@ 0x74
 800557e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8005582:	f04f 0000 	mov.w	r0, #0
 8005586:	f04f 0100 	mov.w	r1, #0
 800558a:	0b50      	lsrs	r0, r2, #13
 800558c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8005590:	1359      	asrs	r1, r3, #13
 8005592:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8005596:	462b      	mov	r3, r5
 8005598:	fb00 f203 	mul.w	r2, r0, r3
 800559c:	4623      	mov	r3, r4
 800559e:	fb03 f301 	mul.w	r3, r3, r1
 80055a2:	4413      	add	r3, r2
 80055a4:	4622      	mov	r2, r4
 80055a6:	fba2 1200 	umull	r1, r2, r2, r0
 80055aa:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80055ae:	460a      	mov	r2, r1
 80055b0:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 80055b4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80055b8:	4413      	add	r3, r2
 80055ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80055be:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80055c2:	f04f 0000 	mov.w	r0, #0
 80055c6:	f04f 0100 	mov.w	r1, #0
 80055ca:	0b50      	lsrs	r0, r2, #13
 80055cc:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80055d0:	1359      	asrs	r1, r3, #13
 80055d2:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 80055d6:	462b      	mov	r3, r5
 80055d8:	fb00 f203 	mul.w	r2, r0, r3
 80055dc:	4623      	mov	r3, r4
 80055de:	fb03 f301 	mul.w	r3, r3, r1
 80055e2:	4413      	add	r3, r2
 80055e4:	4622      	mov	r2, r4
 80055e6:	fba2 1200 	umull	r1, r2, r2, r0
 80055ea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80055ee:	460a      	mov	r2, r1
 80055f0:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 80055f4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80055f8:	4413      	add	r3, r2
 80055fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80055fe:	f04f 0200 	mov.w	r2, #0
 8005602:	f04f 0300 	mov.w	r3, #0
 8005606:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 800560a:	4621      	mov	r1, r4
 800560c:	0e4a      	lsrs	r2, r1, #25
 800560e:	4629      	mov	r1, r5
 8005610:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8005614:	4629      	mov	r1, r5
 8005616:	164b      	asrs	r3, r1, #25
 8005618:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	  var2 = (((int64_t)p8) * p) >> 19;
 800561c:	4b41      	ldr	r3, [pc, #260]	@ (8005724 <BMP280_ReadTemperatureAndPressure+0x5cc>)
 800561e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005622:	b21b      	sxth	r3, r3
 8005624:	17da      	asrs	r2, r3, #31
 8005626:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005628:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800562a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800562e:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8005632:	462a      	mov	r2, r5
 8005634:	fb02 f203 	mul.w	r2, r2, r3
 8005638:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800563c:	4621      	mov	r1, r4
 800563e:	fb01 f303 	mul.w	r3, r1, r3
 8005642:	4413      	add	r3, r2
 8005644:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8005648:	4621      	mov	r1, r4
 800564a:	fba2 1201 	umull	r1, r2, r2, r1
 800564e:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005652:	460a      	mov	r2, r1
 8005654:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8005658:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800565c:	4413      	add	r3, r2
 800565e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005662:	f04f 0200 	mov.w	r2, #0
 8005666:	f04f 0300 	mov.w	r3, #0
 800566a:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 800566e:	4621      	mov	r1, r4
 8005670:	0cca      	lsrs	r2, r1, #19
 8005672:	4629      	mov	r1, r5
 8005674:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8005678:	4629      	mov	r1, r5
 800567a:	14cb      	asrs	r3, r1, #19
 800567c:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

	  p = ((p + var1 + var2) >> 8) + (((int64_t)p7)<<4);
 8005680:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8005684:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8005688:	1884      	adds	r4, r0, r2
 800568a:	663c      	str	r4, [r7, #96]	@ 0x60
 800568c:	eb41 0303 	adc.w	r3, r1, r3
 8005690:	667b      	str	r3, [r7, #100]	@ 0x64
 8005692:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8005696:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800569a:	4621      	mov	r1, r4
 800569c:	1889      	adds	r1, r1, r2
 800569e:	65b9      	str	r1, [r7, #88]	@ 0x58
 80056a0:	4629      	mov	r1, r5
 80056a2:	eb43 0101 	adc.w	r1, r3, r1
 80056a6:	65f9      	str	r1, [r7, #92]	@ 0x5c
 80056a8:	f04f 0000 	mov.w	r0, #0
 80056ac:	f04f 0100 	mov.w	r1, #0
 80056b0:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 80056b4:	4623      	mov	r3, r4
 80056b6:	0a18      	lsrs	r0, r3, #8
 80056b8:	462b      	mov	r3, r5
 80056ba:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80056be:	462b      	mov	r3, r5
 80056c0:	1219      	asrs	r1, r3, #8
 80056c2:	4b19      	ldr	r3, [pc, #100]	@ (8005728 <BMP280_ReadTemperatureAndPressure+0x5d0>)
 80056c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80056c8:	b21b      	sxth	r3, r3
 80056ca:	17da      	asrs	r2, r3, #31
 80056cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80056ce:	657a      	str	r2, [r7, #84]	@ 0x54
 80056d0:	f04f 0200 	mov.w	r2, #0
 80056d4:	f04f 0300 	mov.w	r3, #0
 80056d8:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80056dc:	464c      	mov	r4, r9
 80056de:	0123      	lsls	r3, r4, #4
 80056e0:	4644      	mov	r4, r8
 80056e2:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80056e6:	4644      	mov	r4, r8
 80056e8:	0122      	lsls	r2, r4, #4
 80056ea:	1884      	adds	r4, r0, r2
 80056ec:	603c      	str	r4, [r7, #0]
 80056ee:	eb41 0303 	adc.w	r3, r1, r3
 80056f2:	607b      	str	r3, [r7, #4]
 80056f4:	e9d7 3400 	ldrd	r3, r4, [r7]
 80056f8:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	  *pressure = (int32_t)p/256;
 80056fc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005700:	2b00      	cmp	r3, #0
 8005702:	da00      	bge.n	8005706 <BMP280_ReadTemperatureAndPressure+0x5ae>
 8005704:	33ff      	adds	r3, #255	@ 0xff
 8005706:	121b      	asrs	r3, r3, #8
 8005708:	461a      	mov	r2, r3
 800570a:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800570e:	601a      	str	r2, [r3, #0]

	  return 0;
 8005710:	2300      	movs	r3, #0
}
 8005712:	4618      	mov	r0, r3
 8005714:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8005718:	46bd      	mov	sp, r7
 800571a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800571e:	bf00      	nop
 8005720:	2000021e 	.word	0x2000021e
 8005724:	2000021c 	.word	0x2000021c
 8005728:	2000021a 	.word	0x2000021a

0800572c <lcd_send_cmd>:

//#define SLAVE_ADDRESS_LCD 0x70 // change this according to ur setup
#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b086      	sub	sp, #24
 8005730:	af02      	add	r7, sp, #8
 8005732:	4603      	mov	r3, r0
 8005734:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8005736:	79fb      	ldrb	r3, [r7, #7]
 8005738:	f023 030f 	bic.w	r3, r3, #15
 800573c:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800573e:	79fb      	ldrb	r3, [r7, #7]
 8005740:	011b      	lsls	r3, r3, #4
 8005742:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8005744:	7bfb      	ldrb	r3, [r7, #15]
 8005746:	f043 030c 	orr.w	r3, r3, #12
 800574a:	b2db      	uxtb	r3, r3
 800574c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 800574e:	7bfb      	ldrb	r3, [r7, #15]
 8005750:	f043 0308 	orr.w	r3, r3, #8
 8005754:	b2db      	uxtb	r3, r3
 8005756:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8005758:	7bbb      	ldrb	r3, [r7, #14]
 800575a:	f043 030c 	orr.w	r3, r3, #12
 800575e:	b2db      	uxtb	r3, r3
 8005760:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8005762:	7bbb      	ldrb	r3, [r7, #14]
 8005764:	f043 0308 	orr.w	r3, r3, #8
 8005768:	b2db      	uxtb	r3, r3
 800576a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c4, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800576c:	f107 0208 	add.w	r2, r7, #8
 8005770:	2364      	movs	r3, #100	@ 0x64
 8005772:	9300      	str	r3, [sp, #0]
 8005774:	2304      	movs	r3, #4
 8005776:	214e      	movs	r1, #78	@ 0x4e
 8005778:	4803      	ldr	r0, [pc, #12]	@ (8005788 <lcd_send_cmd+0x5c>)
 800577a:	f7fc f8d5 	bl	8001928 <HAL_I2C_Master_Transmit>
}
 800577e:	bf00      	nop
 8005780:	3710      	adds	r7, #16
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	2000027c 	.word	0x2000027c

0800578c <lcd_send_data>:

void lcd_send_data (char data)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b086      	sub	sp, #24
 8005790:	af02      	add	r7, sp, #8
 8005792:	4603      	mov	r3, r0
 8005794:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8005796:	79fb      	ldrb	r3, [r7, #7]
 8005798:	f023 030f 	bic.w	r3, r3, #15
 800579c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800579e:	79fb      	ldrb	r3, [r7, #7]
 80057a0:	011b      	lsls	r3, r3, #4
 80057a2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 80057a4:	7bfb      	ldrb	r3, [r7, #15]
 80057a6:	f043 030d 	orr.w	r3, r3, #13
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 80057ae:	7bfb      	ldrb	r3, [r7, #15]
 80057b0:	f043 0309 	orr.w	r3, r3, #9
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 80057b8:	7bbb      	ldrb	r3, [r7, #14]
 80057ba:	f043 030d 	orr.w	r3, r3, #13
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 80057c2:	7bbb      	ldrb	r3, [r7, #14]
 80057c4:	f043 0309 	orr.w	r3, r3, #9
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c4, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80057cc:	f107 0208 	add.w	r2, r7, #8
 80057d0:	2364      	movs	r3, #100	@ 0x64
 80057d2:	9300      	str	r3, [sp, #0]
 80057d4:	2304      	movs	r3, #4
 80057d6:	214e      	movs	r1, #78	@ 0x4e
 80057d8:	4803      	ldr	r0, [pc, #12]	@ (80057e8 <lcd_send_data+0x5c>)
 80057da:	f7fc f8a5 	bl	8001928 <HAL_I2C_Master_Transmit>
}
 80057de:	bf00      	nop
 80057e0:	3710      	adds	r7, #16
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}
 80057e6:	bf00      	nop
 80057e8:	2000027c 	.word	0x2000027c

080057ec <lcd_clear>:

void lcd_clear (void)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b082      	sub	sp, #8
 80057f0:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 80057f2:	2080      	movs	r0, #128	@ 0x80
 80057f4:	f7ff ff9a 	bl	800572c <lcd_send_cmd>
	for (int i=0; i<70; i++)
 80057f8:	2300      	movs	r3, #0
 80057fa:	607b      	str	r3, [r7, #4]
 80057fc:	e005      	b.n	800580a <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 80057fe:	2020      	movs	r0, #32
 8005800:	f7ff ffc4 	bl	800578c <lcd_send_data>
	for (int i=0; i<70; i++)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	3301      	adds	r3, #1
 8005808:	607b      	str	r3, [r7, #4]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2b45      	cmp	r3, #69	@ 0x45
 800580e:	ddf6      	ble.n	80057fe <lcd_clear+0x12>
	}
	lcd_put_cur(0, 0); //Dopisane ustawienie kursora na 0,0
 8005810:	2100      	movs	r1, #0
 8005812:	2000      	movs	r0, #0
 8005814:	f000 f804 	bl	8005820 <lcd_put_cur>
}
 8005818:	bf00      	nop
 800581a:	3708      	adds	r7, #8
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}

08005820 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b082      	sub	sp, #8
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
    switch (row)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d003      	beq.n	8005838 <lcd_put_cur+0x18>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2b01      	cmp	r3, #1
 8005834:	d005      	beq.n	8005842 <lcd_put_cur+0x22>
 8005836:	e009      	b.n	800584c <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800583e:	603b      	str	r3, [r7, #0]
            break;
 8005840:	e004      	b.n	800584c <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005848:	603b      	str	r3, [r7, #0]
            break;
 800584a:	bf00      	nop
    }

    lcd_send_cmd (col);
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	b2db      	uxtb	r3, r3
 8005850:	4618      	mov	r0, r3
 8005852:	f7ff ff6b 	bl	800572c <lcd_send_cmd>
}
 8005856:	bf00      	nop
 8005858:	3708      	adds	r7, #8
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}

0800585e <lcd_init>:


void lcd_init (void)
{
 800585e:	b580      	push	{r7, lr}
 8005860:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8005862:	2032      	movs	r0, #50	@ 0x32
 8005864:	f7fb fc36 	bl	80010d4 <HAL_Delay>
	lcd_send_cmd (0x30);
 8005868:	2030      	movs	r0, #48	@ 0x30
 800586a:	f7ff ff5f 	bl	800572c <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 800586e:	2005      	movs	r0, #5
 8005870:	f7fb fc30 	bl	80010d4 <HAL_Delay>
	lcd_send_cmd (0x30);
 8005874:	2030      	movs	r0, #48	@ 0x30
 8005876:	f7ff ff59 	bl	800572c <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 800587a:	2001      	movs	r0, #1
 800587c:	f7fb fc2a 	bl	80010d4 <HAL_Delay>
	lcd_send_cmd (0x30);
 8005880:	2030      	movs	r0, #48	@ 0x30
 8005882:	f7ff ff53 	bl	800572c <lcd_send_cmd>
	HAL_Delay(10);
 8005886:	200a      	movs	r0, #10
 8005888:	f7fb fc24 	bl	80010d4 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 800588c:	2020      	movs	r0, #32
 800588e:	f7ff ff4d 	bl	800572c <lcd_send_cmd>
	HAL_Delay(10);
 8005892:	200a      	movs	r0, #10
 8005894:	f7fb fc1e 	bl	80010d4 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8005898:	2028      	movs	r0, #40	@ 0x28
 800589a:	f7ff ff47 	bl	800572c <lcd_send_cmd>
	HAL_Delay(1);
 800589e:	2001      	movs	r0, #1
 80058a0:	f7fb fc18 	bl	80010d4 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80058a4:	2008      	movs	r0, #8
 80058a6:	f7ff ff41 	bl	800572c <lcd_send_cmd>
	HAL_Delay(1);
 80058aa:	2001      	movs	r0, #1
 80058ac:	f7fb fc12 	bl	80010d4 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 80058b0:	2001      	movs	r0, #1
 80058b2:	f7ff ff3b 	bl	800572c <lcd_send_cmd>
	HAL_Delay(1);
 80058b6:	2001      	movs	r0, #1
 80058b8:	f7fb fc0c 	bl	80010d4 <HAL_Delay>
	HAL_Delay(1);
 80058bc:	2001      	movs	r0, #1
 80058be:	f7fb fc09 	bl	80010d4 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80058c2:	2006      	movs	r0, #6
 80058c4:	f7ff ff32 	bl	800572c <lcd_send_cmd>
	HAL_Delay(1);
 80058c8:	2001      	movs	r0, #1
 80058ca:	f7fb fc03 	bl	80010d4 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80058ce:	200c      	movs	r0, #12
 80058d0:	f7ff ff2c 	bl	800572c <lcd_send_cmd>
}
 80058d4:	bf00      	nop
 80058d6:	bd80      	pop	{r7, pc}

080058d8 <lcd_send_string>:

void lcd_send_string (char *str)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b082      	sub	sp, #8
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
	while (*str)
 80058e0:	e006      	b.n	80058f0 <lcd_send_string+0x18>
	{
		lcd_send_data (*str++);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	1c5a      	adds	r2, r3, #1
 80058e6:	607a      	str	r2, [r7, #4]
 80058e8:	781b      	ldrb	r3, [r3, #0]
 80058ea:	4618      	mov	r0, r3
 80058ec:	f7ff ff4e 	bl	800578c <lcd_send_data>
	while (*str)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	781b      	ldrb	r3, [r3, #0]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d1f4      	bne.n	80058e2 <lcd_send_string+0xa>
	}
}
 80058f8:	bf00      	nop
 80058fa:	bf00      	nop
 80058fc:	3708      	adds	r7, #8
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}
 8005902:	0000      	movs	r0, r0
 8005904:	0000      	movs	r0, r0
	...

08005908 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005908:	b5b0      	push	{r4, r5, r7, lr}
 800590a:	b08c      	sub	sp, #48	@ 0x30
 800590c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800590e:	f7fb fb83 	bl	8001018 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005912:	f000 f99f 	bl	8005c54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005916:	f000 fb0f 	bl	8005f38 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800591a:	f000 fadd 	bl	8005ed8 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 800591e:	f000 fa01 	bl	8005d24 <MX_I2C1_Init>
  MX_I2C4_Init();
 8005922:	f000 fa3f 	bl	8005da4 <MX_I2C4_Init>
  MX_TIM1_Init();
 8005926:	f000 fa7d 	bl	8005e24 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 800592a:	2301      	movs	r3, #1
 800592c:	2203      	movs	r2, #3
 800592e:	2101      	movs	r1, #1
 8005930:	48b1      	ldr	r0, [pc, #708]	@ (8005bf8 <main+0x2f0>)
 8005932:	f7ff fac7 	bl	8004ec4 <BMP280_Init>
  lcd_init ();
 8005936:	f7ff ff92 	bl	800585e <lcd_init>
  lcd_send_string ("Czujnik BMP280");
 800593a:	48b0      	ldr	r0, [pc, #704]	@ (8005bfc <main+0x2f4>)
 800593c:	f7ff ffcc 	bl	80058d8 <lcd_send_string>
  HAL_Delay(100);
 8005940:	2064      	movs	r0, #100	@ 0x64
 8005942:	f7fb fbc7 	bl	80010d4 <HAL_Delay>
  lcd_put_cur(1, 0);
 8005946:	2100      	movs	r1, #0
 8005948:	2001      	movs	r0, #1
 800594a:	f7ff ff69 	bl	8005820 <lcd_put_cur>
  lcd_send_string("I2C1-BMP,I2C4-LCD");
 800594e:	48ac      	ldr	r0, [pc, #688]	@ (8005c00 <main+0x2f8>)
 8005950:	f7ff ffc2 	bl	80058d8 <lcd_send_string>
  HAL_Delay(2000);
 8005954:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8005958:	f7fb fbbc 	bl	80010d4 <HAL_Delay>

  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 800595c:	213c      	movs	r1, #60	@ 0x3c
 800595e:	48a9      	ldr	r0, [pc, #676]	@ (8005c04 <main+0x2fc>)
 8005960:	f7fd fff2 	bl	8003948 <HAL_TIM_Encoder_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
 8005964:	49a8      	ldr	r1, [pc, #672]	@ (8005c08 <main+0x300>)
 8005966:	48a9      	ldr	r0, [pc, #676]	@ (8005c0c <main+0x304>)
 8005968:	f7ff fbf6 	bl	8005158 <BMP280_ReadTemperatureAndPressure>
	  sprintf((char*)text, "%.2f, ", temperature);
 800596c:	4ba7      	ldr	r3, [pc, #668]	@ (8005c0c <main+0x304>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4618      	mov	r0, r3
 8005972:	f7fa fe09 	bl	8000588 <__aeabi_f2d>
 8005976:	4602      	mov	r2, r0
 8005978:	460b      	mov	r3, r1
 800597a:	4638      	mov	r0, r7
 800597c:	49a4      	ldr	r1, [pc, #656]	@ (8005c10 <main+0x308>)
 800597e:	f001 fbd1 	bl	8007124 <siprintf>
	  HAL_UART_Transmit(&huart3, (uint8_t*)text, strlen(text), 1000);
 8005982:	463b      	mov	r3, r7
 8005984:	4618      	mov	r0, r3
 8005986:	f7fa fc93 	bl	80002b0 <strlen>
 800598a:	4603      	mov	r3, r0
 800598c:	b29a      	uxth	r2, r3
 800598e:	4639      	mov	r1, r7
 8005990:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005994:	489f      	ldr	r0, [pc, #636]	@ (8005c14 <main+0x30c>)
 8005996:	f7fe fa13 	bl	8003dc0 <HAL_UART_Transmit>

	  lcd_clear ();
 800599a:	f7ff ff27 	bl	80057ec <lcd_clear>
	  lcd_put_cur(0, 0);
 800599e:	2100      	movs	r1, #0
 80059a0:	2000      	movs	r0, #0
 80059a2:	f7ff ff3d 	bl	8005820 <lcd_put_cur>
	  sprintf((char*)text, "Temp.  %.2f  C", temperature);
 80059a6:	4b99      	ldr	r3, [pc, #612]	@ (8005c0c <main+0x304>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4618      	mov	r0, r3
 80059ac:	f7fa fdec 	bl	8000588 <__aeabi_f2d>
 80059b0:	4602      	mov	r2, r0
 80059b2:	460b      	mov	r3, r1
 80059b4:	4638      	mov	r0, r7
 80059b6:	4998      	ldr	r1, [pc, #608]	@ (8005c18 <main+0x310>)
 80059b8:	f001 fbb4 	bl	8007124 <siprintf>
	  lcd_send_string(text);
 80059bc:	463b      	mov	r3, r7
 80059be:	4618      	mov	r0, r3
 80059c0:	f7ff ff8a 	bl	80058d8 <lcd_send_string>
	  lcd_put_cur(1, 0);
 80059c4:	2100      	movs	r1, #0
 80059c6:	2001      	movs	r0, #1
 80059c8:	f7ff ff2a 	bl	8005820 <lcd_put_cur>

	  // Odczytujemy warto z enkodera
	  int encoder_value = __HAL_TIM_GET_COUNTER(&htim1);
 80059cc:	4b8d      	ldr	r3, [pc, #564]	@ (8005c04 <main+0x2fc>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

	  // Sprawdzamy kierunek obrotu enkodera
	  static int previous_encoder_value = 0;  // Zmienna do przechowywania poprzedniej wartoci
	  int encoder_delta = encoder_value - previous_encoder_value;  // Rnica midzy aktualnym i poprzednim odczytem
 80059d4:	4b91      	ldr	r3, [pc, #580]	@ (8005c1c <main+0x314>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	62bb      	str	r3, [r7, #40]	@ 0x28

	  // Jeli obracamy w jedn stron (warto ronie), zwikszamy temp_zadana
	  if (encoder_delta > 0) {
 80059de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	dd20      	ble.n	8005a26 <main+0x11e>
	    if (temp_zadana < 34.90) {
 80059e4:	4b8e      	ldr	r3, [pc, #568]	@ (8005c20 <main+0x318>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4618      	mov	r0, r3
 80059ea:	f7fa fdcd 	bl	8000588 <__aeabi_f2d>
 80059ee:	a37e      	add	r3, pc, #504	@ (adr r3, 8005be8 <main+0x2e0>)
 80059f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f4:	f7fb f892 	bl	8000b1c <__aeabi_dcmplt>
 80059f8:	4603      	mov	r3, r0
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d033      	beq.n	8005a66 <main+0x15e>
	      temp_zadana += 0.1;  // Zwikszamy o 0.1 stopnia
 80059fe:	4b88      	ldr	r3, [pc, #544]	@ (8005c20 <main+0x318>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4618      	mov	r0, r3
 8005a04:	f7fa fdc0 	bl	8000588 <__aeabi_f2d>
 8005a08:	a379      	add	r3, pc, #484	@ (adr r3, 8005bf0 <main+0x2e8>)
 8005a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a0e:	f7fa fc5d 	bl	80002cc <__adddf3>
 8005a12:	4602      	mov	r2, r0
 8005a14:	460b      	mov	r3, r1
 8005a16:	4610      	mov	r0, r2
 8005a18:	4619      	mov	r1, r3
 8005a1a:	f7fb f8e5 	bl	8000be8 <__aeabi_d2f>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	4a7f      	ldr	r2, [pc, #508]	@ (8005c20 <main+0x318>)
 8005a22:	6013      	str	r3, [r2, #0]
 8005a24:	e01f      	b.n	8005a66 <main+0x15e>
	    }
	  }
	  // Jeli obracamy w drug stron (warto maleje), zmniejszamy temp_zadana
	  else if (encoder_delta < 0) {
 8005a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	da1c      	bge.n	8005a66 <main+0x15e>
	    if (temp_zadana > 20.00) {
 8005a2c:	4b7c      	ldr	r3, [pc, #496]	@ (8005c20 <main+0x318>)
 8005a2e:	edd3 7a00 	vldr	s15, [r3]
 8005a32:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8005a36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a3e:	dd12      	ble.n	8005a66 <main+0x15e>
	      temp_zadana -= 0.1;  // Zmniejszamy o 0.1 stopnia
 8005a40:	4b77      	ldr	r3, [pc, #476]	@ (8005c20 <main+0x318>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4618      	mov	r0, r3
 8005a46:	f7fa fd9f 	bl	8000588 <__aeabi_f2d>
 8005a4a:	a369      	add	r3, pc, #420	@ (adr r3, 8005bf0 <main+0x2e8>)
 8005a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a50:	f7fa fc3a 	bl	80002c8 <__aeabi_dsub>
 8005a54:	4602      	mov	r2, r0
 8005a56:	460b      	mov	r3, r1
 8005a58:	4610      	mov	r0, r2
 8005a5a:	4619      	mov	r1, r3
 8005a5c:	f7fb f8c4 	bl	8000be8 <__aeabi_d2f>
 8005a60:	4603      	mov	r3, r0
 8005a62:	4a6f      	ldr	r2, [pc, #444]	@ (8005c20 <main+0x318>)
 8005a64:	6013      	str	r3, [r2, #0]
	    }
	  }

	  // Aktualizujemy poprzedni warto enkodera
	  previous_encoder_value = encoder_value;
 8005a66:	4a6d      	ldr	r2, [pc, #436]	@ (8005c1c <main+0x314>)
 8005a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a6a:	6013      	str	r3, [r2, #0]

	  sprintf((char*)text, "T_zad. %.2f  C", temp_zadana);
 8005a6c:	4b6c      	ldr	r3, [pc, #432]	@ (8005c20 <main+0x318>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4618      	mov	r0, r3
 8005a72:	f7fa fd89 	bl	8000588 <__aeabi_f2d>
 8005a76:	4602      	mov	r2, r0
 8005a78:	460b      	mov	r3, r1
 8005a7a:	4638      	mov	r0, r7
 8005a7c:	4969      	ldr	r1, [pc, #420]	@ (8005c24 <main+0x31c>)
 8005a7e:	f001 fb51 	bl	8007124 <siprintf>
	  lcd_send_string(text);
 8005a82:	463b      	mov	r3, r7
 8005a84:	4618      	mov	r0, r3
 8005a86:	f7ff ff27 	bl	80058d8 <lcd_send_string>

	  // PID Control Logic
	          float error = temp_zadana - temperature;  // Obliczenie bdu
 8005a8a:	4b65      	ldr	r3, [pc, #404]	@ (8005c20 <main+0x318>)
 8005a8c:	ed93 7a00 	vldr	s14, [r3]
 8005a90:	4b5e      	ldr	r3, [pc, #376]	@ (8005c0c <main+0x304>)
 8005a92:	edd3 7a00 	vldr	s15, [r3]
 8005a96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a9a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	          integral += error * 0.5;                  // Cakowanie (przemnoone przez 0.5, aby ograniczy czas trwania)
 8005a9e:	4b62      	ldr	r3, [pc, #392]	@ (8005c28 <main+0x320>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f7fa fd70 	bl	8000588 <__aeabi_f2d>
 8005aa8:	4604      	mov	r4, r0
 8005aaa:	460d      	mov	r5, r1
 8005aac:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005aae:	f7fa fd6b 	bl	8000588 <__aeabi_f2d>
 8005ab2:	f04f 0200 	mov.w	r2, #0
 8005ab6:	4b5d      	ldr	r3, [pc, #372]	@ (8005c2c <main+0x324>)
 8005ab8:	f7fa fdbe 	bl	8000638 <__aeabi_dmul>
 8005abc:	4602      	mov	r2, r0
 8005abe:	460b      	mov	r3, r1
 8005ac0:	4620      	mov	r0, r4
 8005ac2:	4629      	mov	r1, r5
 8005ac4:	f7fa fc02 	bl	80002cc <__adddf3>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	460b      	mov	r3, r1
 8005acc:	4610      	mov	r0, r2
 8005ace:	4619      	mov	r1, r3
 8005ad0:	f7fb f88a 	bl	8000be8 <__aeabi_d2f>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	4a54      	ldr	r2, [pc, #336]	@ (8005c28 <main+0x320>)
 8005ad8:	6013      	str	r3, [r2, #0]
	          if (integral > 5.0) integral = 5.0;      // Ograniczenie caki, aby unikn jej zbytniego wzrostu
 8005ada:	4b53      	ldr	r3, [pc, #332]	@ (8005c28 <main+0x320>)
 8005adc:	edd3 7a00 	vldr	s15, [r3]
 8005ae0:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8005ae4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aec:	dd02      	ble.n	8005af4 <main+0x1ec>
 8005aee:	4b4e      	ldr	r3, [pc, #312]	@ (8005c28 <main+0x320>)
 8005af0:	4a4f      	ldr	r2, [pc, #316]	@ (8005c30 <main+0x328>)
 8005af2:	601a      	str	r2, [r3, #0]
	          if (integral < -5.0) integral = -5.0;    // Ograniczenie caki w drug stron
 8005af4:	4b4c      	ldr	r3, [pc, #304]	@ (8005c28 <main+0x320>)
 8005af6:	edd3 7a00 	vldr	s15, [r3]
 8005afa:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 8005afe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b06:	d502      	bpl.n	8005b0e <main+0x206>
 8005b08:	4b47      	ldr	r3, [pc, #284]	@ (8005c28 <main+0x320>)
 8005b0a:	4a4a      	ldr	r2, [pc, #296]	@ (8005c34 <main+0x32c>)
 8005b0c:	601a      	str	r2, [r3, #0]

	          float derivative = (error - previous_error) / 0.5; // Rniczkowanie (przemnoone przez 0.5, aby ograniczy zmienno)
 8005b0e:	4b4a      	ldr	r3, [pc, #296]	@ (8005c38 <main+0x330>)
 8005b10:	edd3 7a00 	vldr	s15, [r3]
 8005b14:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8005b18:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005b1c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8005b20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005b24:	edc7 7a08 	vstr	s15, [r7, #32]

	          output = Kp * error + Ki * integral + Kd * derivative; // Obliczenie wyjcia PID
 8005b28:	4b44      	ldr	r3, [pc, #272]	@ (8005c3c <main+0x334>)
 8005b2a:	ed93 7a00 	vldr	s14, [r3]
 8005b2e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005b32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005b36:	4b42      	ldr	r3, [pc, #264]	@ (8005c40 <main+0x338>)
 8005b38:	edd3 6a00 	vldr	s13, [r3]
 8005b3c:	4b3a      	ldr	r3, [pc, #232]	@ (8005c28 <main+0x320>)
 8005b3e:	edd3 7a00 	vldr	s15, [r3]
 8005b42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b46:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b4a:	4b3e      	ldr	r3, [pc, #248]	@ (8005c44 <main+0x33c>)
 8005b4c:	edd3 6a00 	vldr	s13, [r3]
 8005b50:	edd7 7a08 	vldr	s15, [r7, #32]
 8005b54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b5c:	4b3a      	ldr	r3, [pc, #232]	@ (8005c48 <main+0x340>)
 8005b5e:	edc3 7a00 	vstr	s15, [r3]

	          // Ograniczamy wyjcie
	          if (output > 1.0) output = 1.0;
 8005b62:	4b39      	ldr	r3, [pc, #228]	@ (8005c48 <main+0x340>)
 8005b64:	edd3 7a00 	vldr	s15, [r3]
 8005b68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b74:	dd03      	ble.n	8005b7e <main+0x276>
 8005b76:	4b34      	ldr	r3, [pc, #208]	@ (8005c48 <main+0x340>)
 8005b78:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005b7c:	601a      	str	r2, [r3, #0]
	          if (output < 0.0) output = 0.0;
 8005b7e:	4b32      	ldr	r3, [pc, #200]	@ (8005c48 <main+0x340>)
 8005b80:	edd3 7a00 	vldr	s15, [r3]
 8005b84:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b8c:	d503      	bpl.n	8005b96 <main+0x28e>
 8005b8e:	4b2e      	ldr	r3, [pc, #184]	@ (8005c48 <main+0x340>)
 8005b90:	f04f 0200 	mov.w	r2, #0
 8005b94:	601a      	str	r2, [r3, #0]

	          // Ustawiamy stan grzaki w zalenoci od wyjcia PID
	          if (output > 0.5) {
 8005b96:	4b2c      	ldr	r3, [pc, #176]	@ (8005c48 <main+0x340>)
 8005b98:	edd3 7a00 	vldr	s15, [r3]
 8005b9c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005ba0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ba8:	dd0a      	ble.n	8005bc0 <main+0x2b8>
	              HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 8005baa:	2201      	movs	r2, #1
 8005bac:	2180      	movs	r1, #128	@ 0x80
 8005bae:	4827      	ldr	r0, [pc, #156]	@ (8005c4c <main+0x344>)
 8005bb0:	f7fb fe04 	bl	80017bc <HAL_GPIO_WritePin>
	              HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	2101      	movs	r1, #1
 8005bb8:	4825      	ldr	r0, [pc, #148]	@ (8005c50 <main+0x348>)
 8005bba:	f7fb fdff 	bl	80017bc <HAL_GPIO_WritePin>
 8005bbe:	e009      	b.n	8005bd4 <main+0x2cc>
	          } else {
	              HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	2180      	movs	r1, #128	@ 0x80
 8005bc4:	4821      	ldr	r0, [pc, #132]	@ (8005c4c <main+0x344>)
 8005bc6:	f7fb fdf9 	bl	80017bc <HAL_GPIO_WritePin>
	              HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_RESET);
 8005bca:	2200      	movs	r2, #0
 8005bcc:	2101      	movs	r1, #1
 8005bce:	4820      	ldr	r0, [pc, #128]	@ (8005c50 <main+0x348>)
 8005bd0:	f7fb fdf4 	bl	80017bc <HAL_GPIO_WritePin>
	          }

	          // Przechowywanie poprzedniego bdu do oblicze rniczkowych
	          previous_error = error;
 8005bd4:	4a18      	ldr	r2, [pc, #96]	@ (8005c38 <main+0x330>)
 8005bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd8:	6013      	str	r3, [r2, #0]

	  HAL_Delay(500);
 8005bda:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005bde:	f7fb fa79 	bl	80010d4 <HAL_Delay>
  {
 8005be2:	e6bf      	b.n	8005964 <main+0x5c>
 8005be4:	f3af 8000 	nop.w
 8005be8:	33333333 	.word	0x33333333
 8005bec:	40417333 	.word	0x40417333
 8005bf0:	9999999a 	.word	0x9999999a
 8005bf4:	3fb99999 	.word	0x3fb99999
 8005bf8:	20000228 	.word	0x20000228
 8005bfc:	08009398 	.word	0x08009398
 8005c00:	080093a8 	.word	0x080093a8
 8005c04:	200002d0 	.word	0x200002d0
 8005c08:	200003a8 	.word	0x200003a8
 8005c0c:	200003a4 	.word	0x200003a4
 8005c10:	080093bc 	.word	0x080093bc
 8005c14:	2000031c 	.word	0x2000031c
 8005c18:	080093c4 	.word	0x080093c4
 8005c1c:	200003b8 	.word	0x200003b8
 8005c20:	20000008 	.word	0x20000008
 8005c24:	080093d4 	.word	0x080093d4
 8005c28:	200003ac 	.word	0x200003ac
 8005c2c:	3fe00000 	.word	0x3fe00000
 8005c30:	40a00000 	.word	0x40a00000
 8005c34:	c0a00000 	.word	0xc0a00000
 8005c38:	200003b0 	.word	0x200003b0
 8005c3c:	2000000c 	.word	0x2000000c
 8005c40:	20000010 	.word	0x20000010
 8005c44:	20000014 	.word	0x20000014
 8005c48:	200003b4 	.word	0x200003b4
 8005c4c:	40020c00 	.word	0x40020c00
 8005c50:	40020400 	.word	0x40020400

08005c54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b094      	sub	sp, #80	@ 0x50
 8005c58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005c5a:	f107 0320 	add.w	r3, r7, #32
 8005c5e:	2230      	movs	r2, #48	@ 0x30
 8005c60:	2100      	movs	r1, #0
 8005c62:	4618      	mov	r0, r3
 8005c64:	f001 fac1 	bl	80071ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005c68:	f107 030c 	add.w	r3, r7, #12
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	601a      	str	r2, [r3, #0]
 8005c70:	605a      	str	r2, [r3, #4]
 8005c72:	609a      	str	r2, [r3, #8]
 8005c74:	60da      	str	r2, [r3, #12]
 8005c76:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8005c78:	f7fc fcf6 	bl	8002668 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c7c:	4b27      	ldr	r3, [pc, #156]	@ (8005d1c <SystemClock_Config+0xc8>)
 8005c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c80:	4a26      	ldr	r2, [pc, #152]	@ (8005d1c <SystemClock_Config+0xc8>)
 8005c82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c86:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c88:	4b24      	ldr	r3, [pc, #144]	@ (8005d1c <SystemClock_Config+0xc8>)
 8005c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c90:	60bb      	str	r3, [r7, #8]
 8005c92:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8005c94:	4b22      	ldr	r3, [pc, #136]	@ (8005d20 <SystemClock_Config+0xcc>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005c9c:	4a20      	ldr	r2, [pc, #128]	@ (8005d20 <SystemClock_Config+0xcc>)
 8005c9e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005ca2:	6013      	str	r3, [r2, #0]
 8005ca4:	4b1e      	ldr	r3, [pc, #120]	@ (8005d20 <SystemClock_Config+0xcc>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005cac:	607b      	str	r3, [r7, #4]
 8005cae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8005cb4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8005cb8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005cba:	2302      	movs	r3, #2
 8005cbc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005cbe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8005cc4:	2304      	movs	r3, #4
 8005cc6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8005cc8:	2348      	movs	r3, #72	@ 0x48
 8005cca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005ccc:	2302      	movs	r3, #2
 8005cce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8005cd0:	2303      	movs	r3, #3
 8005cd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005cd4:	f107 0320 	add.w	r3, r7, #32
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f7fc fcd5 	bl	8002688 <HAL_RCC_OscConfig>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d001      	beq.n	8005ce8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8005ce4:	f000 fa4c 	bl	8006180 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005ce8:	230f      	movs	r3, #15
 8005cea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005cec:	2302      	movs	r3, #2
 8005cee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005cf4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005cf8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005cfe:	f107 030c 	add.w	r3, r7, #12
 8005d02:	2102      	movs	r1, #2
 8005d04:	4618      	mov	r0, r3
 8005d06:	f7fc ff63 	bl	8002bd0 <HAL_RCC_ClockConfig>
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d001      	beq.n	8005d14 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8005d10:	f000 fa36 	bl	8006180 <Error_Handler>
  }
}
 8005d14:	bf00      	nop
 8005d16:	3750      	adds	r7, #80	@ 0x50
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}
 8005d1c:	40023800 	.word	0x40023800
 8005d20:	40007000 	.word	0x40007000

08005d24 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005d28:	4b1b      	ldr	r3, [pc, #108]	@ (8005d98 <MX_I2C1_Init+0x74>)
 8005d2a:	4a1c      	ldr	r2, [pc, #112]	@ (8005d9c <MX_I2C1_Init+0x78>)
 8005d2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 8005d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8005d98 <MX_I2C1_Init+0x74>)
 8005d30:	4a1b      	ldr	r2, [pc, #108]	@ (8005da0 <MX_I2C1_Init+0x7c>)
 8005d32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8005d34:	4b18      	ldr	r3, [pc, #96]	@ (8005d98 <MX_I2C1_Init+0x74>)
 8005d36:	2200      	movs	r2, #0
 8005d38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005d3a:	4b17      	ldr	r3, [pc, #92]	@ (8005d98 <MX_I2C1_Init+0x74>)
 8005d3c:	2201      	movs	r2, #1
 8005d3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005d40:	4b15      	ldr	r3, [pc, #84]	@ (8005d98 <MX_I2C1_Init+0x74>)
 8005d42:	2200      	movs	r2, #0
 8005d44:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8005d46:	4b14      	ldr	r3, [pc, #80]	@ (8005d98 <MX_I2C1_Init+0x74>)
 8005d48:	2200      	movs	r2, #0
 8005d4a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005d4c:	4b12      	ldr	r3, [pc, #72]	@ (8005d98 <MX_I2C1_Init+0x74>)
 8005d4e:	2200      	movs	r2, #0
 8005d50:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005d52:	4b11      	ldr	r3, [pc, #68]	@ (8005d98 <MX_I2C1_Init+0x74>)
 8005d54:	2200      	movs	r2, #0
 8005d56:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005d58:	4b0f      	ldr	r3, [pc, #60]	@ (8005d98 <MX_I2C1_Init+0x74>)
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005d5e:	480e      	ldr	r0, [pc, #56]	@ (8005d98 <MX_I2C1_Init+0x74>)
 8005d60:	f7fb fd46 	bl	80017f0 <HAL_I2C_Init>
 8005d64:	4603      	mov	r3, r0
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d001      	beq.n	8005d6e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8005d6a:	f000 fa09 	bl	8006180 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005d6e:	2100      	movs	r1, #0
 8005d70:	4809      	ldr	r0, [pc, #36]	@ (8005d98 <MX_I2C1_Init+0x74>)
 8005d72:	f7fc fbe1 	bl	8002538 <HAL_I2CEx_ConfigAnalogFilter>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d001      	beq.n	8005d80 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8005d7c:	f000 fa00 	bl	8006180 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8005d80:	2100      	movs	r1, #0
 8005d82:	4805      	ldr	r0, [pc, #20]	@ (8005d98 <MX_I2C1_Init+0x74>)
 8005d84:	f7fc fc23 	bl	80025ce <HAL_I2CEx_ConfigDigitalFilter>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d001      	beq.n	8005d92 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8005d8e:	f000 f9f7 	bl	8006180 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8005d92:	bf00      	nop
 8005d94:	bd80      	pop	{r7, pc}
 8005d96:	bf00      	nop
 8005d98:	20000228 	.word	0x20000228
 8005d9c:	40005400 	.word	0x40005400
 8005da0:	00808cd2 	.word	0x00808cd2

08005da4 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8005da8:	4b1b      	ldr	r3, [pc, #108]	@ (8005e18 <MX_I2C4_Init+0x74>)
 8005daa:	4a1c      	ldr	r2, [pc, #112]	@ (8005e1c <MX_I2C4_Init+0x78>)
 8005dac:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00808CD2;
 8005dae:	4b1a      	ldr	r3, [pc, #104]	@ (8005e18 <MX_I2C4_Init+0x74>)
 8005db0:	4a1b      	ldr	r2, [pc, #108]	@ (8005e20 <MX_I2C4_Init+0x7c>)
 8005db2:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8005db4:	4b18      	ldr	r3, [pc, #96]	@ (8005e18 <MX_I2C4_Init+0x74>)
 8005db6:	2200      	movs	r2, #0
 8005db8:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005dba:	4b17      	ldr	r3, [pc, #92]	@ (8005e18 <MX_I2C4_Init+0x74>)
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005dc0:	4b15      	ldr	r3, [pc, #84]	@ (8005e18 <MX_I2C4_Init+0x74>)
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8005dc6:	4b14      	ldr	r3, [pc, #80]	@ (8005e18 <MX_I2C4_Init+0x74>)
 8005dc8:	2200      	movs	r2, #0
 8005dca:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005dcc:	4b12      	ldr	r3, [pc, #72]	@ (8005e18 <MX_I2C4_Init+0x74>)
 8005dce:	2200      	movs	r2, #0
 8005dd0:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005dd2:	4b11      	ldr	r3, [pc, #68]	@ (8005e18 <MX_I2C4_Init+0x74>)
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005dd8:	4b0f      	ldr	r3, [pc, #60]	@ (8005e18 <MX_I2C4_Init+0x74>)
 8005dda:	2200      	movs	r2, #0
 8005ddc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8005dde:	480e      	ldr	r0, [pc, #56]	@ (8005e18 <MX_I2C4_Init+0x74>)
 8005de0:	f7fb fd06 	bl	80017f0 <HAL_I2C_Init>
 8005de4:	4603      	mov	r3, r0
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d001      	beq.n	8005dee <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8005dea:	f000 f9c9 	bl	8006180 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005dee:	2100      	movs	r1, #0
 8005df0:	4809      	ldr	r0, [pc, #36]	@ (8005e18 <MX_I2C4_Init+0x74>)
 8005df2:	f7fc fba1 	bl	8002538 <HAL_I2CEx_ConfigAnalogFilter>
 8005df6:	4603      	mov	r3, r0
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d001      	beq.n	8005e00 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8005dfc:	f000 f9c0 	bl	8006180 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8005e00:	2100      	movs	r1, #0
 8005e02:	4805      	ldr	r0, [pc, #20]	@ (8005e18 <MX_I2C4_Init+0x74>)
 8005e04:	f7fc fbe3 	bl	80025ce <HAL_I2CEx_ConfigDigitalFilter>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d001      	beq.n	8005e12 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8005e0e:	f000 f9b7 	bl	8006180 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8005e12:	bf00      	nop
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop
 8005e18:	2000027c 	.word	0x2000027c
 8005e1c:	40006000 	.word	0x40006000
 8005e20:	00808cd2 	.word	0x00808cd2

08005e24 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b08c      	sub	sp, #48	@ 0x30
 8005e28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005e2a:	f107 030c 	add.w	r3, r7, #12
 8005e2e:	2224      	movs	r2, #36	@ 0x24
 8005e30:	2100      	movs	r1, #0
 8005e32:	4618      	mov	r0, r3
 8005e34:	f001 f9d9 	bl	80071ea <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e38:	463b      	mov	r3, r7
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	601a      	str	r2, [r3, #0]
 8005e3e:	605a      	str	r2, [r3, #4]
 8005e40:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005e42:	4b23      	ldr	r3, [pc, #140]	@ (8005ed0 <MX_TIM1_Init+0xac>)
 8005e44:	4a23      	ldr	r2, [pc, #140]	@ (8005ed4 <MX_TIM1_Init+0xb0>)
 8005e46:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005e48:	4b21      	ldr	r3, [pc, #132]	@ (8005ed0 <MX_TIM1_Init+0xac>)
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e4e:	4b20      	ldr	r3, [pc, #128]	@ (8005ed0 <MX_TIM1_Init+0xac>)
 8005e50:	2200      	movs	r2, #0
 8005e52:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20;
 8005e54:	4b1e      	ldr	r3, [pc, #120]	@ (8005ed0 <MX_TIM1_Init+0xac>)
 8005e56:	2214      	movs	r2, #20
 8005e58:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e5a:	4b1d      	ldr	r3, [pc, #116]	@ (8005ed0 <MX_TIM1_Init+0xac>)
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005e60:	4b1b      	ldr	r3, [pc, #108]	@ (8005ed0 <MX_TIM1_Init+0xac>)
 8005e62:	2200      	movs	r2, #0
 8005e64:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005e66:	4b1a      	ldr	r3, [pc, #104]	@ (8005ed0 <MX_TIM1_Init+0xac>)
 8005e68:	2200      	movs	r2, #0
 8005e6a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005e70:	2300      	movs	r3, #0
 8005e72:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005e74:	2301      	movs	r3, #1
 8005e76:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 7;
 8005e7c:	2307      	movs	r3, #7
 8005e7e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005e80:	2300      	movs	r3, #0
 8005e82:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005e84:	2301      	movs	r3, #1
 8005e86:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 7;
 8005e8c:	2307      	movs	r3, #7
 8005e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005e90:	f107 030c 	add.w	r3, r7, #12
 8005e94:	4619      	mov	r1, r3
 8005e96:	480e      	ldr	r0, [pc, #56]	@ (8005ed0 <MX_TIM1_Init+0xac>)
 8005e98:	f7fd fcb0 	bl	80037fc <HAL_TIM_Encoder_Init>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d001      	beq.n	8005ea6 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8005ea2:	f000 f96d 	bl	8006180 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005eb2:	463b      	mov	r3, r7
 8005eb4:	4619      	mov	r1, r3
 8005eb6:	4806      	ldr	r0, [pc, #24]	@ (8005ed0 <MX_TIM1_Init+0xac>)
 8005eb8:	f7fd fea6 	bl	8003c08 <HAL_TIMEx_MasterConfigSynchronization>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d001      	beq.n	8005ec6 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8005ec2:	f000 f95d 	bl	8006180 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8005ec6:	bf00      	nop
 8005ec8:	3730      	adds	r7, #48	@ 0x30
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
 8005ece:	bf00      	nop
 8005ed0:	200002d0 	.word	0x200002d0
 8005ed4:	40010000 	.word	0x40010000

08005ed8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005edc:	4b14      	ldr	r3, [pc, #80]	@ (8005f30 <MX_USART3_UART_Init+0x58>)
 8005ede:	4a15      	ldr	r2, [pc, #84]	@ (8005f34 <MX_USART3_UART_Init+0x5c>)
 8005ee0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8005ee2:	4b13      	ldr	r3, [pc, #76]	@ (8005f30 <MX_USART3_UART_Init+0x58>)
 8005ee4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005ee8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005eea:	4b11      	ldr	r3, [pc, #68]	@ (8005f30 <MX_USART3_UART_Init+0x58>)
 8005eec:	2200      	movs	r2, #0
 8005eee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8005f30 <MX_USART3_UART_Init+0x58>)
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8005f30 <MX_USART3_UART_Init+0x58>)
 8005ef8:	2200      	movs	r2, #0
 8005efa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005efc:	4b0c      	ldr	r3, [pc, #48]	@ (8005f30 <MX_USART3_UART_Init+0x58>)
 8005efe:	220c      	movs	r2, #12
 8005f00:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005f02:	4b0b      	ldr	r3, [pc, #44]	@ (8005f30 <MX_USART3_UART_Init+0x58>)
 8005f04:	2200      	movs	r2, #0
 8005f06:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005f08:	4b09      	ldr	r3, [pc, #36]	@ (8005f30 <MX_USART3_UART_Init+0x58>)
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005f0e:	4b08      	ldr	r3, [pc, #32]	@ (8005f30 <MX_USART3_UART_Init+0x58>)
 8005f10:	2200      	movs	r2, #0
 8005f12:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005f14:	4b06      	ldr	r3, [pc, #24]	@ (8005f30 <MX_USART3_UART_Init+0x58>)
 8005f16:	2200      	movs	r2, #0
 8005f18:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005f1a:	4805      	ldr	r0, [pc, #20]	@ (8005f30 <MX_USART3_UART_Init+0x58>)
 8005f1c:	f7fd ff02 	bl	8003d24 <HAL_UART_Init>
 8005f20:	4603      	mov	r3, r0
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d001      	beq.n	8005f2a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8005f26:	f000 f92b 	bl	8006180 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005f2a:	bf00      	nop
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	2000031c 	.word	0x2000031c
 8005f34:	40004800 	.word	0x40004800

08005f38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b08c      	sub	sp, #48	@ 0x30
 8005f3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f3e:	f107 031c 	add.w	r3, r7, #28
 8005f42:	2200      	movs	r2, #0
 8005f44:	601a      	str	r2, [r3, #0]
 8005f46:	605a      	str	r2, [r3, #4]
 8005f48:	609a      	str	r2, [r3, #8]
 8005f4a:	60da      	str	r2, [r3, #12]
 8005f4c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005f4e:	4b86      	ldr	r3, [pc, #536]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f52:	4a85      	ldr	r2, [pc, #532]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005f54:	f043 0304 	orr.w	r3, r3, #4
 8005f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8005f5a:	4b83      	ldr	r3, [pc, #524]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f5e:	f003 0304 	and.w	r3, r3, #4
 8005f62:	61bb      	str	r3, [r7, #24]
 8005f64:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005f66:	4b80      	ldr	r3, [pc, #512]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f6a:	4a7f      	ldr	r2, [pc, #508]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005f6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f70:	6313      	str	r3, [r2, #48]	@ 0x30
 8005f72:	4b7d      	ldr	r3, [pc, #500]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f7a:	617b      	str	r3, [r7, #20]
 8005f7c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f7e:	4b7a      	ldr	r3, [pc, #488]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f82:	4a79      	ldr	r2, [pc, #484]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005f84:	f043 0301 	orr.w	r3, r3, #1
 8005f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8005f8a:	4b77      	ldr	r3, [pc, #476]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f8e:	f003 0301 	and.w	r3, r3, #1
 8005f92:	613b      	str	r3, [r7, #16]
 8005f94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f96:	4b74      	ldr	r3, [pc, #464]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f9a:	4a73      	ldr	r2, [pc, #460]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005f9c:	f043 0302 	orr.w	r3, r3, #2
 8005fa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8005fa2:	4b71      	ldr	r3, [pc, #452]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fa6:	f003 0302 	and.w	r3, r3, #2
 8005faa:	60fb      	str	r3, [r7, #12]
 8005fac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005fae:	4b6e      	ldr	r3, [pc, #440]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fb2:	4a6d      	ldr	r2, [pc, #436]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005fb4:	f043 0310 	orr.w	r3, r3, #16
 8005fb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8005fba:	4b6b      	ldr	r3, [pc, #428]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fbe:	f003 0310 	and.w	r3, r3, #16
 8005fc2:	60bb      	str	r3, [r7, #8]
 8005fc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005fc6:	4b68      	ldr	r3, [pc, #416]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fca:	4a67      	ldr	r2, [pc, #412]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005fcc:	f043 0308 	orr.w	r3, r3, #8
 8005fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8005fd2:	4b65      	ldr	r3, [pc, #404]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fd6:	f003 0308 	and.w	r3, r3, #8
 8005fda:	607b      	str	r3, [r7, #4]
 8005fdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8005fde:	4b62      	ldr	r3, [pc, #392]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fe2:	4a61      	ldr	r2, [pc, #388]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005fe4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005fe8:	6313      	str	r3, [r2, #48]	@ 0x30
 8005fea:	4b5f      	ldr	r3, [pc, #380]	@ (8006168 <MX_GPIO_Init+0x230>)
 8005fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ff2:	603b      	str	r3, [r7, #0]
 8005ff4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	f244 0181 	movw	r1, #16513	@ 0x4081
 8005ffc:	485b      	ldr	r0, [pc, #364]	@ (800616c <MX_GPIO_Init+0x234>)
 8005ffe:	f7fb fbdd 	bl	80017bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8006002:	2200      	movs	r2, #0
 8006004:	2140      	movs	r1, #64	@ 0x40
 8006006:	485a      	ldr	r0, [pc, #360]	@ (8006170 <MX_GPIO_Init+0x238>)
 8006008:	f7fb fbd8 	bl	80017bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 800600c:	2200      	movs	r2, #0
 800600e:	2180      	movs	r1, #128	@ 0x80
 8006010:	4858      	ldr	r0, [pc, #352]	@ (8006174 <MX_GPIO_Init+0x23c>)
 8006012:	f7fb fbd3 	bl	80017bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8006016:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800601a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800601c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8006020:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006022:	2300      	movs	r3, #0
 8006024:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8006026:	f107 031c 	add.w	r3, r7, #28
 800602a:	4619      	mov	r1, r3
 800602c:	4852      	ldr	r0, [pc, #328]	@ (8006178 <MX_GPIO_Init+0x240>)
 800602e:	f7fb fa19 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8006032:	2332      	movs	r3, #50	@ 0x32
 8006034:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006036:	2302      	movs	r3, #2
 8006038:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800603a:	2300      	movs	r3, #0
 800603c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800603e:	2303      	movs	r3, #3
 8006040:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006042:	230b      	movs	r3, #11
 8006044:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006046:	f107 031c 	add.w	r3, r7, #28
 800604a:	4619      	mov	r1, r3
 800604c:	484a      	ldr	r0, [pc, #296]	@ (8006178 <MX_GPIO_Init+0x240>)
 800604e:	f7fb fa09 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8006052:	2386      	movs	r3, #134	@ 0x86
 8006054:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006056:	2302      	movs	r3, #2
 8006058:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800605a:	2300      	movs	r3, #0
 800605c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800605e:	2303      	movs	r3, #3
 8006060:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006062:	230b      	movs	r3, #11
 8006064:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006066:	f107 031c 	add.w	r3, r7, #28
 800606a:	4619      	mov	r1, r3
 800606c:	4843      	ldr	r0, [pc, #268]	@ (800617c <MX_GPIO_Init+0x244>)
 800606e:	f7fb f9f9 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8006072:	f244 0381 	movw	r3, #16513	@ 0x4081
 8006076:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006078:	2301      	movs	r3, #1
 800607a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800607c:	2300      	movs	r3, #0
 800607e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006080:	2300      	movs	r3, #0
 8006082:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006084:	f107 031c 	add.w	r3, r7, #28
 8006088:	4619      	mov	r1, r3
 800608a:	4838      	ldr	r0, [pc, #224]	@ (800616c <MX_GPIO_Init+0x234>)
 800608c:	f7fb f9ea 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8006090:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006094:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006096:	2302      	movs	r3, #2
 8006098:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800609a:	2300      	movs	r3, #0
 800609c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800609e:	2303      	movs	r3, #3
 80060a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80060a2:	230b      	movs	r3, #11
 80060a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80060a6:	f107 031c 	add.w	r3, r7, #28
 80060aa:	4619      	mov	r1, r3
 80060ac:	482f      	ldr	r0, [pc, #188]	@ (800616c <MX_GPIO_Init+0x234>)
 80060ae:	f7fb f9d9 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80060b2:	2340      	movs	r3, #64	@ 0x40
 80060b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80060b6:	2301      	movs	r3, #1
 80060b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060ba:	2300      	movs	r3, #0
 80060bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060be:	2300      	movs	r3, #0
 80060c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80060c2:	f107 031c 	add.w	r3, r7, #28
 80060c6:	4619      	mov	r1, r3
 80060c8:	4829      	ldr	r0, [pc, #164]	@ (8006170 <MX_GPIO_Init+0x238>)
 80060ca:	f7fb f9cb 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80060ce:	2380      	movs	r3, #128	@ 0x80
 80060d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80060d2:	2300      	movs	r3, #0
 80060d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060d6:	2300      	movs	r3, #0
 80060d8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80060da:	f107 031c 	add.w	r3, r7, #28
 80060de:	4619      	mov	r1, r3
 80060e0:	4823      	ldr	r0, [pc, #140]	@ (8006170 <MX_GPIO_Init+0x238>)
 80060e2:	f7fb f9bf 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80060e6:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80060ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060ec:	2302      	movs	r3, #2
 80060ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060f0:	2300      	movs	r3, #0
 80060f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060f4:	2303      	movs	r3, #3
 80060f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80060f8:	230a      	movs	r3, #10
 80060fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060fc:	f107 031c 	add.w	r3, r7, #28
 8006100:	4619      	mov	r1, r3
 8006102:	481e      	ldr	r0, [pc, #120]	@ (800617c <MX_GPIO_Init+0x244>)
 8006104:	f7fb f9ae 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8006108:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800610c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800610e:	2300      	movs	r3, #0
 8006110:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006112:	2300      	movs	r3, #0
 8006114:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8006116:	f107 031c 	add.w	r3, r7, #28
 800611a:	4619      	mov	r1, r3
 800611c:	4817      	ldr	r0, [pc, #92]	@ (800617c <MX_GPIO_Init+0x244>)
 800611e:	f7fb f9a1 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8006122:	2380      	movs	r3, #128	@ 0x80
 8006124:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006126:	2301      	movs	r3, #1
 8006128:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800612a:	2300      	movs	r3, #0
 800612c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800612e:	2300      	movs	r3, #0
 8006130:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006132:	f107 031c 	add.w	r3, r7, #28
 8006136:	4619      	mov	r1, r3
 8006138:	480e      	ldr	r0, [pc, #56]	@ (8006174 <MX_GPIO_Init+0x23c>)
 800613a:	f7fb f993 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800613e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8006142:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006144:	2302      	movs	r3, #2
 8006146:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006148:	2300      	movs	r3, #0
 800614a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800614c:	2303      	movs	r3, #3
 800614e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006150:	230b      	movs	r3, #11
 8006152:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006154:	f107 031c 	add.w	r3, r7, #28
 8006158:	4619      	mov	r1, r3
 800615a:	4805      	ldr	r0, [pc, #20]	@ (8006170 <MX_GPIO_Init+0x238>)
 800615c:	f7fb f982 	bl	8001464 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8006160:	bf00      	nop
 8006162:	3730      	adds	r7, #48	@ 0x30
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}
 8006168:	40023800 	.word	0x40023800
 800616c:	40020400 	.word	0x40020400
 8006170:	40021800 	.word	0x40021800
 8006174:	40020c00 	.word	0x40020c00
 8006178:	40020800 	.word	0x40020800
 800617c:	40020000 	.word	0x40020000

08006180 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006180:	b480      	push	{r7}
 8006182:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8006184:	b672      	cpsid	i
}
 8006186:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006188:	bf00      	nop
 800618a:	e7fd      	b.n	8006188 <Error_Handler+0x8>

0800618c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800618c:	b480      	push	{r7}
 800618e:	b083      	sub	sp, #12
 8006190:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8006192:	4b0f      	ldr	r3, [pc, #60]	@ (80061d0 <HAL_MspInit+0x44>)
 8006194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006196:	4a0e      	ldr	r2, [pc, #56]	@ (80061d0 <HAL_MspInit+0x44>)
 8006198:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800619c:	6413      	str	r3, [r2, #64]	@ 0x40
 800619e:	4b0c      	ldr	r3, [pc, #48]	@ (80061d0 <HAL_MspInit+0x44>)
 80061a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061a6:	607b      	str	r3, [r7, #4]
 80061a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80061aa:	4b09      	ldr	r3, [pc, #36]	@ (80061d0 <HAL_MspInit+0x44>)
 80061ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ae:	4a08      	ldr	r2, [pc, #32]	@ (80061d0 <HAL_MspInit+0x44>)
 80061b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80061b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80061b6:	4b06      	ldr	r3, [pc, #24]	@ (80061d0 <HAL_MspInit+0x44>)
 80061b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061be:	603b      	str	r3, [r7, #0]
 80061c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80061c2:	bf00      	nop
 80061c4:	370c      	adds	r7, #12
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop
 80061d0:	40023800 	.word	0x40023800

080061d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b0ac      	sub	sp, #176	@ 0xb0
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80061dc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80061e0:	2200      	movs	r2, #0
 80061e2:	601a      	str	r2, [r3, #0]
 80061e4:	605a      	str	r2, [r3, #4]
 80061e6:	609a      	str	r2, [r3, #8]
 80061e8:	60da      	str	r2, [r3, #12]
 80061ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80061ec:	f107 0318 	add.w	r3, r7, #24
 80061f0:	2284      	movs	r2, #132	@ 0x84
 80061f2:	2100      	movs	r1, #0
 80061f4:	4618      	mov	r0, r3
 80061f6:	f000 fff8 	bl	80071ea <memset>
  if(hi2c->Instance==I2C1)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a44      	ldr	r2, [pc, #272]	@ (8006310 <HAL_I2C_MspInit+0x13c>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d13d      	bne.n	8006280 <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8006204:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006208:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800620a:	2300      	movs	r3, #0
 800620c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800620e:	f107 0318 	add.w	r3, r7, #24
 8006212:	4618      	mov	r0, r3
 8006214:	f7fc ff02 	bl	800301c <HAL_RCCEx_PeriphCLKConfig>
 8006218:	4603      	mov	r3, r0
 800621a:	2b00      	cmp	r3, #0
 800621c:	d001      	beq.n	8006222 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800621e:	f7ff ffaf 	bl	8006180 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006222:	4b3c      	ldr	r3, [pc, #240]	@ (8006314 <HAL_I2C_MspInit+0x140>)
 8006224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006226:	4a3b      	ldr	r2, [pc, #236]	@ (8006314 <HAL_I2C_MspInit+0x140>)
 8006228:	f043 0302 	orr.w	r3, r3, #2
 800622c:	6313      	str	r3, [r2, #48]	@ 0x30
 800622e:	4b39      	ldr	r3, [pc, #228]	@ (8006314 <HAL_I2C_MspInit+0x140>)
 8006230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006232:	f003 0302 	and.w	r3, r3, #2
 8006236:	617b      	str	r3, [r7, #20]
 8006238:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800623a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800623e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006242:	2312      	movs	r3, #18
 8006244:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006248:	2300      	movs	r3, #0
 800624a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800624e:	2303      	movs	r3, #3
 8006250:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006254:	2304      	movs	r3, #4
 8006256:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800625a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800625e:	4619      	mov	r1, r3
 8006260:	482d      	ldr	r0, [pc, #180]	@ (8006318 <HAL_I2C_MspInit+0x144>)
 8006262:	f7fb f8ff 	bl	8001464 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006266:	4b2b      	ldr	r3, [pc, #172]	@ (8006314 <HAL_I2C_MspInit+0x140>)
 8006268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800626a:	4a2a      	ldr	r2, [pc, #168]	@ (8006314 <HAL_I2C_MspInit+0x140>)
 800626c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006270:	6413      	str	r3, [r2, #64]	@ 0x40
 8006272:	4b28      	ldr	r3, [pc, #160]	@ (8006314 <HAL_I2C_MspInit+0x140>)
 8006274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006276:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800627a:	613b      	str	r3, [r7, #16]
 800627c:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 800627e:	e042      	b.n	8006306 <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C4)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a25      	ldr	r2, [pc, #148]	@ (800631c <HAL_I2C_MspInit+0x148>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d13d      	bne.n	8006306 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 800628a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800628e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8006290:	2300      	movs	r3, #0
 8006292:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006296:	f107 0318 	add.w	r3, r7, #24
 800629a:	4618      	mov	r0, r3
 800629c:	f7fc febe 	bl	800301c <HAL_RCCEx_PeriphCLKConfig>
 80062a0:	4603      	mov	r3, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d001      	beq.n	80062aa <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 80062a6:	f7ff ff6b 	bl	8006180 <Error_Handler>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80062aa:	4b1a      	ldr	r3, [pc, #104]	@ (8006314 <HAL_I2C_MspInit+0x140>)
 80062ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062ae:	4a19      	ldr	r2, [pc, #100]	@ (8006314 <HAL_I2C_MspInit+0x140>)
 80062b0:	f043 0308 	orr.w	r3, r3, #8
 80062b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80062b6:	4b17      	ldr	r3, [pc, #92]	@ (8006314 <HAL_I2C_MspInit+0x140>)
 80062b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062ba:	f003 0308 	and.w	r3, r3, #8
 80062be:	60fb      	str	r3, [r7, #12]
 80062c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80062c2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80062c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80062ca:	2312      	movs	r3, #18
 80062cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062d0:	2300      	movs	r3, #0
 80062d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80062d6:	2303      	movs	r3, #3
 80062d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 80062dc:	2304      	movs	r3, #4
 80062de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80062e2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80062e6:	4619      	mov	r1, r3
 80062e8:	480d      	ldr	r0, [pc, #52]	@ (8006320 <HAL_I2C_MspInit+0x14c>)
 80062ea:	f7fb f8bb 	bl	8001464 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 80062ee:	4b09      	ldr	r3, [pc, #36]	@ (8006314 <HAL_I2C_MspInit+0x140>)
 80062f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062f2:	4a08      	ldr	r2, [pc, #32]	@ (8006314 <HAL_I2C_MspInit+0x140>)
 80062f4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80062f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80062fa:	4b06      	ldr	r3, [pc, #24]	@ (8006314 <HAL_I2C_MspInit+0x140>)
 80062fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006302:	60bb      	str	r3, [r7, #8]
 8006304:	68bb      	ldr	r3, [r7, #8]
}
 8006306:	bf00      	nop
 8006308:	37b0      	adds	r7, #176	@ 0xb0
 800630a:	46bd      	mov	sp, r7
 800630c:	bd80      	pop	{r7, pc}
 800630e:	bf00      	nop
 8006310:	40005400 	.word	0x40005400
 8006314:	40023800 	.word	0x40023800
 8006318:	40020400 	.word	0x40020400
 800631c:	40006000 	.word	0x40006000
 8006320:	40020c00 	.word	0x40020c00

08006324 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b08a      	sub	sp, #40	@ 0x28
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800632c:	f107 0314 	add.w	r3, r7, #20
 8006330:	2200      	movs	r2, #0
 8006332:	601a      	str	r2, [r3, #0]
 8006334:	605a      	str	r2, [r3, #4]
 8006336:	609a      	str	r2, [r3, #8]
 8006338:	60da      	str	r2, [r3, #12]
 800633a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a17      	ldr	r2, [pc, #92]	@ (80063a0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d128      	bne.n	8006398 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006346:	4b17      	ldr	r3, [pc, #92]	@ (80063a4 <HAL_TIM_Encoder_MspInit+0x80>)
 8006348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800634a:	4a16      	ldr	r2, [pc, #88]	@ (80063a4 <HAL_TIM_Encoder_MspInit+0x80>)
 800634c:	f043 0301 	orr.w	r3, r3, #1
 8006350:	6453      	str	r3, [r2, #68]	@ 0x44
 8006352:	4b14      	ldr	r3, [pc, #80]	@ (80063a4 <HAL_TIM_Encoder_MspInit+0x80>)
 8006354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006356:	f003 0301 	and.w	r3, r3, #1
 800635a:	613b      	str	r3, [r7, #16]
 800635c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800635e:	4b11      	ldr	r3, [pc, #68]	@ (80063a4 <HAL_TIM_Encoder_MspInit+0x80>)
 8006360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006362:	4a10      	ldr	r2, [pc, #64]	@ (80063a4 <HAL_TIM_Encoder_MspInit+0x80>)
 8006364:	f043 0310 	orr.w	r3, r3, #16
 8006368:	6313      	str	r3, [r2, #48]	@ 0x30
 800636a:	4b0e      	ldr	r3, [pc, #56]	@ (80063a4 <HAL_TIM_Encoder_MspInit+0x80>)
 800636c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800636e:	f003 0310 	and.w	r3, r3, #16
 8006372:	60fb      	str	r3, [r7, #12]
 8006374:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8006376:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800637a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800637c:	2302      	movs	r3, #2
 800637e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006380:	2300      	movs	r3, #0
 8006382:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006384:	2300      	movs	r3, #0
 8006386:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006388:	2301      	movs	r3, #1
 800638a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800638c:	f107 0314 	add.w	r3, r7, #20
 8006390:	4619      	mov	r1, r3
 8006392:	4805      	ldr	r0, [pc, #20]	@ (80063a8 <HAL_TIM_Encoder_MspInit+0x84>)
 8006394:	f7fb f866 	bl	8001464 <HAL_GPIO_Init>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8006398:	bf00      	nop
 800639a:	3728      	adds	r7, #40	@ 0x28
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}
 80063a0:	40010000 	.word	0x40010000
 80063a4:	40023800 	.word	0x40023800
 80063a8:	40021000 	.word	0x40021000

080063ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b0aa      	sub	sp, #168	@ 0xa8
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063b4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80063b8:	2200      	movs	r2, #0
 80063ba:	601a      	str	r2, [r3, #0]
 80063bc:	605a      	str	r2, [r3, #4]
 80063be:	609a      	str	r2, [r3, #8]
 80063c0:	60da      	str	r2, [r3, #12]
 80063c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80063c4:	f107 0310 	add.w	r3, r7, #16
 80063c8:	2284      	movs	r2, #132	@ 0x84
 80063ca:	2100      	movs	r1, #0
 80063cc:	4618      	mov	r0, r3
 80063ce:	f000 ff0c 	bl	80071ea <memset>
  if(huart->Instance==USART3)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a26      	ldr	r2, [pc, #152]	@ (8006470 <HAL_UART_MspInit+0xc4>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d144      	bne.n	8006466 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80063dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80063e0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80063e2:	2300      	movs	r3, #0
 80063e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80063e6:	f107 0310 	add.w	r3, r7, #16
 80063ea:	4618      	mov	r0, r3
 80063ec:	f7fc fe16 	bl	800301c <HAL_RCCEx_PeriphCLKConfig>
 80063f0:	4603      	mov	r3, r0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d001      	beq.n	80063fa <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80063f6:	f7ff fec3 	bl	8006180 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80063fa:	4b1e      	ldr	r3, [pc, #120]	@ (8006474 <HAL_UART_MspInit+0xc8>)
 80063fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063fe:	4a1d      	ldr	r2, [pc, #116]	@ (8006474 <HAL_UART_MspInit+0xc8>)
 8006400:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006404:	6413      	str	r3, [r2, #64]	@ 0x40
 8006406:	4b1b      	ldr	r3, [pc, #108]	@ (8006474 <HAL_UART_MspInit+0xc8>)
 8006408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800640a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800640e:	60fb      	str	r3, [r7, #12]
 8006410:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006412:	4b18      	ldr	r3, [pc, #96]	@ (8006474 <HAL_UART_MspInit+0xc8>)
 8006414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006416:	4a17      	ldr	r2, [pc, #92]	@ (8006474 <HAL_UART_MspInit+0xc8>)
 8006418:	f043 0308 	orr.w	r3, r3, #8
 800641c:	6313      	str	r3, [r2, #48]	@ 0x30
 800641e:	4b15      	ldr	r3, [pc, #84]	@ (8006474 <HAL_UART_MspInit+0xc8>)
 8006420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006422:	f003 0308 	and.w	r3, r3, #8
 8006426:	60bb      	str	r3, [r7, #8]
 8006428:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800642a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800642e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006432:	2302      	movs	r3, #2
 8006434:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006438:	2300      	movs	r3, #0
 800643a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800643e:	2303      	movs	r3, #3
 8006440:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006444:	2307      	movs	r3, #7
 8006446:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800644a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800644e:	4619      	mov	r1, r3
 8006450:	4809      	ldr	r0, [pc, #36]	@ (8006478 <HAL_UART_MspInit+0xcc>)
 8006452:	f7fb f807 	bl	8001464 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8006456:	2200      	movs	r2, #0
 8006458:	2100      	movs	r1, #0
 800645a:	2027      	movs	r0, #39	@ 0x27
 800645c:	f7fa ff39 	bl	80012d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006460:	2027      	movs	r0, #39	@ 0x27
 8006462:	f7fa ff52 	bl	800130a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8006466:	bf00      	nop
 8006468:	37a8      	adds	r7, #168	@ 0xa8
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}
 800646e:	bf00      	nop
 8006470:	40004800 	.word	0x40004800
 8006474:	40023800 	.word	0x40023800
 8006478:	40020c00 	.word	0x40020c00

0800647c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800647c:	b480      	push	{r7}
 800647e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006480:	bf00      	nop
 8006482:	e7fd      	b.n	8006480 <NMI_Handler+0x4>

08006484 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006484:	b480      	push	{r7}
 8006486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006488:	bf00      	nop
 800648a:	e7fd      	b.n	8006488 <HardFault_Handler+0x4>

0800648c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800648c:	b480      	push	{r7}
 800648e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006490:	bf00      	nop
 8006492:	e7fd      	b.n	8006490 <MemManage_Handler+0x4>

08006494 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006494:	b480      	push	{r7}
 8006496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006498:	bf00      	nop
 800649a:	e7fd      	b.n	8006498 <BusFault_Handler+0x4>

0800649c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800649c:	b480      	push	{r7}
 800649e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80064a0:	bf00      	nop
 80064a2:	e7fd      	b.n	80064a0 <UsageFault_Handler+0x4>

080064a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80064a4:	b480      	push	{r7}
 80064a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80064a8:	bf00      	nop
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr

080064b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80064b2:	b480      	push	{r7}
 80064b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80064b6:	bf00      	nop
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80064c0:	b480      	push	{r7}
 80064c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80064c4:	bf00      	nop
 80064c6:	46bd      	mov	sp, r7
 80064c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064cc:	4770      	bx	lr

080064ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80064ce:	b580      	push	{r7, lr}
 80064d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80064d2:	f7fa fddf 	bl	8001094 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80064d6:	bf00      	nop
 80064d8:	bd80      	pop	{r7, pc}
	...

080064dc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80064e0:	4802      	ldr	r0, [pc, #8]	@ (80064ec <USART3_IRQHandler+0x10>)
 80064e2:	f7fd fcf7 	bl	8003ed4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80064e6:	bf00      	nop
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	2000031c 	.word	0x2000031c

080064f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80064f0:	b480      	push	{r7}
 80064f2:	af00      	add	r7, sp, #0
  return 1;
 80064f4:	2301      	movs	r3, #1
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr

08006500 <_kill>:

int _kill(int pid, int sig)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b082      	sub	sp, #8
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800650a:	f000 fec1 	bl	8007290 <__errno>
 800650e:	4603      	mov	r3, r0
 8006510:	2216      	movs	r2, #22
 8006512:	601a      	str	r2, [r3, #0]
  return -1;
 8006514:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006518:	4618      	mov	r0, r3
 800651a:	3708      	adds	r7, #8
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}

08006520 <_exit>:

void _exit (int status)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b082      	sub	sp, #8
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006528:	f04f 31ff 	mov.w	r1, #4294967295
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f7ff ffe7 	bl	8006500 <_kill>
  while (1) {}    /* Make sure we hang here */
 8006532:	bf00      	nop
 8006534:	e7fd      	b.n	8006532 <_exit+0x12>

08006536 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006536:	b580      	push	{r7, lr}
 8006538:	b086      	sub	sp, #24
 800653a:	af00      	add	r7, sp, #0
 800653c:	60f8      	str	r0, [r7, #12]
 800653e:	60b9      	str	r1, [r7, #8]
 8006540:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006542:	2300      	movs	r3, #0
 8006544:	617b      	str	r3, [r7, #20]
 8006546:	e00a      	b.n	800655e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006548:	f3af 8000 	nop.w
 800654c:	4601      	mov	r1, r0
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	1c5a      	adds	r2, r3, #1
 8006552:	60ba      	str	r2, [r7, #8]
 8006554:	b2ca      	uxtb	r2, r1
 8006556:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	3301      	adds	r3, #1
 800655c:	617b      	str	r3, [r7, #20]
 800655e:	697a      	ldr	r2, [r7, #20]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	429a      	cmp	r2, r3
 8006564:	dbf0      	blt.n	8006548 <_read+0x12>
  }

  return len;
 8006566:	687b      	ldr	r3, [r7, #4]
}
 8006568:	4618      	mov	r0, r3
 800656a:	3718      	adds	r7, #24
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}

08006570 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b086      	sub	sp, #24
 8006574:	af00      	add	r7, sp, #0
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	60b9      	str	r1, [r7, #8]
 800657a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800657c:	2300      	movs	r3, #0
 800657e:	617b      	str	r3, [r7, #20]
 8006580:	e009      	b.n	8006596 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	1c5a      	adds	r2, r3, #1
 8006586:	60ba      	str	r2, [r7, #8]
 8006588:	781b      	ldrb	r3, [r3, #0]
 800658a:	4618      	mov	r0, r3
 800658c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	3301      	adds	r3, #1
 8006594:	617b      	str	r3, [r7, #20]
 8006596:	697a      	ldr	r2, [r7, #20]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	429a      	cmp	r2, r3
 800659c:	dbf1      	blt.n	8006582 <_write+0x12>
  }
  return len;
 800659e:	687b      	ldr	r3, [r7, #4]
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3718      	adds	r7, #24
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}

080065a8 <_close>:

int _close(int file)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b083      	sub	sp, #12
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80065b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	370c      	adds	r7, #12
 80065b8:	46bd      	mov	sp, r7
 80065ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065be:	4770      	bx	lr

080065c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b083      	sub	sp, #12
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
 80065c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80065d0:	605a      	str	r2, [r3, #4]
  return 0;
 80065d2:	2300      	movs	r3, #0
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	370c      	adds	r7, #12
 80065d8:	46bd      	mov	sp, r7
 80065da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065de:	4770      	bx	lr

080065e0 <_isatty>:

int _isatty(int file)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b083      	sub	sp, #12
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80065e8:	2301      	movs	r3, #1
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	370c      	adds	r7, #12
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr

080065f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80065f6:	b480      	push	{r7}
 80065f8:	b085      	sub	sp, #20
 80065fa:	af00      	add	r7, sp, #0
 80065fc:	60f8      	str	r0, [r7, #12]
 80065fe:	60b9      	str	r1, [r7, #8]
 8006600:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8006602:	2300      	movs	r3, #0
}
 8006604:	4618      	mov	r0, r3
 8006606:	3714      	adds	r7, #20
 8006608:	46bd      	mov	sp, r7
 800660a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660e:	4770      	bx	lr

08006610 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b086      	sub	sp, #24
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006618:	4a14      	ldr	r2, [pc, #80]	@ (800666c <_sbrk+0x5c>)
 800661a:	4b15      	ldr	r3, [pc, #84]	@ (8006670 <_sbrk+0x60>)
 800661c:	1ad3      	subs	r3, r2, r3
 800661e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006624:	4b13      	ldr	r3, [pc, #76]	@ (8006674 <_sbrk+0x64>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d102      	bne.n	8006632 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800662c:	4b11      	ldr	r3, [pc, #68]	@ (8006674 <_sbrk+0x64>)
 800662e:	4a12      	ldr	r2, [pc, #72]	@ (8006678 <_sbrk+0x68>)
 8006630:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006632:	4b10      	ldr	r3, [pc, #64]	@ (8006674 <_sbrk+0x64>)
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	4413      	add	r3, r2
 800663a:	693a      	ldr	r2, [r7, #16]
 800663c:	429a      	cmp	r2, r3
 800663e:	d207      	bcs.n	8006650 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006640:	f000 fe26 	bl	8007290 <__errno>
 8006644:	4603      	mov	r3, r0
 8006646:	220c      	movs	r2, #12
 8006648:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800664a:	f04f 33ff 	mov.w	r3, #4294967295
 800664e:	e009      	b.n	8006664 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006650:	4b08      	ldr	r3, [pc, #32]	@ (8006674 <_sbrk+0x64>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006656:	4b07      	ldr	r3, [pc, #28]	@ (8006674 <_sbrk+0x64>)
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4413      	add	r3, r2
 800665e:	4a05      	ldr	r2, [pc, #20]	@ (8006674 <_sbrk+0x64>)
 8006660:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006662:	68fb      	ldr	r3, [r7, #12]
}
 8006664:	4618      	mov	r0, r3
 8006666:	3718      	adds	r7, #24
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}
 800666c:	20050000 	.word	0x20050000
 8006670:	00000400 	.word	0x00000400
 8006674:	200003bc 	.word	0x200003bc
 8006678:	20000510 	.word	0x20000510

0800667c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800667c:	b480      	push	{r7}
 800667e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006680:	4b06      	ldr	r3, [pc, #24]	@ (800669c <SystemInit+0x20>)
 8006682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006686:	4a05      	ldr	r2, [pc, #20]	@ (800669c <SystemInit+0x20>)
 8006688:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800668c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006690:	bf00      	nop
 8006692:	46bd      	mov	sp, r7
 8006694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006698:	4770      	bx	lr
 800669a:	bf00      	nop
 800669c:	e000ed00 	.word	0xe000ed00

080066a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80066a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80066d8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80066a4:	f7ff ffea 	bl	800667c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80066a8:	480c      	ldr	r0, [pc, #48]	@ (80066dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80066aa:	490d      	ldr	r1, [pc, #52]	@ (80066e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80066ac:	4a0d      	ldr	r2, [pc, #52]	@ (80066e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80066ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80066b0:	e002      	b.n	80066b8 <LoopCopyDataInit>

080066b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80066b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80066b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80066b6:	3304      	adds	r3, #4

080066b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80066b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80066ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80066bc:	d3f9      	bcc.n	80066b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80066be:	4a0a      	ldr	r2, [pc, #40]	@ (80066e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80066c0:	4c0a      	ldr	r4, [pc, #40]	@ (80066ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80066c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80066c4:	e001      	b.n	80066ca <LoopFillZerobss>

080066c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80066c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80066c8:	3204      	adds	r2, #4

080066ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80066ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80066cc:	d3fb      	bcc.n	80066c6 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 80066ce:	f000 fde5 	bl	800729c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80066d2:	f7ff f919 	bl	8005908 <main>
  bx  lr    
 80066d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80066d8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80066dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80066e0:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80066e4:	08009780 	.word	0x08009780
  ldr r2, =_sbss
 80066e8:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80066ec:	2000050c 	.word	0x2000050c

080066f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80066f0:	e7fe      	b.n	80066f0 <ADC_IRQHandler>

080066f2 <__cvt>:
 80066f2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066f6:	ec57 6b10 	vmov	r6, r7, d0
 80066fa:	2f00      	cmp	r7, #0
 80066fc:	460c      	mov	r4, r1
 80066fe:	4619      	mov	r1, r3
 8006700:	463b      	mov	r3, r7
 8006702:	bfbb      	ittet	lt
 8006704:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006708:	461f      	movlt	r7, r3
 800670a:	2300      	movge	r3, #0
 800670c:	232d      	movlt	r3, #45	@ 0x2d
 800670e:	700b      	strb	r3, [r1, #0]
 8006710:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006712:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006716:	4691      	mov	r9, r2
 8006718:	f023 0820 	bic.w	r8, r3, #32
 800671c:	bfbc      	itt	lt
 800671e:	4632      	movlt	r2, r6
 8006720:	4616      	movlt	r6, r2
 8006722:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006726:	d005      	beq.n	8006734 <__cvt+0x42>
 8006728:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800672c:	d100      	bne.n	8006730 <__cvt+0x3e>
 800672e:	3401      	adds	r4, #1
 8006730:	2102      	movs	r1, #2
 8006732:	e000      	b.n	8006736 <__cvt+0x44>
 8006734:	2103      	movs	r1, #3
 8006736:	ab03      	add	r3, sp, #12
 8006738:	9301      	str	r3, [sp, #4]
 800673a:	ab02      	add	r3, sp, #8
 800673c:	9300      	str	r3, [sp, #0]
 800673e:	ec47 6b10 	vmov	d0, r6, r7
 8006742:	4653      	mov	r3, sl
 8006744:	4622      	mov	r2, r4
 8006746:	f000 fe5b 	bl	8007400 <_dtoa_r>
 800674a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800674e:	4605      	mov	r5, r0
 8006750:	d119      	bne.n	8006786 <__cvt+0x94>
 8006752:	f019 0f01 	tst.w	r9, #1
 8006756:	d00e      	beq.n	8006776 <__cvt+0x84>
 8006758:	eb00 0904 	add.w	r9, r0, r4
 800675c:	2200      	movs	r2, #0
 800675e:	2300      	movs	r3, #0
 8006760:	4630      	mov	r0, r6
 8006762:	4639      	mov	r1, r7
 8006764:	f7fa f9d0 	bl	8000b08 <__aeabi_dcmpeq>
 8006768:	b108      	cbz	r0, 800676e <__cvt+0x7c>
 800676a:	f8cd 900c 	str.w	r9, [sp, #12]
 800676e:	2230      	movs	r2, #48	@ 0x30
 8006770:	9b03      	ldr	r3, [sp, #12]
 8006772:	454b      	cmp	r3, r9
 8006774:	d31e      	bcc.n	80067b4 <__cvt+0xc2>
 8006776:	9b03      	ldr	r3, [sp, #12]
 8006778:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800677a:	1b5b      	subs	r3, r3, r5
 800677c:	4628      	mov	r0, r5
 800677e:	6013      	str	r3, [r2, #0]
 8006780:	b004      	add	sp, #16
 8006782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006786:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800678a:	eb00 0904 	add.w	r9, r0, r4
 800678e:	d1e5      	bne.n	800675c <__cvt+0x6a>
 8006790:	7803      	ldrb	r3, [r0, #0]
 8006792:	2b30      	cmp	r3, #48	@ 0x30
 8006794:	d10a      	bne.n	80067ac <__cvt+0xba>
 8006796:	2200      	movs	r2, #0
 8006798:	2300      	movs	r3, #0
 800679a:	4630      	mov	r0, r6
 800679c:	4639      	mov	r1, r7
 800679e:	f7fa f9b3 	bl	8000b08 <__aeabi_dcmpeq>
 80067a2:	b918      	cbnz	r0, 80067ac <__cvt+0xba>
 80067a4:	f1c4 0401 	rsb	r4, r4, #1
 80067a8:	f8ca 4000 	str.w	r4, [sl]
 80067ac:	f8da 3000 	ldr.w	r3, [sl]
 80067b0:	4499      	add	r9, r3
 80067b2:	e7d3      	b.n	800675c <__cvt+0x6a>
 80067b4:	1c59      	adds	r1, r3, #1
 80067b6:	9103      	str	r1, [sp, #12]
 80067b8:	701a      	strb	r2, [r3, #0]
 80067ba:	e7d9      	b.n	8006770 <__cvt+0x7e>

080067bc <__exponent>:
 80067bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80067be:	2900      	cmp	r1, #0
 80067c0:	bfba      	itte	lt
 80067c2:	4249      	neglt	r1, r1
 80067c4:	232d      	movlt	r3, #45	@ 0x2d
 80067c6:	232b      	movge	r3, #43	@ 0x2b
 80067c8:	2909      	cmp	r1, #9
 80067ca:	7002      	strb	r2, [r0, #0]
 80067cc:	7043      	strb	r3, [r0, #1]
 80067ce:	dd29      	ble.n	8006824 <__exponent+0x68>
 80067d0:	f10d 0307 	add.w	r3, sp, #7
 80067d4:	461d      	mov	r5, r3
 80067d6:	270a      	movs	r7, #10
 80067d8:	461a      	mov	r2, r3
 80067da:	fbb1 f6f7 	udiv	r6, r1, r7
 80067de:	fb07 1416 	mls	r4, r7, r6, r1
 80067e2:	3430      	adds	r4, #48	@ 0x30
 80067e4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80067e8:	460c      	mov	r4, r1
 80067ea:	2c63      	cmp	r4, #99	@ 0x63
 80067ec:	f103 33ff 	add.w	r3, r3, #4294967295
 80067f0:	4631      	mov	r1, r6
 80067f2:	dcf1      	bgt.n	80067d8 <__exponent+0x1c>
 80067f4:	3130      	adds	r1, #48	@ 0x30
 80067f6:	1e94      	subs	r4, r2, #2
 80067f8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80067fc:	1c41      	adds	r1, r0, #1
 80067fe:	4623      	mov	r3, r4
 8006800:	42ab      	cmp	r3, r5
 8006802:	d30a      	bcc.n	800681a <__exponent+0x5e>
 8006804:	f10d 0309 	add.w	r3, sp, #9
 8006808:	1a9b      	subs	r3, r3, r2
 800680a:	42ac      	cmp	r4, r5
 800680c:	bf88      	it	hi
 800680e:	2300      	movhi	r3, #0
 8006810:	3302      	adds	r3, #2
 8006812:	4403      	add	r3, r0
 8006814:	1a18      	subs	r0, r3, r0
 8006816:	b003      	add	sp, #12
 8006818:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800681a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800681e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006822:	e7ed      	b.n	8006800 <__exponent+0x44>
 8006824:	2330      	movs	r3, #48	@ 0x30
 8006826:	3130      	adds	r1, #48	@ 0x30
 8006828:	7083      	strb	r3, [r0, #2]
 800682a:	70c1      	strb	r1, [r0, #3]
 800682c:	1d03      	adds	r3, r0, #4
 800682e:	e7f1      	b.n	8006814 <__exponent+0x58>

08006830 <_printf_float>:
 8006830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006834:	b08d      	sub	sp, #52	@ 0x34
 8006836:	460c      	mov	r4, r1
 8006838:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800683c:	4616      	mov	r6, r2
 800683e:	461f      	mov	r7, r3
 8006840:	4605      	mov	r5, r0
 8006842:	f000 fcdb 	bl	80071fc <_localeconv_r>
 8006846:	6803      	ldr	r3, [r0, #0]
 8006848:	9304      	str	r3, [sp, #16]
 800684a:	4618      	mov	r0, r3
 800684c:	f7f9 fd30 	bl	80002b0 <strlen>
 8006850:	2300      	movs	r3, #0
 8006852:	930a      	str	r3, [sp, #40]	@ 0x28
 8006854:	f8d8 3000 	ldr.w	r3, [r8]
 8006858:	9005      	str	r0, [sp, #20]
 800685a:	3307      	adds	r3, #7
 800685c:	f023 0307 	bic.w	r3, r3, #7
 8006860:	f103 0208 	add.w	r2, r3, #8
 8006864:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006868:	f8d4 b000 	ldr.w	fp, [r4]
 800686c:	f8c8 2000 	str.w	r2, [r8]
 8006870:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006874:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006878:	9307      	str	r3, [sp, #28]
 800687a:	f8cd 8018 	str.w	r8, [sp, #24]
 800687e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006882:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006886:	4b9c      	ldr	r3, [pc, #624]	@ (8006af8 <_printf_float+0x2c8>)
 8006888:	f04f 32ff 	mov.w	r2, #4294967295
 800688c:	f7fa f96e 	bl	8000b6c <__aeabi_dcmpun>
 8006890:	bb70      	cbnz	r0, 80068f0 <_printf_float+0xc0>
 8006892:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006896:	4b98      	ldr	r3, [pc, #608]	@ (8006af8 <_printf_float+0x2c8>)
 8006898:	f04f 32ff 	mov.w	r2, #4294967295
 800689c:	f7fa f948 	bl	8000b30 <__aeabi_dcmple>
 80068a0:	bb30      	cbnz	r0, 80068f0 <_printf_float+0xc0>
 80068a2:	2200      	movs	r2, #0
 80068a4:	2300      	movs	r3, #0
 80068a6:	4640      	mov	r0, r8
 80068a8:	4649      	mov	r1, r9
 80068aa:	f7fa f937 	bl	8000b1c <__aeabi_dcmplt>
 80068ae:	b110      	cbz	r0, 80068b6 <_printf_float+0x86>
 80068b0:	232d      	movs	r3, #45	@ 0x2d
 80068b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068b6:	4a91      	ldr	r2, [pc, #580]	@ (8006afc <_printf_float+0x2cc>)
 80068b8:	4b91      	ldr	r3, [pc, #580]	@ (8006b00 <_printf_float+0x2d0>)
 80068ba:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80068be:	bf94      	ite	ls
 80068c0:	4690      	movls	r8, r2
 80068c2:	4698      	movhi	r8, r3
 80068c4:	2303      	movs	r3, #3
 80068c6:	6123      	str	r3, [r4, #16]
 80068c8:	f02b 0304 	bic.w	r3, fp, #4
 80068cc:	6023      	str	r3, [r4, #0]
 80068ce:	f04f 0900 	mov.w	r9, #0
 80068d2:	9700      	str	r7, [sp, #0]
 80068d4:	4633      	mov	r3, r6
 80068d6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80068d8:	4621      	mov	r1, r4
 80068da:	4628      	mov	r0, r5
 80068dc:	f000 f9d2 	bl	8006c84 <_printf_common>
 80068e0:	3001      	adds	r0, #1
 80068e2:	f040 808d 	bne.w	8006a00 <_printf_float+0x1d0>
 80068e6:	f04f 30ff 	mov.w	r0, #4294967295
 80068ea:	b00d      	add	sp, #52	@ 0x34
 80068ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068f0:	4642      	mov	r2, r8
 80068f2:	464b      	mov	r3, r9
 80068f4:	4640      	mov	r0, r8
 80068f6:	4649      	mov	r1, r9
 80068f8:	f7fa f938 	bl	8000b6c <__aeabi_dcmpun>
 80068fc:	b140      	cbz	r0, 8006910 <_printf_float+0xe0>
 80068fe:	464b      	mov	r3, r9
 8006900:	2b00      	cmp	r3, #0
 8006902:	bfbc      	itt	lt
 8006904:	232d      	movlt	r3, #45	@ 0x2d
 8006906:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800690a:	4a7e      	ldr	r2, [pc, #504]	@ (8006b04 <_printf_float+0x2d4>)
 800690c:	4b7e      	ldr	r3, [pc, #504]	@ (8006b08 <_printf_float+0x2d8>)
 800690e:	e7d4      	b.n	80068ba <_printf_float+0x8a>
 8006910:	6863      	ldr	r3, [r4, #4]
 8006912:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006916:	9206      	str	r2, [sp, #24]
 8006918:	1c5a      	adds	r2, r3, #1
 800691a:	d13b      	bne.n	8006994 <_printf_float+0x164>
 800691c:	2306      	movs	r3, #6
 800691e:	6063      	str	r3, [r4, #4]
 8006920:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006924:	2300      	movs	r3, #0
 8006926:	6022      	str	r2, [r4, #0]
 8006928:	9303      	str	r3, [sp, #12]
 800692a:	ab0a      	add	r3, sp, #40	@ 0x28
 800692c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006930:	ab09      	add	r3, sp, #36	@ 0x24
 8006932:	9300      	str	r3, [sp, #0]
 8006934:	6861      	ldr	r1, [r4, #4]
 8006936:	ec49 8b10 	vmov	d0, r8, r9
 800693a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800693e:	4628      	mov	r0, r5
 8006940:	f7ff fed7 	bl	80066f2 <__cvt>
 8006944:	9b06      	ldr	r3, [sp, #24]
 8006946:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006948:	2b47      	cmp	r3, #71	@ 0x47
 800694a:	4680      	mov	r8, r0
 800694c:	d129      	bne.n	80069a2 <_printf_float+0x172>
 800694e:	1cc8      	adds	r0, r1, #3
 8006950:	db02      	blt.n	8006958 <_printf_float+0x128>
 8006952:	6863      	ldr	r3, [r4, #4]
 8006954:	4299      	cmp	r1, r3
 8006956:	dd41      	ble.n	80069dc <_printf_float+0x1ac>
 8006958:	f1aa 0a02 	sub.w	sl, sl, #2
 800695c:	fa5f fa8a 	uxtb.w	sl, sl
 8006960:	3901      	subs	r1, #1
 8006962:	4652      	mov	r2, sl
 8006964:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006968:	9109      	str	r1, [sp, #36]	@ 0x24
 800696a:	f7ff ff27 	bl	80067bc <__exponent>
 800696e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006970:	1813      	adds	r3, r2, r0
 8006972:	2a01      	cmp	r2, #1
 8006974:	4681      	mov	r9, r0
 8006976:	6123      	str	r3, [r4, #16]
 8006978:	dc02      	bgt.n	8006980 <_printf_float+0x150>
 800697a:	6822      	ldr	r2, [r4, #0]
 800697c:	07d2      	lsls	r2, r2, #31
 800697e:	d501      	bpl.n	8006984 <_printf_float+0x154>
 8006980:	3301      	adds	r3, #1
 8006982:	6123      	str	r3, [r4, #16]
 8006984:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006988:	2b00      	cmp	r3, #0
 800698a:	d0a2      	beq.n	80068d2 <_printf_float+0xa2>
 800698c:	232d      	movs	r3, #45	@ 0x2d
 800698e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006992:	e79e      	b.n	80068d2 <_printf_float+0xa2>
 8006994:	9a06      	ldr	r2, [sp, #24]
 8006996:	2a47      	cmp	r2, #71	@ 0x47
 8006998:	d1c2      	bne.n	8006920 <_printf_float+0xf0>
 800699a:	2b00      	cmp	r3, #0
 800699c:	d1c0      	bne.n	8006920 <_printf_float+0xf0>
 800699e:	2301      	movs	r3, #1
 80069a0:	e7bd      	b.n	800691e <_printf_float+0xee>
 80069a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80069a6:	d9db      	bls.n	8006960 <_printf_float+0x130>
 80069a8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80069ac:	d118      	bne.n	80069e0 <_printf_float+0x1b0>
 80069ae:	2900      	cmp	r1, #0
 80069b0:	6863      	ldr	r3, [r4, #4]
 80069b2:	dd0b      	ble.n	80069cc <_printf_float+0x19c>
 80069b4:	6121      	str	r1, [r4, #16]
 80069b6:	b913      	cbnz	r3, 80069be <_printf_float+0x18e>
 80069b8:	6822      	ldr	r2, [r4, #0]
 80069ba:	07d0      	lsls	r0, r2, #31
 80069bc:	d502      	bpl.n	80069c4 <_printf_float+0x194>
 80069be:	3301      	adds	r3, #1
 80069c0:	440b      	add	r3, r1
 80069c2:	6123      	str	r3, [r4, #16]
 80069c4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80069c6:	f04f 0900 	mov.w	r9, #0
 80069ca:	e7db      	b.n	8006984 <_printf_float+0x154>
 80069cc:	b913      	cbnz	r3, 80069d4 <_printf_float+0x1a4>
 80069ce:	6822      	ldr	r2, [r4, #0]
 80069d0:	07d2      	lsls	r2, r2, #31
 80069d2:	d501      	bpl.n	80069d8 <_printf_float+0x1a8>
 80069d4:	3302      	adds	r3, #2
 80069d6:	e7f4      	b.n	80069c2 <_printf_float+0x192>
 80069d8:	2301      	movs	r3, #1
 80069da:	e7f2      	b.n	80069c2 <_printf_float+0x192>
 80069dc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80069e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069e2:	4299      	cmp	r1, r3
 80069e4:	db05      	blt.n	80069f2 <_printf_float+0x1c2>
 80069e6:	6823      	ldr	r3, [r4, #0]
 80069e8:	6121      	str	r1, [r4, #16]
 80069ea:	07d8      	lsls	r0, r3, #31
 80069ec:	d5ea      	bpl.n	80069c4 <_printf_float+0x194>
 80069ee:	1c4b      	adds	r3, r1, #1
 80069f0:	e7e7      	b.n	80069c2 <_printf_float+0x192>
 80069f2:	2900      	cmp	r1, #0
 80069f4:	bfd4      	ite	le
 80069f6:	f1c1 0202 	rsble	r2, r1, #2
 80069fa:	2201      	movgt	r2, #1
 80069fc:	4413      	add	r3, r2
 80069fe:	e7e0      	b.n	80069c2 <_printf_float+0x192>
 8006a00:	6823      	ldr	r3, [r4, #0]
 8006a02:	055a      	lsls	r2, r3, #21
 8006a04:	d407      	bmi.n	8006a16 <_printf_float+0x1e6>
 8006a06:	6923      	ldr	r3, [r4, #16]
 8006a08:	4642      	mov	r2, r8
 8006a0a:	4631      	mov	r1, r6
 8006a0c:	4628      	mov	r0, r5
 8006a0e:	47b8      	blx	r7
 8006a10:	3001      	adds	r0, #1
 8006a12:	d12b      	bne.n	8006a6c <_printf_float+0x23c>
 8006a14:	e767      	b.n	80068e6 <_printf_float+0xb6>
 8006a16:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006a1a:	f240 80dd 	bls.w	8006bd8 <_printf_float+0x3a8>
 8006a1e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006a22:	2200      	movs	r2, #0
 8006a24:	2300      	movs	r3, #0
 8006a26:	f7fa f86f 	bl	8000b08 <__aeabi_dcmpeq>
 8006a2a:	2800      	cmp	r0, #0
 8006a2c:	d033      	beq.n	8006a96 <_printf_float+0x266>
 8006a2e:	4a37      	ldr	r2, [pc, #220]	@ (8006b0c <_printf_float+0x2dc>)
 8006a30:	2301      	movs	r3, #1
 8006a32:	4631      	mov	r1, r6
 8006a34:	4628      	mov	r0, r5
 8006a36:	47b8      	blx	r7
 8006a38:	3001      	adds	r0, #1
 8006a3a:	f43f af54 	beq.w	80068e6 <_printf_float+0xb6>
 8006a3e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006a42:	4543      	cmp	r3, r8
 8006a44:	db02      	blt.n	8006a4c <_printf_float+0x21c>
 8006a46:	6823      	ldr	r3, [r4, #0]
 8006a48:	07d8      	lsls	r0, r3, #31
 8006a4a:	d50f      	bpl.n	8006a6c <_printf_float+0x23c>
 8006a4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a50:	4631      	mov	r1, r6
 8006a52:	4628      	mov	r0, r5
 8006a54:	47b8      	blx	r7
 8006a56:	3001      	adds	r0, #1
 8006a58:	f43f af45 	beq.w	80068e6 <_printf_float+0xb6>
 8006a5c:	f04f 0900 	mov.w	r9, #0
 8006a60:	f108 38ff 	add.w	r8, r8, #4294967295
 8006a64:	f104 0a1a 	add.w	sl, r4, #26
 8006a68:	45c8      	cmp	r8, r9
 8006a6a:	dc09      	bgt.n	8006a80 <_printf_float+0x250>
 8006a6c:	6823      	ldr	r3, [r4, #0]
 8006a6e:	079b      	lsls	r3, r3, #30
 8006a70:	f100 8103 	bmi.w	8006c7a <_printf_float+0x44a>
 8006a74:	68e0      	ldr	r0, [r4, #12]
 8006a76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a78:	4298      	cmp	r0, r3
 8006a7a:	bfb8      	it	lt
 8006a7c:	4618      	movlt	r0, r3
 8006a7e:	e734      	b.n	80068ea <_printf_float+0xba>
 8006a80:	2301      	movs	r3, #1
 8006a82:	4652      	mov	r2, sl
 8006a84:	4631      	mov	r1, r6
 8006a86:	4628      	mov	r0, r5
 8006a88:	47b8      	blx	r7
 8006a8a:	3001      	adds	r0, #1
 8006a8c:	f43f af2b 	beq.w	80068e6 <_printf_float+0xb6>
 8006a90:	f109 0901 	add.w	r9, r9, #1
 8006a94:	e7e8      	b.n	8006a68 <_printf_float+0x238>
 8006a96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	dc39      	bgt.n	8006b10 <_printf_float+0x2e0>
 8006a9c:	4a1b      	ldr	r2, [pc, #108]	@ (8006b0c <_printf_float+0x2dc>)
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	4631      	mov	r1, r6
 8006aa2:	4628      	mov	r0, r5
 8006aa4:	47b8      	blx	r7
 8006aa6:	3001      	adds	r0, #1
 8006aa8:	f43f af1d 	beq.w	80068e6 <_printf_float+0xb6>
 8006aac:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006ab0:	ea59 0303 	orrs.w	r3, r9, r3
 8006ab4:	d102      	bne.n	8006abc <_printf_float+0x28c>
 8006ab6:	6823      	ldr	r3, [r4, #0]
 8006ab8:	07d9      	lsls	r1, r3, #31
 8006aba:	d5d7      	bpl.n	8006a6c <_printf_float+0x23c>
 8006abc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ac0:	4631      	mov	r1, r6
 8006ac2:	4628      	mov	r0, r5
 8006ac4:	47b8      	blx	r7
 8006ac6:	3001      	adds	r0, #1
 8006ac8:	f43f af0d 	beq.w	80068e6 <_printf_float+0xb6>
 8006acc:	f04f 0a00 	mov.w	sl, #0
 8006ad0:	f104 0b1a 	add.w	fp, r4, #26
 8006ad4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ad6:	425b      	negs	r3, r3
 8006ad8:	4553      	cmp	r3, sl
 8006ada:	dc01      	bgt.n	8006ae0 <_printf_float+0x2b0>
 8006adc:	464b      	mov	r3, r9
 8006ade:	e793      	b.n	8006a08 <_printf_float+0x1d8>
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	465a      	mov	r2, fp
 8006ae4:	4631      	mov	r1, r6
 8006ae6:	4628      	mov	r0, r5
 8006ae8:	47b8      	blx	r7
 8006aea:	3001      	adds	r0, #1
 8006aec:	f43f aefb 	beq.w	80068e6 <_printf_float+0xb6>
 8006af0:	f10a 0a01 	add.w	sl, sl, #1
 8006af4:	e7ee      	b.n	8006ad4 <_printf_float+0x2a4>
 8006af6:	bf00      	nop
 8006af8:	7fefffff 	.word	0x7fefffff
 8006afc:	080093fc 	.word	0x080093fc
 8006b00:	08009400 	.word	0x08009400
 8006b04:	08009404 	.word	0x08009404
 8006b08:	08009408 	.word	0x08009408
 8006b0c:	0800940c 	.word	0x0800940c
 8006b10:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b12:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006b16:	4553      	cmp	r3, sl
 8006b18:	bfa8      	it	ge
 8006b1a:	4653      	movge	r3, sl
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	4699      	mov	r9, r3
 8006b20:	dc36      	bgt.n	8006b90 <_printf_float+0x360>
 8006b22:	f04f 0b00 	mov.w	fp, #0
 8006b26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b2a:	f104 021a 	add.w	r2, r4, #26
 8006b2e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b30:	9306      	str	r3, [sp, #24]
 8006b32:	eba3 0309 	sub.w	r3, r3, r9
 8006b36:	455b      	cmp	r3, fp
 8006b38:	dc31      	bgt.n	8006b9e <_printf_float+0x36e>
 8006b3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b3c:	459a      	cmp	sl, r3
 8006b3e:	dc3a      	bgt.n	8006bb6 <_printf_float+0x386>
 8006b40:	6823      	ldr	r3, [r4, #0]
 8006b42:	07da      	lsls	r2, r3, #31
 8006b44:	d437      	bmi.n	8006bb6 <_printf_float+0x386>
 8006b46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b48:	ebaa 0903 	sub.w	r9, sl, r3
 8006b4c:	9b06      	ldr	r3, [sp, #24]
 8006b4e:	ebaa 0303 	sub.w	r3, sl, r3
 8006b52:	4599      	cmp	r9, r3
 8006b54:	bfa8      	it	ge
 8006b56:	4699      	movge	r9, r3
 8006b58:	f1b9 0f00 	cmp.w	r9, #0
 8006b5c:	dc33      	bgt.n	8006bc6 <_printf_float+0x396>
 8006b5e:	f04f 0800 	mov.w	r8, #0
 8006b62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b66:	f104 0b1a 	add.w	fp, r4, #26
 8006b6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b6c:	ebaa 0303 	sub.w	r3, sl, r3
 8006b70:	eba3 0309 	sub.w	r3, r3, r9
 8006b74:	4543      	cmp	r3, r8
 8006b76:	f77f af79 	ble.w	8006a6c <_printf_float+0x23c>
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	465a      	mov	r2, fp
 8006b7e:	4631      	mov	r1, r6
 8006b80:	4628      	mov	r0, r5
 8006b82:	47b8      	blx	r7
 8006b84:	3001      	adds	r0, #1
 8006b86:	f43f aeae 	beq.w	80068e6 <_printf_float+0xb6>
 8006b8a:	f108 0801 	add.w	r8, r8, #1
 8006b8e:	e7ec      	b.n	8006b6a <_printf_float+0x33a>
 8006b90:	4642      	mov	r2, r8
 8006b92:	4631      	mov	r1, r6
 8006b94:	4628      	mov	r0, r5
 8006b96:	47b8      	blx	r7
 8006b98:	3001      	adds	r0, #1
 8006b9a:	d1c2      	bne.n	8006b22 <_printf_float+0x2f2>
 8006b9c:	e6a3      	b.n	80068e6 <_printf_float+0xb6>
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	4631      	mov	r1, r6
 8006ba2:	4628      	mov	r0, r5
 8006ba4:	9206      	str	r2, [sp, #24]
 8006ba6:	47b8      	blx	r7
 8006ba8:	3001      	adds	r0, #1
 8006baa:	f43f ae9c 	beq.w	80068e6 <_printf_float+0xb6>
 8006bae:	9a06      	ldr	r2, [sp, #24]
 8006bb0:	f10b 0b01 	add.w	fp, fp, #1
 8006bb4:	e7bb      	b.n	8006b2e <_printf_float+0x2fe>
 8006bb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bba:	4631      	mov	r1, r6
 8006bbc:	4628      	mov	r0, r5
 8006bbe:	47b8      	blx	r7
 8006bc0:	3001      	adds	r0, #1
 8006bc2:	d1c0      	bne.n	8006b46 <_printf_float+0x316>
 8006bc4:	e68f      	b.n	80068e6 <_printf_float+0xb6>
 8006bc6:	9a06      	ldr	r2, [sp, #24]
 8006bc8:	464b      	mov	r3, r9
 8006bca:	4442      	add	r2, r8
 8006bcc:	4631      	mov	r1, r6
 8006bce:	4628      	mov	r0, r5
 8006bd0:	47b8      	blx	r7
 8006bd2:	3001      	adds	r0, #1
 8006bd4:	d1c3      	bne.n	8006b5e <_printf_float+0x32e>
 8006bd6:	e686      	b.n	80068e6 <_printf_float+0xb6>
 8006bd8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006bdc:	f1ba 0f01 	cmp.w	sl, #1
 8006be0:	dc01      	bgt.n	8006be6 <_printf_float+0x3b6>
 8006be2:	07db      	lsls	r3, r3, #31
 8006be4:	d536      	bpl.n	8006c54 <_printf_float+0x424>
 8006be6:	2301      	movs	r3, #1
 8006be8:	4642      	mov	r2, r8
 8006bea:	4631      	mov	r1, r6
 8006bec:	4628      	mov	r0, r5
 8006bee:	47b8      	blx	r7
 8006bf0:	3001      	adds	r0, #1
 8006bf2:	f43f ae78 	beq.w	80068e6 <_printf_float+0xb6>
 8006bf6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bfa:	4631      	mov	r1, r6
 8006bfc:	4628      	mov	r0, r5
 8006bfe:	47b8      	blx	r7
 8006c00:	3001      	adds	r0, #1
 8006c02:	f43f ae70 	beq.w	80068e6 <_printf_float+0xb6>
 8006c06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c12:	f7f9 ff79 	bl	8000b08 <__aeabi_dcmpeq>
 8006c16:	b9c0      	cbnz	r0, 8006c4a <_printf_float+0x41a>
 8006c18:	4653      	mov	r3, sl
 8006c1a:	f108 0201 	add.w	r2, r8, #1
 8006c1e:	4631      	mov	r1, r6
 8006c20:	4628      	mov	r0, r5
 8006c22:	47b8      	blx	r7
 8006c24:	3001      	adds	r0, #1
 8006c26:	d10c      	bne.n	8006c42 <_printf_float+0x412>
 8006c28:	e65d      	b.n	80068e6 <_printf_float+0xb6>
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	465a      	mov	r2, fp
 8006c2e:	4631      	mov	r1, r6
 8006c30:	4628      	mov	r0, r5
 8006c32:	47b8      	blx	r7
 8006c34:	3001      	adds	r0, #1
 8006c36:	f43f ae56 	beq.w	80068e6 <_printf_float+0xb6>
 8006c3a:	f108 0801 	add.w	r8, r8, #1
 8006c3e:	45d0      	cmp	r8, sl
 8006c40:	dbf3      	blt.n	8006c2a <_printf_float+0x3fa>
 8006c42:	464b      	mov	r3, r9
 8006c44:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006c48:	e6df      	b.n	8006a0a <_printf_float+0x1da>
 8006c4a:	f04f 0800 	mov.w	r8, #0
 8006c4e:	f104 0b1a 	add.w	fp, r4, #26
 8006c52:	e7f4      	b.n	8006c3e <_printf_float+0x40e>
 8006c54:	2301      	movs	r3, #1
 8006c56:	4642      	mov	r2, r8
 8006c58:	e7e1      	b.n	8006c1e <_printf_float+0x3ee>
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	464a      	mov	r2, r9
 8006c5e:	4631      	mov	r1, r6
 8006c60:	4628      	mov	r0, r5
 8006c62:	47b8      	blx	r7
 8006c64:	3001      	adds	r0, #1
 8006c66:	f43f ae3e 	beq.w	80068e6 <_printf_float+0xb6>
 8006c6a:	f108 0801 	add.w	r8, r8, #1
 8006c6e:	68e3      	ldr	r3, [r4, #12]
 8006c70:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006c72:	1a5b      	subs	r3, r3, r1
 8006c74:	4543      	cmp	r3, r8
 8006c76:	dcf0      	bgt.n	8006c5a <_printf_float+0x42a>
 8006c78:	e6fc      	b.n	8006a74 <_printf_float+0x244>
 8006c7a:	f04f 0800 	mov.w	r8, #0
 8006c7e:	f104 0919 	add.w	r9, r4, #25
 8006c82:	e7f4      	b.n	8006c6e <_printf_float+0x43e>

08006c84 <_printf_common>:
 8006c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c88:	4616      	mov	r6, r2
 8006c8a:	4698      	mov	r8, r3
 8006c8c:	688a      	ldr	r2, [r1, #8]
 8006c8e:	690b      	ldr	r3, [r1, #16]
 8006c90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c94:	4293      	cmp	r3, r2
 8006c96:	bfb8      	it	lt
 8006c98:	4613      	movlt	r3, r2
 8006c9a:	6033      	str	r3, [r6, #0]
 8006c9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006ca0:	4607      	mov	r7, r0
 8006ca2:	460c      	mov	r4, r1
 8006ca4:	b10a      	cbz	r2, 8006caa <_printf_common+0x26>
 8006ca6:	3301      	adds	r3, #1
 8006ca8:	6033      	str	r3, [r6, #0]
 8006caa:	6823      	ldr	r3, [r4, #0]
 8006cac:	0699      	lsls	r1, r3, #26
 8006cae:	bf42      	ittt	mi
 8006cb0:	6833      	ldrmi	r3, [r6, #0]
 8006cb2:	3302      	addmi	r3, #2
 8006cb4:	6033      	strmi	r3, [r6, #0]
 8006cb6:	6825      	ldr	r5, [r4, #0]
 8006cb8:	f015 0506 	ands.w	r5, r5, #6
 8006cbc:	d106      	bne.n	8006ccc <_printf_common+0x48>
 8006cbe:	f104 0a19 	add.w	sl, r4, #25
 8006cc2:	68e3      	ldr	r3, [r4, #12]
 8006cc4:	6832      	ldr	r2, [r6, #0]
 8006cc6:	1a9b      	subs	r3, r3, r2
 8006cc8:	42ab      	cmp	r3, r5
 8006cca:	dc26      	bgt.n	8006d1a <_printf_common+0x96>
 8006ccc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006cd0:	6822      	ldr	r2, [r4, #0]
 8006cd2:	3b00      	subs	r3, #0
 8006cd4:	bf18      	it	ne
 8006cd6:	2301      	movne	r3, #1
 8006cd8:	0692      	lsls	r2, r2, #26
 8006cda:	d42b      	bmi.n	8006d34 <_printf_common+0xb0>
 8006cdc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006ce0:	4641      	mov	r1, r8
 8006ce2:	4638      	mov	r0, r7
 8006ce4:	47c8      	blx	r9
 8006ce6:	3001      	adds	r0, #1
 8006ce8:	d01e      	beq.n	8006d28 <_printf_common+0xa4>
 8006cea:	6823      	ldr	r3, [r4, #0]
 8006cec:	6922      	ldr	r2, [r4, #16]
 8006cee:	f003 0306 	and.w	r3, r3, #6
 8006cf2:	2b04      	cmp	r3, #4
 8006cf4:	bf02      	ittt	eq
 8006cf6:	68e5      	ldreq	r5, [r4, #12]
 8006cf8:	6833      	ldreq	r3, [r6, #0]
 8006cfa:	1aed      	subeq	r5, r5, r3
 8006cfc:	68a3      	ldr	r3, [r4, #8]
 8006cfe:	bf0c      	ite	eq
 8006d00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d04:	2500      	movne	r5, #0
 8006d06:	4293      	cmp	r3, r2
 8006d08:	bfc4      	itt	gt
 8006d0a:	1a9b      	subgt	r3, r3, r2
 8006d0c:	18ed      	addgt	r5, r5, r3
 8006d0e:	2600      	movs	r6, #0
 8006d10:	341a      	adds	r4, #26
 8006d12:	42b5      	cmp	r5, r6
 8006d14:	d11a      	bne.n	8006d4c <_printf_common+0xc8>
 8006d16:	2000      	movs	r0, #0
 8006d18:	e008      	b.n	8006d2c <_printf_common+0xa8>
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	4652      	mov	r2, sl
 8006d1e:	4641      	mov	r1, r8
 8006d20:	4638      	mov	r0, r7
 8006d22:	47c8      	blx	r9
 8006d24:	3001      	adds	r0, #1
 8006d26:	d103      	bne.n	8006d30 <_printf_common+0xac>
 8006d28:	f04f 30ff 	mov.w	r0, #4294967295
 8006d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d30:	3501      	adds	r5, #1
 8006d32:	e7c6      	b.n	8006cc2 <_printf_common+0x3e>
 8006d34:	18e1      	adds	r1, r4, r3
 8006d36:	1c5a      	adds	r2, r3, #1
 8006d38:	2030      	movs	r0, #48	@ 0x30
 8006d3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006d3e:	4422      	add	r2, r4
 8006d40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006d44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006d48:	3302      	adds	r3, #2
 8006d4a:	e7c7      	b.n	8006cdc <_printf_common+0x58>
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	4622      	mov	r2, r4
 8006d50:	4641      	mov	r1, r8
 8006d52:	4638      	mov	r0, r7
 8006d54:	47c8      	blx	r9
 8006d56:	3001      	adds	r0, #1
 8006d58:	d0e6      	beq.n	8006d28 <_printf_common+0xa4>
 8006d5a:	3601      	adds	r6, #1
 8006d5c:	e7d9      	b.n	8006d12 <_printf_common+0x8e>
	...

08006d60 <_printf_i>:
 8006d60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d64:	7e0f      	ldrb	r7, [r1, #24]
 8006d66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006d68:	2f78      	cmp	r7, #120	@ 0x78
 8006d6a:	4691      	mov	r9, r2
 8006d6c:	4680      	mov	r8, r0
 8006d6e:	460c      	mov	r4, r1
 8006d70:	469a      	mov	sl, r3
 8006d72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006d76:	d807      	bhi.n	8006d88 <_printf_i+0x28>
 8006d78:	2f62      	cmp	r7, #98	@ 0x62
 8006d7a:	d80a      	bhi.n	8006d92 <_printf_i+0x32>
 8006d7c:	2f00      	cmp	r7, #0
 8006d7e:	f000 80d2 	beq.w	8006f26 <_printf_i+0x1c6>
 8006d82:	2f58      	cmp	r7, #88	@ 0x58
 8006d84:	f000 80b9 	beq.w	8006efa <_printf_i+0x19a>
 8006d88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d90:	e03a      	b.n	8006e08 <_printf_i+0xa8>
 8006d92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d96:	2b15      	cmp	r3, #21
 8006d98:	d8f6      	bhi.n	8006d88 <_printf_i+0x28>
 8006d9a:	a101      	add	r1, pc, #4	@ (adr r1, 8006da0 <_printf_i+0x40>)
 8006d9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006da0:	08006df9 	.word	0x08006df9
 8006da4:	08006e0d 	.word	0x08006e0d
 8006da8:	08006d89 	.word	0x08006d89
 8006dac:	08006d89 	.word	0x08006d89
 8006db0:	08006d89 	.word	0x08006d89
 8006db4:	08006d89 	.word	0x08006d89
 8006db8:	08006e0d 	.word	0x08006e0d
 8006dbc:	08006d89 	.word	0x08006d89
 8006dc0:	08006d89 	.word	0x08006d89
 8006dc4:	08006d89 	.word	0x08006d89
 8006dc8:	08006d89 	.word	0x08006d89
 8006dcc:	08006f0d 	.word	0x08006f0d
 8006dd0:	08006e37 	.word	0x08006e37
 8006dd4:	08006ec7 	.word	0x08006ec7
 8006dd8:	08006d89 	.word	0x08006d89
 8006ddc:	08006d89 	.word	0x08006d89
 8006de0:	08006f2f 	.word	0x08006f2f
 8006de4:	08006d89 	.word	0x08006d89
 8006de8:	08006e37 	.word	0x08006e37
 8006dec:	08006d89 	.word	0x08006d89
 8006df0:	08006d89 	.word	0x08006d89
 8006df4:	08006ecf 	.word	0x08006ecf
 8006df8:	6833      	ldr	r3, [r6, #0]
 8006dfa:	1d1a      	adds	r2, r3, #4
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	6032      	str	r2, [r6, #0]
 8006e00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006e08:	2301      	movs	r3, #1
 8006e0a:	e09d      	b.n	8006f48 <_printf_i+0x1e8>
 8006e0c:	6833      	ldr	r3, [r6, #0]
 8006e0e:	6820      	ldr	r0, [r4, #0]
 8006e10:	1d19      	adds	r1, r3, #4
 8006e12:	6031      	str	r1, [r6, #0]
 8006e14:	0606      	lsls	r6, r0, #24
 8006e16:	d501      	bpl.n	8006e1c <_printf_i+0xbc>
 8006e18:	681d      	ldr	r5, [r3, #0]
 8006e1a:	e003      	b.n	8006e24 <_printf_i+0xc4>
 8006e1c:	0645      	lsls	r5, r0, #25
 8006e1e:	d5fb      	bpl.n	8006e18 <_printf_i+0xb8>
 8006e20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006e24:	2d00      	cmp	r5, #0
 8006e26:	da03      	bge.n	8006e30 <_printf_i+0xd0>
 8006e28:	232d      	movs	r3, #45	@ 0x2d
 8006e2a:	426d      	negs	r5, r5
 8006e2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e30:	4859      	ldr	r0, [pc, #356]	@ (8006f98 <_printf_i+0x238>)
 8006e32:	230a      	movs	r3, #10
 8006e34:	e011      	b.n	8006e5a <_printf_i+0xfa>
 8006e36:	6821      	ldr	r1, [r4, #0]
 8006e38:	6833      	ldr	r3, [r6, #0]
 8006e3a:	0608      	lsls	r0, r1, #24
 8006e3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006e40:	d402      	bmi.n	8006e48 <_printf_i+0xe8>
 8006e42:	0649      	lsls	r1, r1, #25
 8006e44:	bf48      	it	mi
 8006e46:	b2ad      	uxthmi	r5, r5
 8006e48:	2f6f      	cmp	r7, #111	@ 0x6f
 8006e4a:	4853      	ldr	r0, [pc, #332]	@ (8006f98 <_printf_i+0x238>)
 8006e4c:	6033      	str	r3, [r6, #0]
 8006e4e:	bf14      	ite	ne
 8006e50:	230a      	movne	r3, #10
 8006e52:	2308      	moveq	r3, #8
 8006e54:	2100      	movs	r1, #0
 8006e56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006e5a:	6866      	ldr	r6, [r4, #4]
 8006e5c:	60a6      	str	r6, [r4, #8]
 8006e5e:	2e00      	cmp	r6, #0
 8006e60:	bfa2      	ittt	ge
 8006e62:	6821      	ldrge	r1, [r4, #0]
 8006e64:	f021 0104 	bicge.w	r1, r1, #4
 8006e68:	6021      	strge	r1, [r4, #0]
 8006e6a:	b90d      	cbnz	r5, 8006e70 <_printf_i+0x110>
 8006e6c:	2e00      	cmp	r6, #0
 8006e6e:	d04b      	beq.n	8006f08 <_printf_i+0x1a8>
 8006e70:	4616      	mov	r6, r2
 8006e72:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e76:	fb03 5711 	mls	r7, r3, r1, r5
 8006e7a:	5dc7      	ldrb	r7, [r0, r7]
 8006e7c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e80:	462f      	mov	r7, r5
 8006e82:	42bb      	cmp	r3, r7
 8006e84:	460d      	mov	r5, r1
 8006e86:	d9f4      	bls.n	8006e72 <_printf_i+0x112>
 8006e88:	2b08      	cmp	r3, #8
 8006e8a:	d10b      	bne.n	8006ea4 <_printf_i+0x144>
 8006e8c:	6823      	ldr	r3, [r4, #0]
 8006e8e:	07df      	lsls	r7, r3, #31
 8006e90:	d508      	bpl.n	8006ea4 <_printf_i+0x144>
 8006e92:	6923      	ldr	r3, [r4, #16]
 8006e94:	6861      	ldr	r1, [r4, #4]
 8006e96:	4299      	cmp	r1, r3
 8006e98:	bfde      	ittt	le
 8006e9a:	2330      	movle	r3, #48	@ 0x30
 8006e9c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006ea0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006ea4:	1b92      	subs	r2, r2, r6
 8006ea6:	6122      	str	r2, [r4, #16]
 8006ea8:	f8cd a000 	str.w	sl, [sp]
 8006eac:	464b      	mov	r3, r9
 8006eae:	aa03      	add	r2, sp, #12
 8006eb0:	4621      	mov	r1, r4
 8006eb2:	4640      	mov	r0, r8
 8006eb4:	f7ff fee6 	bl	8006c84 <_printf_common>
 8006eb8:	3001      	adds	r0, #1
 8006eba:	d14a      	bne.n	8006f52 <_printf_i+0x1f2>
 8006ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8006ec0:	b004      	add	sp, #16
 8006ec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ec6:	6823      	ldr	r3, [r4, #0]
 8006ec8:	f043 0320 	orr.w	r3, r3, #32
 8006ecc:	6023      	str	r3, [r4, #0]
 8006ece:	4833      	ldr	r0, [pc, #204]	@ (8006f9c <_printf_i+0x23c>)
 8006ed0:	2778      	movs	r7, #120	@ 0x78
 8006ed2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006ed6:	6823      	ldr	r3, [r4, #0]
 8006ed8:	6831      	ldr	r1, [r6, #0]
 8006eda:	061f      	lsls	r7, r3, #24
 8006edc:	f851 5b04 	ldr.w	r5, [r1], #4
 8006ee0:	d402      	bmi.n	8006ee8 <_printf_i+0x188>
 8006ee2:	065f      	lsls	r7, r3, #25
 8006ee4:	bf48      	it	mi
 8006ee6:	b2ad      	uxthmi	r5, r5
 8006ee8:	6031      	str	r1, [r6, #0]
 8006eea:	07d9      	lsls	r1, r3, #31
 8006eec:	bf44      	itt	mi
 8006eee:	f043 0320 	orrmi.w	r3, r3, #32
 8006ef2:	6023      	strmi	r3, [r4, #0]
 8006ef4:	b11d      	cbz	r5, 8006efe <_printf_i+0x19e>
 8006ef6:	2310      	movs	r3, #16
 8006ef8:	e7ac      	b.n	8006e54 <_printf_i+0xf4>
 8006efa:	4827      	ldr	r0, [pc, #156]	@ (8006f98 <_printf_i+0x238>)
 8006efc:	e7e9      	b.n	8006ed2 <_printf_i+0x172>
 8006efe:	6823      	ldr	r3, [r4, #0]
 8006f00:	f023 0320 	bic.w	r3, r3, #32
 8006f04:	6023      	str	r3, [r4, #0]
 8006f06:	e7f6      	b.n	8006ef6 <_printf_i+0x196>
 8006f08:	4616      	mov	r6, r2
 8006f0a:	e7bd      	b.n	8006e88 <_printf_i+0x128>
 8006f0c:	6833      	ldr	r3, [r6, #0]
 8006f0e:	6825      	ldr	r5, [r4, #0]
 8006f10:	6961      	ldr	r1, [r4, #20]
 8006f12:	1d18      	adds	r0, r3, #4
 8006f14:	6030      	str	r0, [r6, #0]
 8006f16:	062e      	lsls	r6, r5, #24
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	d501      	bpl.n	8006f20 <_printf_i+0x1c0>
 8006f1c:	6019      	str	r1, [r3, #0]
 8006f1e:	e002      	b.n	8006f26 <_printf_i+0x1c6>
 8006f20:	0668      	lsls	r0, r5, #25
 8006f22:	d5fb      	bpl.n	8006f1c <_printf_i+0x1bc>
 8006f24:	8019      	strh	r1, [r3, #0]
 8006f26:	2300      	movs	r3, #0
 8006f28:	6123      	str	r3, [r4, #16]
 8006f2a:	4616      	mov	r6, r2
 8006f2c:	e7bc      	b.n	8006ea8 <_printf_i+0x148>
 8006f2e:	6833      	ldr	r3, [r6, #0]
 8006f30:	1d1a      	adds	r2, r3, #4
 8006f32:	6032      	str	r2, [r6, #0]
 8006f34:	681e      	ldr	r6, [r3, #0]
 8006f36:	6862      	ldr	r2, [r4, #4]
 8006f38:	2100      	movs	r1, #0
 8006f3a:	4630      	mov	r0, r6
 8006f3c:	f7f9 f968 	bl	8000210 <memchr>
 8006f40:	b108      	cbz	r0, 8006f46 <_printf_i+0x1e6>
 8006f42:	1b80      	subs	r0, r0, r6
 8006f44:	6060      	str	r0, [r4, #4]
 8006f46:	6863      	ldr	r3, [r4, #4]
 8006f48:	6123      	str	r3, [r4, #16]
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f50:	e7aa      	b.n	8006ea8 <_printf_i+0x148>
 8006f52:	6923      	ldr	r3, [r4, #16]
 8006f54:	4632      	mov	r2, r6
 8006f56:	4649      	mov	r1, r9
 8006f58:	4640      	mov	r0, r8
 8006f5a:	47d0      	blx	sl
 8006f5c:	3001      	adds	r0, #1
 8006f5e:	d0ad      	beq.n	8006ebc <_printf_i+0x15c>
 8006f60:	6823      	ldr	r3, [r4, #0]
 8006f62:	079b      	lsls	r3, r3, #30
 8006f64:	d413      	bmi.n	8006f8e <_printf_i+0x22e>
 8006f66:	68e0      	ldr	r0, [r4, #12]
 8006f68:	9b03      	ldr	r3, [sp, #12]
 8006f6a:	4298      	cmp	r0, r3
 8006f6c:	bfb8      	it	lt
 8006f6e:	4618      	movlt	r0, r3
 8006f70:	e7a6      	b.n	8006ec0 <_printf_i+0x160>
 8006f72:	2301      	movs	r3, #1
 8006f74:	4632      	mov	r2, r6
 8006f76:	4649      	mov	r1, r9
 8006f78:	4640      	mov	r0, r8
 8006f7a:	47d0      	blx	sl
 8006f7c:	3001      	adds	r0, #1
 8006f7e:	d09d      	beq.n	8006ebc <_printf_i+0x15c>
 8006f80:	3501      	adds	r5, #1
 8006f82:	68e3      	ldr	r3, [r4, #12]
 8006f84:	9903      	ldr	r1, [sp, #12]
 8006f86:	1a5b      	subs	r3, r3, r1
 8006f88:	42ab      	cmp	r3, r5
 8006f8a:	dcf2      	bgt.n	8006f72 <_printf_i+0x212>
 8006f8c:	e7eb      	b.n	8006f66 <_printf_i+0x206>
 8006f8e:	2500      	movs	r5, #0
 8006f90:	f104 0619 	add.w	r6, r4, #25
 8006f94:	e7f5      	b.n	8006f82 <_printf_i+0x222>
 8006f96:	bf00      	nop
 8006f98:	0800940e 	.word	0x0800940e
 8006f9c:	0800941f 	.word	0x0800941f

08006fa0 <std>:
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	b510      	push	{r4, lr}
 8006fa4:	4604      	mov	r4, r0
 8006fa6:	e9c0 3300 	strd	r3, r3, [r0]
 8006faa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006fae:	6083      	str	r3, [r0, #8]
 8006fb0:	8181      	strh	r1, [r0, #12]
 8006fb2:	6643      	str	r3, [r0, #100]	@ 0x64
 8006fb4:	81c2      	strh	r2, [r0, #14]
 8006fb6:	6183      	str	r3, [r0, #24]
 8006fb8:	4619      	mov	r1, r3
 8006fba:	2208      	movs	r2, #8
 8006fbc:	305c      	adds	r0, #92	@ 0x5c
 8006fbe:	f000 f914 	bl	80071ea <memset>
 8006fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff8 <std+0x58>)
 8006fc4:	6263      	str	r3, [r4, #36]	@ 0x24
 8006fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8006ffc <std+0x5c>)
 8006fc8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006fca:	4b0d      	ldr	r3, [pc, #52]	@ (8007000 <std+0x60>)
 8006fcc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006fce:	4b0d      	ldr	r3, [pc, #52]	@ (8007004 <std+0x64>)
 8006fd0:	6323      	str	r3, [r4, #48]	@ 0x30
 8006fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8007008 <std+0x68>)
 8006fd4:	6224      	str	r4, [r4, #32]
 8006fd6:	429c      	cmp	r4, r3
 8006fd8:	d006      	beq.n	8006fe8 <std+0x48>
 8006fda:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006fde:	4294      	cmp	r4, r2
 8006fe0:	d002      	beq.n	8006fe8 <std+0x48>
 8006fe2:	33d0      	adds	r3, #208	@ 0xd0
 8006fe4:	429c      	cmp	r4, r3
 8006fe6:	d105      	bne.n	8006ff4 <std+0x54>
 8006fe8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006fec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ff0:	f000 b978 	b.w	80072e4 <__retarget_lock_init_recursive>
 8006ff4:	bd10      	pop	{r4, pc}
 8006ff6:	bf00      	nop
 8006ff8:	08007165 	.word	0x08007165
 8006ffc:	08007187 	.word	0x08007187
 8007000:	080071bf 	.word	0x080071bf
 8007004:	080071e3 	.word	0x080071e3
 8007008:	200003c0 	.word	0x200003c0

0800700c <stdio_exit_handler>:
 800700c:	4a02      	ldr	r2, [pc, #8]	@ (8007018 <stdio_exit_handler+0xc>)
 800700e:	4903      	ldr	r1, [pc, #12]	@ (800701c <stdio_exit_handler+0x10>)
 8007010:	4803      	ldr	r0, [pc, #12]	@ (8007020 <stdio_exit_handler+0x14>)
 8007012:	f000 b869 	b.w	80070e8 <_fwalk_sglue>
 8007016:	bf00      	nop
 8007018:	2000001c 	.word	0x2000001c
 800701c:	08008c45 	.word	0x08008c45
 8007020:	2000002c 	.word	0x2000002c

08007024 <cleanup_stdio>:
 8007024:	6841      	ldr	r1, [r0, #4]
 8007026:	4b0c      	ldr	r3, [pc, #48]	@ (8007058 <cleanup_stdio+0x34>)
 8007028:	4299      	cmp	r1, r3
 800702a:	b510      	push	{r4, lr}
 800702c:	4604      	mov	r4, r0
 800702e:	d001      	beq.n	8007034 <cleanup_stdio+0x10>
 8007030:	f001 fe08 	bl	8008c44 <_fflush_r>
 8007034:	68a1      	ldr	r1, [r4, #8]
 8007036:	4b09      	ldr	r3, [pc, #36]	@ (800705c <cleanup_stdio+0x38>)
 8007038:	4299      	cmp	r1, r3
 800703a:	d002      	beq.n	8007042 <cleanup_stdio+0x1e>
 800703c:	4620      	mov	r0, r4
 800703e:	f001 fe01 	bl	8008c44 <_fflush_r>
 8007042:	68e1      	ldr	r1, [r4, #12]
 8007044:	4b06      	ldr	r3, [pc, #24]	@ (8007060 <cleanup_stdio+0x3c>)
 8007046:	4299      	cmp	r1, r3
 8007048:	d004      	beq.n	8007054 <cleanup_stdio+0x30>
 800704a:	4620      	mov	r0, r4
 800704c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007050:	f001 bdf8 	b.w	8008c44 <_fflush_r>
 8007054:	bd10      	pop	{r4, pc}
 8007056:	bf00      	nop
 8007058:	200003c0 	.word	0x200003c0
 800705c:	20000428 	.word	0x20000428
 8007060:	20000490 	.word	0x20000490

08007064 <global_stdio_init.part.0>:
 8007064:	b510      	push	{r4, lr}
 8007066:	4b0b      	ldr	r3, [pc, #44]	@ (8007094 <global_stdio_init.part.0+0x30>)
 8007068:	4c0b      	ldr	r4, [pc, #44]	@ (8007098 <global_stdio_init.part.0+0x34>)
 800706a:	4a0c      	ldr	r2, [pc, #48]	@ (800709c <global_stdio_init.part.0+0x38>)
 800706c:	601a      	str	r2, [r3, #0]
 800706e:	4620      	mov	r0, r4
 8007070:	2200      	movs	r2, #0
 8007072:	2104      	movs	r1, #4
 8007074:	f7ff ff94 	bl	8006fa0 <std>
 8007078:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800707c:	2201      	movs	r2, #1
 800707e:	2109      	movs	r1, #9
 8007080:	f7ff ff8e 	bl	8006fa0 <std>
 8007084:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007088:	2202      	movs	r2, #2
 800708a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800708e:	2112      	movs	r1, #18
 8007090:	f7ff bf86 	b.w	8006fa0 <std>
 8007094:	200004f8 	.word	0x200004f8
 8007098:	200003c0 	.word	0x200003c0
 800709c:	0800700d 	.word	0x0800700d

080070a0 <__sfp_lock_acquire>:
 80070a0:	4801      	ldr	r0, [pc, #4]	@ (80070a8 <__sfp_lock_acquire+0x8>)
 80070a2:	f000 b920 	b.w	80072e6 <__retarget_lock_acquire_recursive>
 80070a6:	bf00      	nop
 80070a8:	20000501 	.word	0x20000501

080070ac <__sfp_lock_release>:
 80070ac:	4801      	ldr	r0, [pc, #4]	@ (80070b4 <__sfp_lock_release+0x8>)
 80070ae:	f000 b91b 	b.w	80072e8 <__retarget_lock_release_recursive>
 80070b2:	bf00      	nop
 80070b4:	20000501 	.word	0x20000501

080070b8 <__sinit>:
 80070b8:	b510      	push	{r4, lr}
 80070ba:	4604      	mov	r4, r0
 80070bc:	f7ff fff0 	bl	80070a0 <__sfp_lock_acquire>
 80070c0:	6a23      	ldr	r3, [r4, #32]
 80070c2:	b11b      	cbz	r3, 80070cc <__sinit+0x14>
 80070c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070c8:	f7ff bff0 	b.w	80070ac <__sfp_lock_release>
 80070cc:	4b04      	ldr	r3, [pc, #16]	@ (80070e0 <__sinit+0x28>)
 80070ce:	6223      	str	r3, [r4, #32]
 80070d0:	4b04      	ldr	r3, [pc, #16]	@ (80070e4 <__sinit+0x2c>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d1f5      	bne.n	80070c4 <__sinit+0xc>
 80070d8:	f7ff ffc4 	bl	8007064 <global_stdio_init.part.0>
 80070dc:	e7f2      	b.n	80070c4 <__sinit+0xc>
 80070de:	bf00      	nop
 80070e0:	08007025 	.word	0x08007025
 80070e4:	200004f8 	.word	0x200004f8

080070e8 <_fwalk_sglue>:
 80070e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070ec:	4607      	mov	r7, r0
 80070ee:	4688      	mov	r8, r1
 80070f0:	4614      	mov	r4, r2
 80070f2:	2600      	movs	r6, #0
 80070f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80070f8:	f1b9 0901 	subs.w	r9, r9, #1
 80070fc:	d505      	bpl.n	800710a <_fwalk_sglue+0x22>
 80070fe:	6824      	ldr	r4, [r4, #0]
 8007100:	2c00      	cmp	r4, #0
 8007102:	d1f7      	bne.n	80070f4 <_fwalk_sglue+0xc>
 8007104:	4630      	mov	r0, r6
 8007106:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800710a:	89ab      	ldrh	r3, [r5, #12]
 800710c:	2b01      	cmp	r3, #1
 800710e:	d907      	bls.n	8007120 <_fwalk_sglue+0x38>
 8007110:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007114:	3301      	adds	r3, #1
 8007116:	d003      	beq.n	8007120 <_fwalk_sglue+0x38>
 8007118:	4629      	mov	r1, r5
 800711a:	4638      	mov	r0, r7
 800711c:	47c0      	blx	r8
 800711e:	4306      	orrs	r6, r0
 8007120:	3568      	adds	r5, #104	@ 0x68
 8007122:	e7e9      	b.n	80070f8 <_fwalk_sglue+0x10>

08007124 <siprintf>:
 8007124:	b40e      	push	{r1, r2, r3}
 8007126:	b500      	push	{lr}
 8007128:	b09c      	sub	sp, #112	@ 0x70
 800712a:	ab1d      	add	r3, sp, #116	@ 0x74
 800712c:	9002      	str	r0, [sp, #8]
 800712e:	9006      	str	r0, [sp, #24]
 8007130:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007134:	4809      	ldr	r0, [pc, #36]	@ (800715c <siprintf+0x38>)
 8007136:	9107      	str	r1, [sp, #28]
 8007138:	9104      	str	r1, [sp, #16]
 800713a:	4909      	ldr	r1, [pc, #36]	@ (8007160 <siprintf+0x3c>)
 800713c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007140:	9105      	str	r1, [sp, #20]
 8007142:	6800      	ldr	r0, [r0, #0]
 8007144:	9301      	str	r3, [sp, #4]
 8007146:	a902      	add	r1, sp, #8
 8007148:	f001 fbfc 	bl	8008944 <_svfiprintf_r>
 800714c:	9b02      	ldr	r3, [sp, #8]
 800714e:	2200      	movs	r2, #0
 8007150:	701a      	strb	r2, [r3, #0]
 8007152:	b01c      	add	sp, #112	@ 0x70
 8007154:	f85d eb04 	ldr.w	lr, [sp], #4
 8007158:	b003      	add	sp, #12
 800715a:	4770      	bx	lr
 800715c:	20000028 	.word	0x20000028
 8007160:	ffff0208 	.word	0xffff0208

08007164 <__sread>:
 8007164:	b510      	push	{r4, lr}
 8007166:	460c      	mov	r4, r1
 8007168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800716c:	f000 f86c 	bl	8007248 <_read_r>
 8007170:	2800      	cmp	r0, #0
 8007172:	bfab      	itete	ge
 8007174:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007176:	89a3      	ldrhlt	r3, [r4, #12]
 8007178:	181b      	addge	r3, r3, r0
 800717a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800717e:	bfac      	ite	ge
 8007180:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007182:	81a3      	strhlt	r3, [r4, #12]
 8007184:	bd10      	pop	{r4, pc}

08007186 <__swrite>:
 8007186:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800718a:	461f      	mov	r7, r3
 800718c:	898b      	ldrh	r3, [r1, #12]
 800718e:	05db      	lsls	r3, r3, #23
 8007190:	4605      	mov	r5, r0
 8007192:	460c      	mov	r4, r1
 8007194:	4616      	mov	r6, r2
 8007196:	d505      	bpl.n	80071a4 <__swrite+0x1e>
 8007198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800719c:	2302      	movs	r3, #2
 800719e:	2200      	movs	r2, #0
 80071a0:	f000 f840 	bl	8007224 <_lseek_r>
 80071a4:	89a3      	ldrh	r3, [r4, #12]
 80071a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80071ae:	81a3      	strh	r3, [r4, #12]
 80071b0:	4632      	mov	r2, r6
 80071b2:	463b      	mov	r3, r7
 80071b4:	4628      	mov	r0, r5
 80071b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071ba:	f000 b857 	b.w	800726c <_write_r>

080071be <__sseek>:
 80071be:	b510      	push	{r4, lr}
 80071c0:	460c      	mov	r4, r1
 80071c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071c6:	f000 f82d 	bl	8007224 <_lseek_r>
 80071ca:	1c43      	adds	r3, r0, #1
 80071cc:	89a3      	ldrh	r3, [r4, #12]
 80071ce:	bf15      	itete	ne
 80071d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80071d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80071d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80071da:	81a3      	strheq	r3, [r4, #12]
 80071dc:	bf18      	it	ne
 80071de:	81a3      	strhne	r3, [r4, #12]
 80071e0:	bd10      	pop	{r4, pc}

080071e2 <__sclose>:
 80071e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071e6:	f000 b80d 	b.w	8007204 <_close_r>

080071ea <memset>:
 80071ea:	4402      	add	r2, r0
 80071ec:	4603      	mov	r3, r0
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d100      	bne.n	80071f4 <memset+0xa>
 80071f2:	4770      	bx	lr
 80071f4:	f803 1b01 	strb.w	r1, [r3], #1
 80071f8:	e7f9      	b.n	80071ee <memset+0x4>
	...

080071fc <_localeconv_r>:
 80071fc:	4800      	ldr	r0, [pc, #0]	@ (8007200 <_localeconv_r+0x4>)
 80071fe:	4770      	bx	lr
 8007200:	20000168 	.word	0x20000168

08007204 <_close_r>:
 8007204:	b538      	push	{r3, r4, r5, lr}
 8007206:	4d06      	ldr	r5, [pc, #24]	@ (8007220 <_close_r+0x1c>)
 8007208:	2300      	movs	r3, #0
 800720a:	4604      	mov	r4, r0
 800720c:	4608      	mov	r0, r1
 800720e:	602b      	str	r3, [r5, #0]
 8007210:	f7ff f9ca 	bl	80065a8 <_close>
 8007214:	1c43      	adds	r3, r0, #1
 8007216:	d102      	bne.n	800721e <_close_r+0x1a>
 8007218:	682b      	ldr	r3, [r5, #0]
 800721a:	b103      	cbz	r3, 800721e <_close_r+0x1a>
 800721c:	6023      	str	r3, [r4, #0]
 800721e:	bd38      	pop	{r3, r4, r5, pc}
 8007220:	200004fc 	.word	0x200004fc

08007224 <_lseek_r>:
 8007224:	b538      	push	{r3, r4, r5, lr}
 8007226:	4d07      	ldr	r5, [pc, #28]	@ (8007244 <_lseek_r+0x20>)
 8007228:	4604      	mov	r4, r0
 800722a:	4608      	mov	r0, r1
 800722c:	4611      	mov	r1, r2
 800722e:	2200      	movs	r2, #0
 8007230:	602a      	str	r2, [r5, #0]
 8007232:	461a      	mov	r2, r3
 8007234:	f7ff f9df 	bl	80065f6 <_lseek>
 8007238:	1c43      	adds	r3, r0, #1
 800723a:	d102      	bne.n	8007242 <_lseek_r+0x1e>
 800723c:	682b      	ldr	r3, [r5, #0]
 800723e:	b103      	cbz	r3, 8007242 <_lseek_r+0x1e>
 8007240:	6023      	str	r3, [r4, #0]
 8007242:	bd38      	pop	{r3, r4, r5, pc}
 8007244:	200004fc 	.word	0x200004fc

08007248 <_read_r>:
 8007248:	b538      	push	{r3, r4, r5, lr}
 800724a:	4d07      	ldr	r5, [pc, #28]	@ (8007268 <_read_r+0x20>)
 800724c:	4604      	mov	r4, r0
 800724e:	4608      	mov	r0, r1
 8007250:	4611      	mov	r1, r2
 8007252:	2200      	movs	r2, #0
 8007254:	602a      	str	r2, [r5, #0]
 8007256:	461a      	mov	r2, r3
 8007258:	f7ff f96d 	bl	8006536 <_read>
 800725c:	1c43      	adds	r3, r0, #1
 800725e:	d102      	bne.n	8007266 <_read_r+0x1e>
 8007260:	682b      	ldr	r3, [r5, #0]
 8007262:	b103      	cbz	r3, 8007266 <_read_r+0x1e>
 8007264:	6023      	str	r3, [r4, #0]
 8007266:	bd38      	pop	{r3, r4, r5, pc}
 8007268:	200004fc 	.word	0x200004fc

0800726c <_write_r>:
 800726c:	b538      	push	{r3, r4, r5, lr}
 800726e:	4d07      	ldr	r5, [pc, #28]	@ (800728c <_write_r+0x20>)
 8007270:	4604      	mov	r4, r0
 8007272:	4608      	mov	r0, r1
 8007274:	4611      	mov	r1, r2
 8007276:	2200      	movs	r2, #0
 8007278:	602a      	str	r2, [r5, #0]
 800727a:	461a      	mov	r2, r3
 800727c:	f7ff f978 	bl	8006570 <_write>
 8007280:	1c43      	adds	r3, r0, #1
 8007282:	d102      	bne.n	800728a <_write_r+0x1e>
 8007284:	682b      	ldr	r3, [r5, #0]
 8007286:	b103      	cbz	r3, 800728a <_write_r+0x1e>
 8007288:	6023      	str	r3, [r4, #0]
 800728a:	bd38      	pop	{r3, r4, r5, pc}
 800728c:	200004fc 	.word	0x200004fc

08007290 <__errno>:
 8007290:	4b01      	ldr	r3, [pc, #4]	@ (8007298 <__errno+0x8>)
 8007292:	6818      	ldr	r0, [r3, #0]
 8007294:	4770      	bx	lr
 8007296:	bf00      	nop
 8007298:	20000028 	.word	0x20000028

0800729c <__libc_init_array>:
 800729c:	b570      	push	{r4, r5, r6, lr}
 800729e:	4d0d      	ldr	r5, [pc, #52]	@ (80072d4 <__libc_init_array+0x38>)
 80072a0:	4c0d      	ldr	r4, [pc, #52]	@ (80072d8 <__libc_init_array+0x3c>)
 80072a2:	1b64      	subs	r4, r4, r5
 80072a4:	10a4      	asrs	r4, r4, #2
 80072a6:	2600      	movs	r6, #0
 80072a8:	42a6      	cmp	r6, r4
 80072aa:	d109      	bne.n	80072c0 <__libc_init_array+0x24>
 80072ac:	4d0b      	ldr	r5, [pc, #44]	@ (80072dc <__libc_init_array+0x40>)
 80072ae:	4c0c      	ldr	r4, [pc, #48]	@ (80072e0 <__libc_init_array+0x44>)
 80072b0:	f002 f866 	bl	8009380 <_init>
 80072b4:	1b64      	subs	r4, r4, r5
 80072b6:	10a4      	asrs	r4, r4, #2
 80072b8:	2600      	movs	r6, #0
 80072ba:	42a6      	cmp	r6, r4
 80072bc:	d105      	bne.n	80072ca <__libc_init_array+0x2e>
 80072be:	bd70      	pop	{r4, r5, r6, pc}
 80072c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80072c4:	4798      	blx	r3
 80072c6:	3601      	adds	r6, #1
 80072c8:	e7ee      	b.n	80072a8 <__libc_init_array+0xc>
 80072ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80072ce:	4798      	blx	r3
 80072d0:	3601      	adds	r6, #1
 80072d2:	e7f2      	b.n	80072ba <__libc_init_array+0x1e>
 80072d4:	08009778 	.word	0x08009778
 80072d8:	08009778 	.word	0x08009778
 80072dc:	08009778 	.word	0x08009778
 80072e0:	0800977c 	.word	0x0800977c

080072e4 <__retarget_lock_init_recursive>:
 80072e4:	4770      	bx	lr

080072e6 <__retarget_lock_acquire_recursive>:
 80072e6:	4770      	bx	lr

080072e8 <__retarget_lock_release_recursive>:
 80072e8:	4770      	bx	lr

080072ea <quorem>:
 80072ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ee:	6903      	ldr	r3, [r0, #16]
 80072f0:	690c      	ldr	r4, [r1, #16]
 80072f2:	42a3      	cmp	r3, r4
 80072f4:	4607      	mov	r7, r0
 80072f6:	db7e      	blt.n	80073f6 <quorem+0x10c>
 80072f8:	3c01      	subs	r4, #1
 80072fa:	f101 0814 	add.w	r8, r1, #20
 80072fe:	00a3      	lsls	r3, r4, #2
 8007300:	f100 0514 	add.w	r5, r0, #20
 8007304:	9300      	str	r3, [sp, #0]
 8007306:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800730a:	9301      	str	r3, [sp, #4]
 800730c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007310:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007314:	3301      	adds	r3, #1
 8007316:	429a      	cmp	r2, r3
 8007318:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800731c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007320:	d32e      	bcc.n	8007380 <quorem+0x96>
 8007322:	f04f 0a00 	mov.w	sl, #0
 8007326:	46c4      	mov	ip, r8
 8007328:	46ae      	mov	lr, r5
 800732a:	46d3      	mov	fp, sl
 800732c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007330:	b298      	uxth	r0, r3
 8007332:	fb06 a000 	mla	r0, r6, r0, sl
 8007336:	0c02      	lsrs	r2, r0, #16
 8007338:	0c1b      	lsrs	r3, r3, #16
 800733a:	fb06 2303 	mla	r3, r6, r3, r2
 800733e:	f8de 2000 	ldr.w	r2, [lr]
 8007342:	b280      	uxth	r0, r0
 8007344:	b292      	uxth	r2, r2
 8007346:	1a12      	subs	r2, r2, r0
 8007348:	445a      	add	r2, fp
 800734a:	f8de 0000 	ldr.w	r0, [lr]
 800734e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007352:	b29b      	uxth	r3, r3
 8007354:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007358:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800735c:	b292      	uxth	r2, r2
 800735e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007362:	45e1      	cmp	r9, ip
 8007364:	f84e 2b04 	str.w	r2, [lr], #4
 8007368:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800736c:	d2de      	bcs.n	800732c <quorem+0x42>
 800736e:	9b00      	ldr	r3, [sp, #0]
 8007370:	58eb      	ldr	r3, [r5, r3]
 8007372:	b92b      	cbnz	r3, 8007380 <quorem+0x96>
 8007374:	9b01      	ldr	r3, [sp, #4]
 8007376:	3b04      	subs	r3, #4
 8007378:	429d      	cmp	r5, r3
 800737a:	461a      	mov	r2, r3
 800737c:	d32f      	bcc.n	80073de <quorem+0xf4>
 800737e:	613c      	str	r4, [r7, #16]
 8007380:	4638      	mov	r0, r7
 8007382:	f001 f97b 	bl	800867c <__mcmp>
 8007386:	2800      	cmp	r0, #0
 8007388:	db25      	blt.n	80073d6 <quorem+0xec>
 800738a:	4629      	mov	r1, r5
 800738c:	2000      	movs	r0, #0
 800738e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007392:	f8d1 c000 	ldr.w	ip, [r1]
 8007396:	fa1f fe82 	uxth.w	lr, r2
 800739a:	fa1f f38c 	uxth.w	r3, ip
 800739e:	eba3 030e 	sub.w	r3, r3, lr
 80073a2:	4403      	add	r3, r0
 80073a4:	0c12      	lsrs	r2, r2, #16
 80073a6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80073aa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80073b4:	45c1      	cmp	r9, r8
 80073b6:	f841 3b04 	str.w	r3, [r1], #4
 80073ba:	ea4f 4022 	mov.w	r0, r2, asr #16
 80073be:	d2e6      	bcs.n	800738e <quorem+0xa4>
 80073c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073c8:	b922      	cbnz	r2, 80073d4 <quorem+0xea>
 80073ca:	3b04      	subs	r3, #4
 80073cc:	429d      	cmp	r5, r3
 80073ce:	461a      	mov	r2, r3
 80073d0:	d30b      	bcc.n	80073ea <quorem+0x100>
 80073d2:	613c      	str	r4, [r7, #16]
 80073d4:	3601      	adds	r6, #1
 80073d6:	4630      	mov	r0, r6
 80073d8:	b003      	add	sp, #12
 80073da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073de:	6812      	ldr	r2, [r2, #0]
 80073e0:	3b04      	subs	r3, #4
 80073e2:	2a00      	cmp	r2, #0
 80073e4:	d1cb      	bne.n	800737e <quorem+0x94>
 80073e6:	3c01      	subs	r4, #1
 80073e8:	e7c6      	b.n	8007378 <quorem+0x8e>
 80073ea:	6812      	ldr	r2, [r2, #0]
 80073ec:	3b04      	subs	r3, #4
 80073ee:	2a00      	cmp	r2, #0
 80073f0:	d1ef      	bne.n	80073d2 <quorem+0xe8>
 80073f2:	3c01      	subs	r4, #1
 80073f4:	e7ea      	b.n	80073cc <quorem+0xe2>
 80073f6:	2000      	movs	r0, #0
 80073f8:	e7ee      	b.n	80073d8 <quorem+0xee>
 80073fa:	0000      	movs	r0, r0
 80073fc:	0000      	movs	r0, r0
	...

08007400 <_dtoa_r>:
 8007400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007404:	69c7      	ldr	r7, [r0, #28]
 8007406:	b099      	sub	sp, #100	@ 0x64
 8007408:	ed8d 0b02 	vstr	d0, [sp, #8]
 800740c:	ec55 4b10 	vmov	r4, r5, d0
 8007410:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007412:	9109      	str	r1, [sp, #36]	@ 0x24
 8007414:	4683      	mov	fp, r0
 8007416:	920e      	str	r2, [sp, #56]	@ 0x38
 8007418:	9313      	str	r3, [sp, #76]	@ 0x4c
 800741a:	b97f      	cbnz	r7, 800743c <_dtoa_r+0x3c>
 800741c:	2010      	movs	r0, #16
 800741e:	f000 fdfd 	bl	800801c <malloc>
 8007422:	4602      	mov	r2, r0
 8007424:	f8cb 001c 	str.w	r0, [fp, #28]
 8007428:	b920      	cbnz	r0, 8007434 <_dtoa_r+0x34>
 800742a:	4ba7      	ldr	r3, [pc, #668]	@ (80076c8 <_dtoa_r+0x2c8>)
 800742c:	21ef      	movs	r1, #239	@ 0xef
 800742e:	48a7      	ldr	r0, [pc, #668]	@ (80076cc <_dtoa_r+0x2cc>)
 8007430:	f001 fc68 	bl	8008d04 <__assert_func>
 8007434:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007438:	6007      	str	r7, [r0, #0]
 800743a:	60c7      	str	r7, [r0, #12]
 800743c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007440:	6819      	ldr	r1, [r3, #0]
 8007442:	b159      	cbz	r1, 800745c <_dtoa_r+0x5c>
 8007444:	685a      	ldr	r2, [r3, #4]
 8007446:	604a      	str	r2, [r1, #4]
 8007448:	2301      	movs	r3, #1
 800744a:	4093      	lsls	r3, r2
 800744c:	608b      	str	r3, [r1, #8]
 800744e:	4658      	mov	r0, fp
 8007450:	f000 feda 	bl	8008208 <_Bfree>
 8007454:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007458:	2200      	movs	r2, #0
 800745a:	601a      	str	r2, [r3, #0]
 800745c:	1e2b      	subs	r3, r5, #0
 800745e:	bfb9      	ittee	lt
 8007460:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007464:	9303      	strlt	r3, [sp, #12]
 8007466:	2300      	movge	r3, #0
 8007468:	6033      	strge	r3, [r6, #0]
 800746a:	9f03      	ldr	r7, [sp, #12]
 800746c:	4b98      	ldr	r3, [pc, #608]	@ (80076d0 <_dtoa_r+0x2d0>)
 800746e:	bfbc      	itt	lt
 8007470:	2201      	movlt	r2, #1
 8007472:	6032      	strlt	r2, [r6, #0]
 8007474:	43bb      	bics	r3, r7
 8007476:	d112      	bne.n	800749e <_dtoa_r+0x9e>
 8007478:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800747a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800747e:	6013      	str	r3, [r2, #0]
 8007480:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007484:	4323      	orrs	r3, r4
 8007486:	f000 854d 	beq.w	8007f24 <_dtoa_r+0xb24>
 800748a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800748c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80076e4 <_dtoa_r+0x2e4>
 8007490:	2b00      	cmp	r3, #0
 8007492:	f000 854f 	beq.w	8007f34 <_dtoa_r+0xb34>
 8007496:	f10a 0303 	add.w	r3, sl, #3
 800749a:	f000 bd49 	b.w	8007f30 <_dtoa_r+0xb30>
 800749e:	ed9d 7b02 	vldr	d7, [sp, #8]
 80074a2:	2200      	movs	r2, #0
 80074a4:	ec51 0b17 	vmov	r0, r1, d7
 80074a8:	2300      	movs	r3, #0
 80074aa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80074ae:	f7f9 fb2b 	bl	8000b08 <__aeabi_dcmpeq>
 80074b2:	4680      	mov	r8, r0
 80074b4:	b158      	cbz	r0, 80074ce <_dtoa_r+0xce>
 80074b6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80074b8:	2301      	movs	r3, #1
 80074ba:	6013      	str	r3, [r2, #0]
 80074bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80074be:	b113      	cbz	r3, 80074c6 <_dtoa_r+0xc6>
 80074c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80074c2:	4b84      	ldr	r3, [pc, #528]	@ (80076d4 <_dtoa_r+0x2d4>)
 80074c4:	6013      	str	r3, [r2, #0]
 80074c6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80076e8 <_dtoa_r+0x2e8>
 80074ca:	f000 bd33 	b.w	8007f34 <_dtoa_r+0xb34>
 80074ce:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80074d2:	aa16      	add	r2, sp, #88	@ 0x58
 80074d4:	a917      	add	r1, sp, #92	@ 0x5c
 80074d6:	4658      	mov	r0, fp
 80074d8:	f001 f980 	bl	80087dc <__d2b>
 80074dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80074e0:	4681      	mov	r9, r0
 80074e2:	2e00      	cmp	r6, #0
 80074e4:	d077      	beq.n	80075d6 <_dtoa_r+0x1d6>
 80074e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80074e8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80074ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80074f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80074fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007500:	4619      	mov	r1, r3
 8007502:	2200      	movs	r2, #0
 8007504:	4b74      	ldr	r3, [pc, #464]	@ (80076d8 <_dtoa_r+0x2d8>)
 8007506:	f7f8 fedf 	bl	80002c8 <__aeabi_dsub>
 800750a:	a369      	add	r3, pc, #420	@ (adr r3, 80076b0 <_dtoa_r+0x2b0>)
 800750c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007510:	f7f9 f892 	bl	8000638 <__aeabi_dmul>
 8007514:	a368      	add	r3, pc, #416	@ (adr r3, 80076b8 <_dtoa_r+0x2b8>)
 8007516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800751a:	f7f8 fed7 	bl	80002cc <__adddf3>
 800751e:	4604      	mov	r4, r0
 8007520:	4630      	mov	r0, r6
 8007522:	460d      	mov	r5, r1
 8007524:	f7f9 f81e 	bl	8000564 <__aeabi_i2d>
 8007528:	a365      	add	r3, pc, #404	@ (adr r3, 80076c0 <_dtoa_r+0x2c0>)
 800752a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800752e:	f7f9 f883 	bl	8000638 <__aeabi_dmul>
 8007532:	4602      	mov	r2, r0
 8007534:	460b      	mov	r3, r1
 8007536:	4620      	mov	r0, r4
 8007538:	4629      	mov	r1, r5
 800753a:	f7f8 fec7 	bl	80002cc <__adddf3>
 800753e:	4604      	mov	r4, r0
 8007540:	460d      	mov	r5, r1
 8007542:	f7f9 fb29 	bl	8000b98 <__aeabi_d2iz>
 8007546:	2200      	movs	r2, #0
 8007548:	4607      	mov	r7, r0
 800754a:	2300      	movs	r3, #0
 800754c:	4620      	mov	r0, r4
 800754e:	4629      	mov	r1, r5
 8007550:	f7f9 fae4 	bl	8000b1c <__aeabi_dcmplt>
 8007554:	b140      	cbz	r0, 8007568 <_dtoa_r+0x168>
 8007556:	4638      	mov	r0, r7
 8007558:	f7f9 f804 	bl	8000564 <__aeabi_i2d>
 800755c:	4622      	mov	r2, r4
 800755e:	462b      	mov	r3, r5
 8007560:	f7f9 fad2 	bl	8000b08 <__aeabi_dcmpeq>
 8007564:	b900      	cbnz	r0, 8007568 <_dtoa_r+0x168>
 8007566:	3f01      	subs	r7, #1
 8007568:	2f16      	cmp	r7, #22
 800756a:	d851      	bhi.n	8007610 <_dtoa_r+0x210>
 800756c:	4b5b      	ldr	r3, [pc, #364]	@ (80076dc <_dtoa_r+0x2dc>)
 800756e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007576:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800757a:	f7f9 facf 	bl	8000b1c <__aeabi_dcmplt>
 800757e:	2800      	cmp	r0, #0
 8007580:	d048      	beq.n	8007614 <_dtoa_r+0x214>
 8007582:	3f01      	subs	r7, #1
 8007584:	2300      	movs	r3, #0
 8007586:	9312      	str	r3, [sp, #72]	@ 0x48
 8007588:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800758a:	1b9b      	subs	r3, r3, r6
 800758c:	1e5a      	subs	r2, r3, #1
 800758e:	bf44      	itt	mi
 8007590:	f1c3 0801 	rsbmi	r8, r3, #1
 8007594:	2300      	movmi	r3, #0
 8007596:	9208      	str	r2, [sp, #32]
 8007598:	bf54      	ite	pl
 800759a:	f04f 0800 	movpl.w	r8, #0
 800759e:	9308      	strmi	r3, [sp, #32]
 80075a0:	2f00      	cmp	r7, #0
 80075a2:	db39      	blt.n	8007618 <_dtoa_r+0x218>
 80075a4:	9b08      	ldr	r3, [sp, #32]
 80075a6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80075a8:	443b      	add	r3, r7
 80075aa:	9308      	str	r3, [sp, #32]
 80075ac:	2300      	movs	r3, #0
 80075ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80075b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075b2:	2b09      	cmp	r3, #9
 80075b4:	d864      	bhi.n	8007680 <_dtoa_r+0x280>
 80075b6:	2b05      	cmp	r3, #5
 80075b8:	bfc4      	itt	gt
 80075ba:	3b04      	subgt	r3, #4
 80075bc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80075be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075c0:	f1a3 0302 	sub.w	r3, r3, #2
 80075c4:	bfcc      	ite	gt
 80075c6:	2400      	movgt	r4, #0
 80075c8:	2401      	movle	r4, #1
 80075ca:	2b03      	cmp	r3, #3
 80075cc:	d863      	bhi.n	8007696 <_dtoa_r+0x296>
 80075ce:	e8df f003 	tbb	[pc, r3]
 80075d2:	372a      	.short	0x372a
 80075d4:	5535      	.short	0x5535
 80075d6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80075da:	441e      	add	r6, r3
 80075dc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80075e0:	2b20      	cmp	r3, #32
 80075e2:	bfc1      	itttt	gt
 80075e4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80075e8:	409f      	lslgt	r7, r3
 80075ea:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80075ee:	fa24 f303 	lsrgt.w	r3, r4, r3
 80075f2:	bfd6      	itet	le
 80075f4:	f1c3 0320 	rsble	r3, r3, #32
 80075f8:	ea47 0003 	orrgt.w	r0, r7, r3
 80075fc:	fa04 f003 	lslle.w	r0, r4, r3
 8007600:	f7f8 ffa0 	bl	8000544 <__aeabi_ui2d>
 8007604:	2201      	movs	r2, #1
 8007606:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800760a:	3e01      	subs	r6, #1
 800760c:	9214      	str	r2, [sp, #80]	@ 0x50
 800760e:	e777      	b.n	8007500 <_dtoa_r+0x100>
 8007610:	2301      	movs	r3, #1
 8007612:	e7b8      	b.n	8007586 <_dtoa_r+0x186>
 8007614:	9012      	str	r0, [sp, #72]	@ 0x48
 8007616:	e7b7      	b.n	8007588 <_dtoa_r+0x188>
 8007618:	427b      	negs	r3, r7
 800761a:	930a      	str	r3, [sp, #40]	@ 0x28
 800761c:	2300      	movs	r3, #0
 800761e:	eba8 0807 	sub.w	r8, r8, r7
 8007622:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007624:	e7c4      	b.n	80075b0 <_dtoa_r+0x1b0>
 8007626:	2300      	movs	r3, #0
 8007628:	930b      	str	r3, [sp, #44]	@ 0x2c
 800762a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800762c:	2b00      	cmp	r3, #0
 800762e:	dc35      	bgt.n	800769c <_dtoa_r+0x29c>
 8007630:	2301      	movs	r3, #1
 8007632:	9300      	str	r3, [sp, #0]
 8007634:	9307      	str	r3, [sp, #28]
 8007636:	461a      	mov	r2, r3
 8007638:	920e      	str	r2, [sp, #56]	@ 0x38
 800763a:	e00b      	b.n	8007654 <_dtoa_r+0x254>
 800763c:	2301      	movs	r3, #1
 800763e:	e7f3      	b.n	8007628 <_dtoa_r+0x228>
 8007640:	2300      	movs	r3, #0
 8007642:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007644:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007646:	18fb      	adds	r3, r7, r3
 8007648:	9300      	str	r3, [sp, #0]
 800764a:	3301      	adds	r3, #1
 800764c:	2b01      	cmp	r3, #1
 800764e:	9307      	str	r3, [sp, #28]
 8007650:	bfb8      	it	lt
 8007652:	2301      	movlt	r3, #1
 8007654:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007658:	2100      	movs	r1, #0
 800765a:	2204      	movs	r2, #4
 800765c:	f102 0514 	add.w	r5, r2, #20
 8007660:	429d      	cmp	r5, r3
 8007662:	d91f      	bls.n	80076a4 <_dtoa_r+0x2a4>
 8007664:	6041      	str	r1, [r0, #4]
 8007666:	4658      	mov	r0, fp
 8007668:	f000 fd8e 	bl	8008188 <_Balloc>
 800766c:	4682      	mov	sl, r0
 800766e:	2800      	cmp	r0, #0
 8007670:	d13c      	bne.n	80076ec <_dtoa_r+0x2ec>
 8007672:	4b1b      	ldr	r3, [pc, #108]	@ (80076e0 <_dtoa_r+0x2e0>)
 8007674:	4602      	mov	r2, r0
 8007676:	f240 11af 	movw	r1, #431	@ 0x1af
 800767a:	e6d8      	b.n	800742e <_dtoa_r+0x2e>
 800767c:	2301      	movs	r3, #1
 800767e:	e7e0      	b.n	8007642 <_dtoa_r+0x242>
 8007680:	2401      	movs	r4, #1
 8007682:	2300      	movs	r3, #0
 8007684:	9309      	str	r3, [sp, #36]	@ 0x24
 8007686:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007688:	f04f 33ff 	mov.w	r3, #4294967295
 800768c:	9300      	str	r3, [sp, #0]
 800768e:	9307      	str	r3, [sp, #28]
 8007690:	2200      	movs	r2, #0
 8007692:	2312      	movs	r3, #18
 8007694:	e7d0      	b.n	8007638 <_dtoa_r+0x238>
 8007696:	2301      	movs	r3, #1
 8007698:	930b      	str	r3, [sp, #44]	@ 0x2c
 800769a:	e7f5      	b.n	8007688 <_dtoa_r+0x288>
 800769c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800769e:	9300      	str	r3, [sp, #0]
 80076a0:	9307      	str	r3, [sp, #28]
 80076a2:	e7d7      	b.n	8007654 <_dtoa_r+0x254>
 80076a4:	3101      	adds	r1, #1
 80076a6:	0052      	lsls	r2, r2, #1
 80076a8:	e7d8      	b.n	800765c <_dtoa_r+0x25c>
 80076aa:	bf00      	nop
 80076ac:	f3af 8000 	nop.w
 80076b0:	636f4361 	.word	0x636f4361
 80076b4:	3fd287a7 	.word	0x3fd287a7
 80076b8:	8b60c8b3 	.word	0x8b60c8b3
 80076bc:	3fc68a28 	.word	0x3fc68a28
 80076c0:	509f79fb 	.word	0x509f79fb
 80076c4:	3fd34413 	.word	0x3fd34413
 80076c8:	0800943d 	.word	0x0800943d
 80076cc:	08009454 	.word	0x08009454
 80076d0:	7ff00000 	.word	0x7ff00000
 80076d4:	0800940d 	.word	0x0800940d
 80076d8:	3ff80000 	.word	0x3ff80000
 80076dc:	08009550 	.word	0x08009550
 80076e0:	080094ac 	.word	0x080094ac
 80076e4:	08009439 	.word	0x08009439
 80076e8:	0800940c 	.word	0x0800940c
 80076ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80076f0:	6018      	str	r0, [r3, #0]
 80076f2:	9b07      	ldr	r3, [sp, #28]
 80076f4:	2b0e      	cmp	r3, #14
 80076f6:	f200 80a4 	bhi.w	8007842 <_dtoa_r+0x442>
 80076fa:	2c00      	cmp	r4, #0
 80076fc:	f000 80a1 	beq.w	8007842 <_dtoa_r+0x442>
 8007700:	2f00      	cmp	r7, #0
 8007702:	dd33      	ble.n	800776c <_dtoa_r+0x36c>
 8007704:	4bad      	ldr	r3, [pc, #692]	@ (80079bc <_dtoa_r+0x5bc>)
 8007706:	f007 020f 	and.w	r2, r7, #15
 800770a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800770e:	ed93 7b00 	vldr	d7, [r3]
 8007712:	05f8      	lsls	r0, r7, #23
 8007714:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007718:	ea4f 1427 	mov.w	r4, r7, asr #4
 800771c:	d516      	bpl.n	800774c <_dtoa_r+0x34c>
 800771e:	4ba8      	ldr	r3, [pc, #672]	@ (80079c0 <_dtoa_r+0x5c0>)
 8007720:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007724:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007728:	f7f9 f8b0 	bl	800088c <__aeabi_ddiv>
 800772c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007730:	f004 040f 	and.w	r4, r4, #15
 8007734:	2603      	movs	r6, #3
 8007736:	4da2      	ldr	r5, [pc, #648]	@ (80079c0 <_dtoa_r+0x5c0>)
 8007738:	b954      	cbnz	r4, 8007750 <_dtoa_r+0x350>
 800773a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800773e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007742:	f7f9 f8a3 	bl	800088c <__aeabi_ddiv>
 8007746:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800774a:	e028      	b.n	800779e <_dtoa_r+0x39e>
 800774c:	2602      	movs	r6, #2
 800774e:	e7f2      	b.n	8007736 <_dtoa_r+0x336>
 8007750:	07e1      	lsls	r1, r4, #31
 8007752:	d508      	bpl.n	8007766 <_dtoa_r+0x366>
 8007754:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007758:	e9d5 2300 	ldrd	r2, r3, [r5]
 800775c:	f7f8 ff6c 	bl	8000638 <__aeabi_dmul>
 8007760:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007764:	3601      	adds	r6, #1
 8007766:	1064      	asrs	r4, r4, #1
 8007768:	3508      	adds	r5, #8
 800776a:	e7e5      	b.n	8007738 <_dtoa_r+0x338>
 800776c:	f000 80d2 	beq.w	8007914 <_dtoa_r+0x514>
 8007770:	427c      	negs	r4, r7
 8007772:	4b92      	ldr	r3, [pc, #584]	@ (80079bc <_dtoa_r+0x5bc>)
 8007774:	4d92      	ldr	r5, [pc, #584]	@ (80079c0 <_dtoa_r+0x5c0>)
 8007776:	f004 020f 	and.w	r2, r4, #15
 800777a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800777e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007782:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007786:	f7f8 ff57 	bl	8000638 <__aeabi_dmul>
 800778a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800778e:	1124      	asrs	r4, r4, #4
 8007790:	2300      	movs	r3, #0
 8007792:	2602      	movs	r6, #2
 8007794:	2c00      	cmp	r4, #0
 8007796:	f040 80b2 	bne.w	80078fe <_dtoa_r+0x4fe>
 800779a:	2b00      	cmp	r3, #0
 800779c:	d1d3      	bne.n	8007746 <_dtoa_r+0x346>
 800779e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80077a0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	f000 80b7 	beq.w	8007918 <_dtoa_r+0x518>
 80077aa:	4b86      	ldr	r3, [pc, #536]	@ (80079c4 <_dtoa_r+0x5c4>)
 80077ac:	2200      	movs	r2, #0
 80077ae:	4620      	mov	r0, r4
 80077b0:	4629      	mov	r1, r5
 80077b2:	f7f9 f9b3 	bl	8000b1c <__aeabi_dcmplt>
 80077b6:	2800      	cmp	r0, #0
 80077b8:	f000 80ae 	beq.w	8007918 <_dtoa_r+0x518>
 80077bc:	9b07      	ldr	r3, [sp, #28]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	f000 80aa 	beq.w	8007918 <_dtoa_r+0x518>
 80077c4:	9b00      	ldr	r3, [sp, #0]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	dd37      	ble.n	800783a <_dtoa_r+0x43a>
 80077ca:	1e7b      	subs	r3, r7, #1
 80077cc:	9304      	str	r3, [sp, #16]
 80077ce:	4620      	mov	r0, r4
 80077d0:	4b7d      	ldr	r3, [pc, #500]	@ (80079c8 <_dtoa_r+0x5c8>)
 80077d2:	2200      	movs	r2, #0
 80077d4:	4629      	mov	r1, r5
 80077d6:	f7f8 ff2f 	bl	8000638 <__aeabi_dmul>
 80077da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077de:	9c00      	ldr	r4, [sp, #0]
 80077e0:	3601      	adds	r6, #1
 80077e2:	4630      	mov	r0, r6
 80077e4:	f7f8 febe 	bl	8000564 <__aeabi_i2d>
 80077e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80077ec:	f7f8 ff24 	bl	8000638 <__aeabi_dmul>
 80077f0:	4b76      	ldr	r3, [pc, #472]	@ (80079cc <_dtoa_r+0x5cc>)
 80077f2:	2200      	movs	r2, #0
 80077f4:	f7f8 fd6a 	bl	80002cc <__adddf3>
 80077f8:	4605      	mov	r5, r0
 80077fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80077fe:	2c00      	cmp	r4, #0
 8007800:	f040 808d 	bne.w	800791e <_dtoa_r+0x51e>
 8007804:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007808:	4b71      	ldr	r3, [pc, #452]	@ (80079d0 <_dtoa_r+0x5d0>)
 800780a:	2200      	movs	r2, #0
 800780c:	f7f8 fd5c 	bl	80002c8 <__aeabi_dsub>
 8007810:	4602      	mov	r2, r0
 8007812:	460b      	mov	r3, r1
 8007814:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007818:	462a      	mov	r2, r5
 800781a:	4633      	mov	r3, r6
 800781c:	f7f9 f99c 	bl	8000b58 <__aeabi_dcmpgt>
 8007820:	2800      	cmp	r0, #0
 8007822:	f040 828b 	bne.w	8007d3c <_dtoa_r+0x93c>
 8007826:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800782a:	462a      	mov	r2, r5
 800782c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007830:	f7f9 f974 	bl	8000b1c <__aeabi_dcmplt>
 8007834:	2800      	cmp	r0, #0
 8007836:	f040 8128 	bne.w	8007a8a <_dtoa_r+0x68a>
 800783a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800783e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007842:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007844:	2b00      	cmp	r3, #0
 8007846:	f2c0 815a 	blt.w	8007afe <_dtoa_r+0x6fe>
 800784a:	2f0e      	cmp	r7, #14
 800784c:	f300 8157 	bgt.w	8007afe <_dtoa_r+0x6fe>
 8007850:	4b5a      	ldr	r3, [pc, #360]	@ (80079bc <_dtoa_r+0x5bc>)
 8007852:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007856:	ed93 7b00 	vldr	d7, [r3]
 800785a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800785c:	2b00      	cmp	r3, #0
 800785e:	ed8d 7b00 	vstr	d7, [sp]
 8007862:	da03      	bge.n	800786c <_dtoa_r+0x46c>
 8007864:	9b07      	ldr	r3, [sp, #28]
 8007866:	2b00      	cmp	r3, #0
 8007868:	f340 8101 	ble.w	8007a6e <_dtoa_r+0x66e>
 800786c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007870:	4656      	mov	r6, sl
 8007872:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007876:	4620      	mov	r0, r4
 8007878:	4629      	mov	r1, r5
 800787a:	f7f9 f807 	bl	800088c <__aeabi_ddiv>
 800787e:	f7f9 f98b 	bl	8000b98 <__aeabi_d2iz>
 8007882:	4680      	mov	r8, r0
 8007884:	f7f8 fe6e 	bl	8000564 <__aeabi_i2d>
 8007888:	e9dd 2300 	ldrd	r2, r3, [sp]
 800788c:	f7f8 fed4 	bl	8000638 <__aeabi_dmul>
 8007890:	4602      	mov	r2, r0
 8007892:	460b      	mov	r3, r1
 8007894:	4620      	mov	r0, r4
 8007896:	4629      	mov	r1, r5
 8007898:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800789c:	f7f8 fd14 	bl	80002c8 <__aeabi_dsub>
 80078a0:	f806 4b01 	strb.w	r4, [r6], #1
 80078a4:	9d07      	ldr	r5, [sp, #28]
 80078a6:	eba6 040a 	sub.w	r4, r6, sl
 80078aa:	42a5      	cmp	r5, r4
 80078ac:	4602      	mov	r2, r0
 80078ae:	460b      	mov	r3, r1
 80078b0:	f040 8117 	bne.w	8007ae2 <_dtoa_r+0x6e2>
 80078b4:	f7f8 fd0a 	bl	80002cc <__adddf3>
 80078b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80078bc:	4604      	mov	r4, r0
 80078be:	460d      	mov	r5, r1
 80078c0:	f7f9 f94a 	bl	8000b58 <__aeabi_dcmpgt>
 80078c4:	2800      	cmp	r0, #0
 80078c6:	f040 80f9 	bne.w	8007abc <_dtoa_r+0x6bc>
 80078ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80078ce:	4620      	mov	r0, r4
 80078d0:	4629      	mov	r1, r5
 80078d2:	f7f9 f919 	bl	8000b08 <__aeabi_dcmpeq>
 80078d6:	b118      	cbz	r0, 80078e0 <_dtoa_r+0x4e0>
 80078d8:	f018 0f01 	tst.w	r8, #1
 80078dc:	f040 80ee 	bne.w	8007abc <_dtoa_r+0x6bc>
 80078e0:	4649      	mov	r1, r9
 80078e2:	4658      	mov	r0, fp
 80078e4:	f000 fc90 	bl	8008208 <_Bfree>
 80078e8:	2300      	movs	r3, #0
 80078ea:	7033      	strb	r3, [r6, #0]
 80078ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80078ee:	3701      	adds	r7, #1
 80078f0:	601f      	str	r7, [r3, #0]
 80078f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	f000 831d 	beq.w	8007f34 <_dtoa_r+0xb34>
 80078fa:	601e      	str	r6, [r3, #0]
 80078fc:	e31a      	b.n	8007f34 <_dtoa_r+0xb34>
 80078fe:	07e2      	lsls	r2, r4, #31
 8007900:	d505      	bpl.n	800790e <_dtoa_r+0x50e>
 8007902:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007906:	f7f8 fe97 	bl	8000638 <__aeabi_dmul>
 800790a:	3601      	adds	r6, #1
 800790c:	2301      	movs	r3, #1
 800790e:	1064      	asrs	r4, r4, #1
 8007910:	3508      	adds	r5, #8
 8007912:	e73f      	b.n	8007794 <_dtoa_r+0x394>
 8007914:	2602      	movs	r6, #2
 8007916:	e742      	b.n	800779e <_dtoa_r+0x39e>
 8007918:	9c07      	ldr	r4, [sp, #28]
 800791a:	9704      	str	r7, [sp, #16]
 800791c:	e761      	b.n	80077e2 <_dtoa_r+0x3e2>
 800791e:	4b27      	ldr	r3, [pc, #156]	@ (80079bc <_dtoa_r+0x5bc>)
 8007920:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007922:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007926:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800792a:	4454      	add	r4, sl
 800792c:	2900      	cmp	r1, #0
 800792e:	d053      	beq.n	80079d8 <_dtoa_r+0x5d8>
 8007930:	4928      	ldr	r1, [pc, #160]	@ (80079d4 <_dtoa_r+0x5d4>)
 8007932:	2000      	movs	r0, #0
 8007934:	f7f8 ffaa 	bl	800088c <__aeabi_ddiv>
 8007938:	4633      	mov	r3, r6
 800793a:	462a      	mov	r2, r5
 800793c:	f7f8 fcc4 	bl	80002c8 <__aeabi_dsub>
 8007940:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007944:	4656      	mov	r6, sl
 8007946:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800794a:	f7f9 f925 	bl	8000b98 <__aeabi_d2iz>
 800794e:	4605      	mov	r5, r0
 8007950:	f7f8 fe08 	bl	8000564 <__aeabi_i2d>
 8007954:	4602      	mov	r2, r0
 8007956:	460b      	mov	r3, r1
 8007958:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800795c:	f7f8 fcb4 	bl	80002c8 <__aeabi_dsub>
 8007960:	3530      	adds	r5, #48	@ 0x30
 8007962:	4602      	mov	r2, r0
 8007964:	460b      	mov	r3, r1
 8007966:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800796a:	f806 5b01 	strb.w	r5, [r6], #1
 800796e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007972:	f7f9 f8d3 	bl	8000b1c <__aeabi_dcmplt>
 8007976:	2800      	cmp	r0, #0
 8007978:	d171      	bne.n	8007a5e <_dtoa_r+0x65e>
 800797a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800797e:	4911      	ldr	r1, [pc, #68]	@ (80079c4 <_dtoa_r+0x5c4>)
 8007980:	2000      	movs	r0, #0
 8007982:	f7f8 fca1 	bl	80002c8 <__aeabi_dsub>
 8007986:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800798a:	f7f9 f8c7 	bl	8000b1c <__aeabi_dcmplt>
 800798e:	2800      	cmp	r0, #0
 8007990:	f040 8095 	bne.w	8007abe <_dtoa_r+0x6be>
 8007994:	42a6      	cmp	r6, r4
 8007996:	f43f af50 	beq.w	800783a <_dtoa_r+0x43a>
 800799a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800799e:	4b0a      	ldr	r3, [pc, #40]	@ (80079c8 <_dtoa_r+0x5c8>)
 80079a0:	2200      	movs	r2, #0
 80079a2:	f7f8 fe49 	bl	8000638 <__aeabi_dmul>
 80079a6:	4b08      	ldr	r3, [pc, #32]	@ (80079c8 <_dtoa_r+0x5c8>)
 80079a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80079ac:	2200      	movs	r2, #0
 80079ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079b2:	f7f8 fe41 	bl	8000638 <__aeabi_dmul>
 80079b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079ba:	e7c4      	b.n	8007946 <_dtoa_r+0x546>
 80079bc:	08009550 	.word	0x08009550
 80079c0:	08009528 	.word	0x08009528
 80079c4:	3ff00000 	.word	0x3ff00000
 80079c8:	40240000 	.word	0x40240000
 80079cc:	401c0000 	.word	0x401c0000
 80079d0:	40140000 	.word	0x40140000
 80079d4:	3fe00000 	.word	0x3fe00000
 80079d8:	4631      	mov	r1, r6
 80079da:	4628      	mov	r0, r5
 80079dc:	f7f8 fe2c 	bl	8000638 <__aeabi_dmul>
 80079e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80079e4:	9415      	str	r4, [sp, #84]	@ 0x54
 80079e6:	4656      	mov	r6, sl
 80079e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079ec:	f7f9 f8d4 	bl	8000b98 <__aeabi_d2iz>
 80079f0:	4605      	mov	r5, r0
 80079f2:	f7f8 fdb7 	bl	8000564 <__aeabi_i2d>
 80079f6:	4602      	mov	r2, r0
 80079f8:	460b      	mov	r3, r1
 80079fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079fe:	f7f8 fc63 	bl	80002c8 <__aeabi_dsub>
 8007a02:	3530      	adds	r5, #48	@ 0x30
 8007a04:	f806 5b01 	strb.w	r5, [r6], #1
 8007a08:	4602      	mov	r2, r0
 8007a0a:	460b      	mov	r3, r1
 8007a0c:	42a6      	cmp	r6, r4
 8007a0e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007a12:	f04f 0200 	mov.w	r2, #0
 8007a16:	d124      	bne.n	8007a62 <_dtoa_r+0x662>
 8007a18:	4bac      	ldr	r3, [pc, #688]	@ (8007ccc <_dtoa_r+0x8cc>)
 8007a1a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007a1e:	f7f8 fc55 	bl	80002cc <__adddf3>
 8007a22:	4602      	mov	r2, r0
 8007a24:	460b      	mov	r3, r1
 8007a26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a2a:	f7f9 f895 	bl	8000b58 <__aeabi_dcmpgt>
 8007a2e:	2800      	cmp	r0, #0
 8007a30:	d145      	bne.n	8007abe <_dtoa_r+0x6be>
 8007a32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007a36:	49a5      	ldr	r1, [pc, #660]	@ (8007ccc <_dtoa_r+0x8cc>)
 8007a38:	2000      	movs	r0, #0
 8007a3a:	f7f8 fc45 	bl	80002c8 <__aeabi_dsub>
 8007a3e:	4602      	mov	r2, r0
 8007a40:	460b      	mov	r3, r1
 8007a42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a46:	f7f9 f869 	bl	8000b1c <__aeabi_dcmplt>
 8007a4a:	2800      	cmp	r0, #0
 8007a4c:	f43f aef5 	beq.w	800783a <_dtoa_r+0x43a>
 8007a50:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007a52:	1e73      	subs	r3, r6, #1
 8007a54:	9315      	str	r3, [sp, #84]	@ 0x54
 8007a56:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007a5a:	2b30      	cmp	r3, #48	@ 0x30
 8007a5c:	d0f8      	beq.n	8007a50 <_dtoa_r+0x650>
 8007a5e:	9f04      	ldr	r7, [sp, #16]
 8007a60:	e73e      	b.n	80078e0 <_dtoa_r+0x4e0>
 8007a62:	4b9b      	ldr	r3, [pc, #620]	@ (8007cd0 <_dtoa_r+0x8d0>)
 8007a64:	f7f8 fde8 	bl	8000638 <__aeabi_dmul>
 8007a68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a6c:	e7bc      	b.n	80079e8 <_dtoa_r+0x5e8>
 8007a6e:	d10c      	bne.n	8007a8a <_dtoa_r+0x68a>
 8007a70:	4b98      	ldr	r3, [pc, #608]	@ (8007cd4 <_dtoa_r+0x8d4>)
 8007a72:	2200      	movs	r2, #0
 8007a74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a78:	f7f8 fdde 	bl	8000638 <__aeabi_dmul>
 8007a7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a80:	f7f9 f860 	bl	8000b44 <__aeabi_dcmpge>
 8007a84:	2800      	cmp	r0, #0
 8007a86:	f000 8157 	beq.w	8007d38 <_dtoa_r+0x938>
 8007a8a:	2400      	movs	r4, #0
 8007a8c:	4625      	mov	r5, r4
 8007a8e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a90:	43db      	mvns	r3, r3
 8007a92:	9304      	str	r3, [sp, #16]
 8007a94:	4656      	mov	r6, sl
 8007a96:	2700      	movs	r7, #0
 8007a98:	4621      	mov	r1, r4
 8007a9a:	4658      	mov	r0, fp
 8007a9c:	f000 fbb4 	bl	8008208 <_Bfree>
 8007aa0:	2d00      	cmp	r5, #0
 8007aa2:	d0dc      	beq.n	8007a5e <_dtoa_r+0x65e>
 8007aa4:	b12f      	cbz	r7, 8007ab2 <_dtoa_r+0x6b2>
 8007aa6:	42af      	cmp	r7, r5
 8007aa8:	d003      	beq.n	8007ab2 <_dtoa_r+0x6b2>
 8007aaa:	4639      	mov	r1, r7
 8007aac:	4658      	mov	r0, fp
 8007aae:	f000 fbab 	bl	8008208 <_Bfree>
 8007ab2:	4629      	mov	r1, r5
 8007ab4:	4658      	mov	r0, fp
 8007ab6:	f000 fba7 	bl	8008208 <_Bfree>
 8007aba:	e7d0      	b.n	8007a5e <_dtoa_r+0x65e>
 8007abc:	9704      	str	r7, [sp, #16]
 8007abe:	4633      	mov	r3, r6
 8007ac0:	461e      	mov	r6, r3
 8007ac2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ac6:	2a39      	cmp	r2, #57	@ 0x39
 8007ac8:	d107      	bne.n	8007ada <_dtoa_r+0x6da>
 8007aca:	459a      	cmp	sl, r3
 8007acc:	d1f8      	bne.n	8007ac0 <_dtoa_r+0x6c0>
 8007ace:	9a04      	ldr	r2, [sp, #16]
 8007ad0:	3201      	adds	r2, #1
 8007ad2:	9204      	str	r2, [sp, #16]
 8007ad4:	2230      	movs	r2, #48	@ 0x30
 8007ad6:	f88a 2000 	strb.w	r2, [sl]
 8007ada:	781a      	ldrb	r2, [r3, #0]
 8007adc:	3201      	adds	r2, #1
 8007ade:	701a      	strb	r2, [r3, #0]
 8007ae0:	e7bd      	b.n	8007a5e <_dtoa_r+0x65e>
 8007ae2:	4b7b      	ldr	r3, [pc, #492]	@ (8007cd0 <_dtoa_r+0x8d0>)
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	f7f8 fda7 	bl	8000638 <__aeabi_dmul>
 8007aea:	2200      	movs	r2, #0
 8007aec:	2300      	movs	r3, #0
 8007aee:	4604      	mov	r4, r0
 8007af0:	460d      	mov	r5, r1
 8007af2:	f7f9 f809 	bl	8000b08 <__aeabi_dcmpeq>
 8007af6:	2800      	cmp	r0, #0
 8007af8:	f43f aebb 	beq.w	8007872 <_dtoa_r+0x472>
 8007afc:	e6f0      	b.n	80078e0 <_dtoa_r+0x4e0>
 8007afe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007b00:	2a00      	cmp	r2, #0
 8007b02:	f000 80db 	beq.w	8007cbc <_dtoa_r+0x8bc>
 8007b06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b08:	2a01      	cmp	r2, #1
 8007b0a:	f300 80bf 	bgt.w	8007c8c <_dtoa_r+0x88c>
 8007b0e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007b10:	2a00      	cmp	r2, #0
 8007b12:	f000 80b7 	beq.w	8007c84 <_dtoa_r+0x884>
 8007b16:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007b1a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007b1c:	4646      	mov	r6, r8
 8007b1e:	9a08      	ldr	r2, [sp, #32]
 8007b20:	2101      	movs	r1, #1
 8007b22:	441a      	add	r2, r3
 8007b24:	4658      	mov	r0, fp
 8007b26:	4498      	add	r8, r3
 8007b28:	9208      	str	r2, [sp, #32]
 8007b2a:	f000 fc21 	bl	8008370 <__i2b>
 8007b2e:	4605      	mov	r5, r0
 8007b30:	b15e      	cbz	r6, 8007b4a <_dtoa_r+0x74a>
 8007b32:	9b08      	ldr	r3, [sp, #32]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	dd08      	ble.n	8007b4a <_dtoa_r+0x74a>
 8007b38:	42b3      	cmp	r3, r6
 8007b3a:	9a08      	ldr	r2, [sp, #32]
 8007b3c:	bfa8      	it	ge
 8007b3e:	4633      	movge	r3, r6
 8007b40:	eba8 0803 	sub.w	r8, r8, r3
 8007b44:	1af6      	subs	r6, r6, r3
 8007b46:	1ad3      	subs	r3, r2, r3
 8007b48:	9308      	str	r3, [sp, #32]
 8007b4a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b4c:	b1f3      	cbz	r3, 8007b8c <_dtoa_r+0x78c>
 8007b4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	f000 80b7 	beq.w	8007cc4 <_dtoa_r+0x8c4>
 8007b56:	b18c      	cbz	r4, 8007b7c <_dtoa_r+0x77c>
 8007b58:	4629      	mov	r1, r5
 8007b5a:	4622      	mov	r2, r4
 8007b5c:	4658      	mov	r0, fp
 8007b5e:	f000 fcc7 	bl	80084f0 <__pow5mult>
 8007b62:	464a      	mov	r2, r9
 8007b64:	4601      	mov	r1, r0
 8007b66:	4605      	mov	r5, r0
 8007b68:	4658      	mov	r0, fp
 8007b6a:	f000 fc17 	bl	800839c <__multiply>
 8007b6e:	4649      	mov	r1, r9
 8007b70:	9004      	str	r0, [sp, #16]
 8007b72:	4658      	mov	r0, fp
 8007b74:	f000 fb48 	bl	8008208 <_Bfree>
 8007b78:	9b04      	ldr	r3, [sp, #16]
 8007b7a:	4699      	mov	r9, r3
 8007b7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b7e:	1b1a      	subs	r2, r3, r4
 8007b80:	d004      	beq.n	8007b8c <_dtoa_r+0x78c>
 8007b82:	4649      	mov	r1, r9
 8007b84:	4658      	mov	r0, fp
 8007b86:	f000 fcb3 	bl	80084f0 <__pow5mult>
 8007b8a:	4681      	mov	r9, r0
 8007b8c:	2101      	movs	r1, #1
 8007b8e:	4658      	mov	r0, fp
 8007b90:	f000 fbee 	bl	8008370 <__i2b>
 8007b94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b96:	4604      	mov	r4, r0
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	f000 81cf 	beq.w	8007f3c <_dtoa_r+0xb3c>
 8007b9e:	461a      	mov	r2, r3
 8007ba0:	4601      	mov	r1, r0
 8007ba2:	4658      	mov	r0, fp
 8007ba4:	f000 fca4 	bl	80084f0 <__pow5mult>
 8007ba8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007baa:	2b01      	cmp	r3, #1
 8007bac:	4604      	mov	r4, r0
 8007bae:	f300 8095 	bgt.w	8007cdc <_dtoa_r+0x8dc>
 8007bb2:	9b02      	ldr	r3, [sp, #8]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	f040 8087 	bne.w	8007cc8 <_dtoa_r+0x8c8>
 8007bba:	9b03      	ldr	r3, [sp, #12]
 8007bbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	f040 8089 	bne.w	8007cd8 <_dtoa_r+0x8d8>
 8007bc6:	9b03      	ldr	r3, [sp, #12]
 8007bc8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007bcc:	0d1b      	lsrs	r3, r3, #20
 8007bce:	051b      	lsls	r3, r3, #20
 8007bd0:	b12b      	cbz	r3, 8007bde <_dtoa_r+0x7de>
 8007bd2:	9b08      	ldr	r3, [sp, #32]
 8007bd4:	3301      	adds	r3, #1
 8007bd6:	9308      	str	r3, [sp, #32]
 8007bd8:	f108 0801 	add.w	r8, r8, #1
 8007bdc:	2301      	movs	r3, #1
 8007bde:	930a      	str	r3, [sp, #40]	@ 0x28
 8007be0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	f000 81b0 	beq.w	8007f48 <_dtoa_r+0xb48>
 8007be8:	6923      	ldr	r3, [r4, #16]
 8007bea:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007bee:	6918      	ldr	r0, [r3, #16]
 8007bf0:	f000 fb72 	bl	80082d8 <__hi0bits>
 8007bf4:	f1c0 0020 	rsb	r0, r0, #32
 8007bf8:	9b08      	ldr	r3, [sp, #32]
 8007bfa:	4418      	add	r0, r3
 8007bfc:	f010 001f 	ands.w	r0, r0, #31
 8007c00:	d077      	beq.n	8007cf2 <_dtoa_r+0x8f2>
 8007c02:	f1c0 0320 	rsb	r3, r0, #32
 8007c06:	2b04      	cmp	r3, #4
 8007c08:	dd6b      	ble.n	8007ce2 <_dtoa_r+0x8e2>
 8007c0a:	9b08      	ldr	r3, [sp, #32]
 8007c0c:	f1c0 001c 	rsb	r0, r0, #28
 8007c10:	4403      	add	r3, r0
 8007c12:	4480      	add	r8, r0
 8007c14:	4406      	add	r6, r0
 8007c16:	9308      	str	r3, [sp, #32]
 8007c18:	f1b8 0f00 	cmp.w	r8, #0
 8007c1c:	dd05      	ble.n	8007c2a <_dtoa_r+0x82a>
 8007c1e:	4649      	mov	r1, r9
 8007c20:	4642      	mov	r2, r8
 8007c22:	4658      	mov	r0, fp
 8007c24:	f000 fcbe 	bl	80085a4 <__lshift>
 8007c28:	4681      	mov	r9, r0
 8007c2a:	9b08      	ldr	r3, [sp, #32]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	dd05      	ble.n	8007c3c <_dtoa_r+0x83c>
 8007c30:	4621      	mov	r1, r4
 8007c32:	461a      	mov	r2, r3
 8007c34:	4658      	mov	r0, fp
 8007c36:	f000 fcb5 	bl	80085a4 <__lshift>
 8007c3a:	4604      	mov	r4, r0
 8007c3c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d059      	beq.n	8007cf6 <_dtoa_r+0x8f6>
 8007c42:	4621      	mov	r1, r4
 8007c44:	4648      	mov	r0, r9
 8007c46:	f000 fd19 	bl	800867c <__mcmp>
 8007c4a:	2800      	cmp	r0, #0
 8007c4c:	da53      	bge.n	8007cf6 <_dtoa_r+0x8f6>
 8007c4e:	1e7b      	subs	r3, r7, #1
 8007c50:	9304      	str	r3, [sp, #16]
 8007c52:	4649      	mov	r1, r9
 8007c54:	2300      	movs	r3, #0
 8007c56:	220a      	movs	r2, #10
 8007c58:	4658      	mov	r0, fp
 8007c5a:	f000 faf7 	bl	800824c <__multadd>
 8007c5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c60:	4681      	mov	r9, r0
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	f000 8172 	beq.w	8007f4c <_dtoa_r+0xb4c>
 8007c68:	2300      	movs	r3, #0
 8007c6a:	4629      	mov	r1, r5
 8007c6c:	220a      	movs	r2, #10
 8007c6e:	4658      	mov	r0, fp
 8007c70:	f000 faec 	bl	800824c <__multadd>
 8007c74:	9b00      	ldr	r3, [sp, #0]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	4605      	mov	r5, r0
 8007c7a:	dc67      	bgt.n	8007d4c <_dtoa_r+0x94c>
 8007c7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c7e:	2b02      	cmp	r3, #2
 8007c80:	dc41      	bgt.n	8007d06 <_dtoa_r+0x906>
 8007c82:	e063      	b.n	8007d4c <_dtoa_r+0x94c>
 8007c84:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007c86:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007c8a:	e746      	b.n	8007b1a <_dtoa_r+0x71a>
 8007c8c:	9b07      	ldr	r3, [sp, #28]
 8007c8e:	1e5c      	subs	r4, r3, #1
 8007c90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c92:	42a3      	cmp	r3, r4
 8007c94:	bfbf      	itttt	lt
 8007c96:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007c98:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007c9a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007c9c:	1ae3      	sublt	r3, r4, r3
 8007c9e:	bfb4      	ite	lt
 8007ca0:	18d2      	addlt	r2, r2, r3
 8007ca2:	1b1c      	subge	r4, r3, r4
 8007ca4:	9b07      	ldr	r3, [sp, #28]
 8007ca6:	bfbc      	itt	lt
 8007ca8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007caa:	2400      	movlt	r4, #0
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	bfb5      	itete	lt
 8007cb0:	eba8 0603 	sublt.w	r6, r8, r3
 8007cb4:	9b07      	ldrge	r3, [sp, #28]
 8007cb6:	2300      	movlt	r3, #0
 8007cb8:	4646      	movge	r6, r8
 8007cba:	e730      	b.n	8007b1e <_dtoa_r+0x71e>
 8007cbc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007cbe:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007cc0:	4646      	mov	r6, r8
 8007cc2:	e735      	b.n	8007b30 <_dtoa_r+0x730>
 8007cc4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007cc6:	e75c      	b.n	8007b82 <_dtoa_r+0x782>
 8007cc8:	2300      	movs	r3, #0
 8007cca:	e788      	b.n	8007bde <_dtoa_r+0x7de>
 8007ccc:	3fe00000 	.word	0x3fe00000
 8007cd0:	40240000 	.word	0x40240000
 8007cd4:	40140000 	.word	0x40140000
 8007cd8:	9b02      	ldr	r3, [sp, #8]
 8007cda:	e780      	b.n	8007bde <_dtoa_r+0x7de>
 8007cdc:	2300      	movs	r3, #0
 8007cde:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ce0:	e782      	b.n	8007be8 <_dtoa_r+0x7e8>
 8007ce2:	d099      	beq.n	8007c18 <_dtoa_r+0x818>
 8007ce4:	9a08      	ldr	r2, [sp, #32]
 8007ce6:	331c      	adds	r3, #28
 8007ce8:	441a      	add	r2, r3
 8007cea:	4498      	add	r8, r3
 8007cec:	441e      	add	r6, r3
 8007cee:	9208      	str	r2, [sp, #32]
 8007cf0:	e792      	b.n	8007c18 <_dtoa_r+0x818>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	e7f6      	b.n	8007ce4 <_dtoa_r+0x8e4>
 8007cf6:	9b07      	ldr	r3, [sp, #28]
 8007cf8:	9704      	str	r7, [sp, #16]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	dc20      	bgt.n	8007d40 <_dtoa_r+0x940>
 8007cfe:	9300      	str	r3, [sp, #0]
 8007d00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d02:	2b02      	cmp	r3, #2
 8007d04:	dd1e      	ble.n	8007d44 <_dtoa_r+0x944>
 8007d06:	9b00      	ldr	r3, [sp, #0]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	f47f aec0 	bne.w	8007a8e <_dtoa_r+0x68e>
 8007d0e:	4621      	mov	r1, r4
 8007d10:	2205      	movs	r2, #5
 8007d12:	4658      	mov	r0, fp
 8007d14:	f000 fa9a 	bl	800824c <__multadd>
 8007d18:	4601      	mov	r1, r0
 8007d1a:	4604      	mov	r4, r0
 8007d1c:	4648      	mov	r0, r9
 8007d1e:	f000 fcad 	bl	800867c <__mcmp>
 8007d22:	2800      	cmp	r0, #0
 8007d24:	f77f aeb3 	ble.w	8007a8e <_dtoa_r+0x68e>
 8007d28:	4656      	mov	r6, sl
 8007d2a:	2331      	movs	r3, #49	@ 0x31
 8007d2c:	f806 3b01 	strb.w	r3, [r6], #1
 8007d30:	9b04      	ldr	r3, [sp, #16]
 8007d32:	3301      	adds	r3, #1
 8007d34:	9304      	str	r3, [sp, #16]
 8007d36:	e6ae      	b.n	8007a96 <_dtoa_r+0x696>
 8007d38:	9c07      	ldr	r4, [sp, #28]
 8007d3a:	9704      	str	r7, [sp, #16]
 8007d3c:	4625      	mov	r5, r4
 8007d3e:	e7f3      	b.n	8007d28 <_dtoa_r+0x928>
 8007d40:	9b07      	ldr	r3, [sp, #28]
 8007d42:	9300      	str	r3, [sp, #0]
 8007d44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	f000 8104 	beq.w	8007f54 <_dtoa_r+0xb54>
 8007d4c:	2e00      	cmp	r6, #0
 8007d4e:	dd05      	ble.n	8007d5c <_dtoa_r+0x95c>
 8007d50:	4629      	mov	r1, r5
 8007d52:	4632      	mov	r2, r6
 8007d54:	4658      	mov	r0, fp
 8007d56:	f000 fc25 	bl	80085a4 <__lshift>
 8007d5a:	4605      	mov	r5, r0
 8007d5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d05a      	beq.n	8007e18 <_dtoa_r+0xa18>
 8007d62:	6869      	ldr	r1, [r5, #4]
 8007d64:	4658      	mov	r0, fp
 8007d66:	f000 fa0f 	bl	8008188 <_Balloc>
 8007d6a:	4606      	mov	r6, r0
 8007d6c:	b928      	cbnz	r0, 8007d7a <_dtoa_r+0x97a>
 8007d6e:	4b84      	ldr	r3, [pc, #528]	@ (8007f80 <_dtoa_r+0xb80>)
 8007d70:	4602      	mov	r2, r0
 8007d72:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007d76:	f7ff bb5a 	b.w	800742e <_dtoa_r+0x2e>
 8007d7a:	692a      	ldr	r2, [r5, #16]
 8007d7c:	3202      	adds	r2, #2
 8007d7e:	0092      	lsls	r2, r2, #2
 8007d80:	f105 010c 	add.w	r1, r5, #12
 8007d84:	300c      	adds	r0, #12
 8007d86:	f000 ffaf 	bl	8008ce8 <memcpy>
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	4631      	mov	r1, r6
 8007d8e:	4658      	mov	r0, fp
 8007d90:	f000 fc08 	bl	80085a4 <__lshift>
 8007d94:	f10a 0301 	add.w	r3, sl, #1
 8007d98:	9307      	str	r3, [sp, #28]
 8007d9a:	9b00      	ldr	r3, [sp, #0]
 8007d9c:	4453      	add	r3, sl
 8007d9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007da0:	9b02      	ldr	r3, [sp, #8]
 8007da2:	f003 0301 	and.w	r3, r3, #1
 8007da6:	462f      	mov	r7, r5
 8007da8:	930a      	str	r3, [sp, #40]	@ 0x28
 8007daa:	4605      	mov	r5, r0
 8007dac:	9b07      	ldr	r3, [sp, #28]
 8007dae:	4621      	mov	r1, r4
 8007db0:	3b01      	subs	r3, #1
 8007db2:	4648      	mov	r0, r9
 8007db4:	9300      	str	r3, [sp, #0]
 8007db6:	f7ff fa98 	bl	80072ea <quorem>
 8007dba:	4639      	mov	r1, r7
 8007dbc:	9002      	str	r0, [sp, #8]
 8007dbe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007dc2:	4648      	mov	r0, r9
 8007dc4:	f000 fc5a 	bl	800867c <__mcmp>
 8007dc8:	462a      	mov	r2, r5
 8007dca:	9008      	str	r0, [sp, #32]
 8007dcc:	4621      	mov	r1, r4
 8007dce:	4658      	mov	r0, fp
 8007dd0:	f000 fc70 	bl	80086b4 <__mdiff>
 8007dd4:	68c2      	ldr	r2, [r0, #12]
 8007dd6:	4606      	mov	r6, r0
 8007dd8:	bb02      	cbnz	r2, 8007e1c <_dtoa_r+0xa1c>
 8007dda:	4601      	mov	r1, r0
 8007ddc:	4648      	mov	r0, r9
 8007dde:	f000 fc4d 	bl	800867c <__mcmp>
 8007de2:	4602      	mov	r2, r0
 8007de4:	4631      	mov	r1, r6
 8007de6:	4658      	mov	r0, fp
 8007de8:	920e      	str	r2, [sp, #56]	@ 0x38
 8007dea:	f000 fa0d 	bl	8008208 <_Bfree>
 8007dee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007df0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007df2:	9e07      	ldr	r6, [sp, #28]
 8007df4:	ea43 0102 	orr.w	r1, r3, r2
 8007df8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007dfa:	4319      	orrs	r1, r3
 8007dfc:	d110      	bne.n	8007e20 <_dtoa_r+0xa20>
 8007dfe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007e02:	d029      	beq.n	8007e58 <_dtoa_r+0xa58>
 8007e04:	9b08      	ldr	r3, [sp, #32]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	dd02      	ble.n	8007e10 <_dtoa_r+0xa10>
 8007e0a:	9b02      	ldr	r3, [sp, #8]
 8007e0c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007e10:	9b00      	ldr	r3, [sp, #0]
 8007e12:	f883 8000 	strb.w	r8, [r3]
 8007e16:	e63f      	b.n	8007a98 <_dtoa_r+0x698>
 8007e18:	4628      	mov	r0, r5
 8007e1a:	e7bb      	b.n	8007d94 <_dtoa_r+0x994>
 8007e1c:	2201      	movs	r2, #1
 8007e1e:	e7e1      	b.n	8007de4 <_dtoa_r+0x9e4>
 8007e20:	9b08      	ldr	r3, [sp, #32]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	db04      	blt.n	8007e30 <_dtoa_r+0xa30>
 8007e26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007e28:	430b      	orrs	r3, r1
 8007e2a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007e2c:	430b      	orrs	r3, r1
 8007e2e:	d120      	bne.n	8007e72 <_dtoa_r+0xa72>
 8007e30:	2a00      	cmp	r2, #0
 8007e32:	dded      	ble.n	8007e10 <_dtoa_r+0xa10>
 8007e34:	4649      	mov	r1, r9
 8007e36:	2201      	movs	r2, #1
 8007e38:	4658      	mov	r0, fp
 8007e3a:	f000 fbb3 	bl	80085a4 <__lshift>
 8007e3e:	4621      	mov	r1, r4
 8007e40:	4681      	mov	r9, r0
 8007e42:	f000 fc1b 	bl	800867c <__mcmp>
 8007e46:	2800      	cmp	r0, #0
 8007e48:	dc03      	bgt.n	8007e52 <_dtoa_r+0xa52>
 8007e4a:	d1e1      	bne.n	8007e10 <_dtoa_r+0xa10>
 8007e4c:	f018 0f01 	tst.w	r8, #1
 8007e50:	d0de      	beq.n	8007e10 <_dtoa_r+0xa10>
 8007e52:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007e56:	d1d8      	bne.n	8007e0a <_dtoa_r+0xa0a>
 8007e58:	9a00      	ldr	r2, [sp, #0]
 8007e5a:	2339      	movs	r3, #57	@ 0x39
 8007e5c:	7013      	strb	r3, [r2, #0]
 8007e5e:	4633      	mov	r3, r6
 8007e60:	461e      	mov	r6, r3
 8007e62:	3b01      	subs	r3, #1
 8007e64:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007e68:	2a39      	cmp	r2, #57	@ 0x39
 8007e6a:	d052      	beq.n	8007f12 <_dtoa_r+0xb12>
 8007e6c:	3201      	adds	r2, #1
 8007e6e:	701a      	strb	r2, [r3, #0]
 8007e70:	e612      	b.n	8007a98 <_dtoa_r+0x698>
 8007e72:	2a00      	cmp	r2, #0
 8007e74:	dd07      	ble.n	8007e86 <_dtoa_r+0xa86>
 8007e76:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007e7a:	d0ed      	beq.n	8007e58 <_dtoa_r+0xa58>
 8007e7c:	9a00      	ldr	r2, [sp, #0]
 8007e7e:	f108 0301 	add.w	r3, r8, #1
 8007e82:	7013      	strb	r3, [r2, #0]
 8007e84:	e608      	b.n	8007a98 <_dtoa_r+0x698>
 8007e86:	9b07      	ldr	r3, [sp, #28]
 8007e88:	9a07      	ldr	r2, [sp, #28]
 8007e8a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007e8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d028      	beq.n	8007ee6 <_dtoa_r+0xae6>
 8007e94:	4649      	mov	r1, r9
 8007e96:	2300      	movs	r3, #0
 8007e98:	220a      	movs	r2, #10
 8007e9a:	4658      	mov	r0, fp
 8007e9c:	f000 f9d6 	bl	800824c <__multadd>
 8007ea0:	42af      	cmp	r7, r5
 8007ea2:	4681      	mov	r9, r0
 8007ea4:	f04f 0300 	mov.w	r3, #0
 8007ea8:	f04f 020a 	mov.w	r2, #10
 8007eac:	4639      	mov	r1, r7
 8007eae:	4658      	mov	r0, fp
 8007eb0:	d107      	bne.n	8007ec2 <_dtoa_r+0xac2>
 8007eb2:	f000 f9cb 	bl	800824c <__multadd>
 8007eb6:	4607      	mov	r7, r0
 8007eb8:	4605      	mov	r5, r0
 8007eba:	9b07      	ldr	r3, [sp, #28]
 8007ebc:	3301      	adds	r3, #1
 8007ebe:	9307      	str	r3, [sp, #28]
 8007ec0:	e774      	b.n	8007dac <_dtoa_r+0x9ac>
 8007ec2:	f000 f9c3 	bl	800824c <__multadd>
 8007ec6:	4629      	mov	r1, r5
 8007ec8:	4607      	mov	r7, r0
 8007eca:	2300      	movs	r3, #0
 8007ecc:	220a      	movs	r2, #10
 8007ece:	4658      	mov	r0, fp
 8007ed0:	f000 f9bc 	bl	800824c <__multadd>
 8007ed4:	4605      	mov	r5, r0
 8007ed6:	e7f0      	b.n	8007eba <_dtoa_r+0xaba>
 8007ed8:	9b00      	ldr	r3, [sp, #0]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	bfcc      	ite	gt
 8007ede:	461e      	movgt	r6, r3
 8007ee0:	2601      	movle	r6, #1
 8007ee2:	4456      	add	r6, sl
 8007ee4:	2700      	movs	r7, #0
 8007ee6:	4649      	mov	r1, r9
 8007ee8:	2201      	movs	r2, #1
 8007eea:	4658      	mov	r0, fp
 8007eec:	f000 fb5a 	bl	80085a4 <__lshift>
 8007ef0:	4621      	mov	r1, r4
 8007ef2:	4681      	mov	r9, r0
 8007ef4:	f000 fbc2 	bl	800867c <__mcmp>
 8007ef8:	2800      	cmp	r0, #0
 8007efa:	dcb0      	bgt.n	8007e5e <_dtoa_r+0xa5e>
 8007efc:	d102      	bne.n	8007f04 <_dtoa_r+0xb04>
 8007efe:	f018 0f01 	tst.w	r8, #1
 8007f02:	d1ac      	bne.n	8007e5e <_dtoa_r+0xa5e>
 8007f04:	4633      	mov	r3, r6
 8007f06:	461e      	mov	r6, r3
 8007f08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f0c:	2a30      	cmp	r2, #48	@ 0x30
 8007f0e:	d0fa      	beq.n	8007f06 <_dtoa_r+0xb06>
 8007f10:	e5c2      	b.n	8007a98 <_dtoa_r+0x698>
 8007f12:	459a      	cmp	sl, r3
 8007f14:	d1a4      	bne.n	8007e60 <_dtoa_r+0xa60>
 8007f16:	9b04      	ldr	r3, [sp, #16]
 8007f18:	3301      	adds	r3, #1
 8007f1a:	9304      	str	r3, [sp, #16]
 8007f1c:	2331      	movs	r3, #49	@ 0x31
 8007f1e:	f88a 3000 	strb.w	r3, [sl]
 8007f22:	e5b9      	b.n	8007a98 <_dtoa_r+0x698>
 8007f24:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007f26:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007f84 <_dtoa_r+0xb84>
 8007f2a:	b11b      	cbz	r3, 8007f34 <_dtoa_r+0xb34>
 8007f2c:	f10a 0308 	add.w	r3, sl, #8
 8007f30:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007f32:	6013      	str	r3, [r2, #0]
 8007f34:	4650      	mov	r0, sl
 8007f36:	b019      	add	sp, #100	@ 0x64
 8007f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f3e:	2b01      	cmp	r3, #1
 8007f40:	f77f ae37 	ble.w	8007bb2 <_dtoa_r+0x7b2>
 8007f44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f46:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f48:	2001      	movs	r0, #1
 8007f4a:	e655      	b.n	8007bf8 <_dtoa_r+0x7f8>
 8007f4c:	9b00      	ldr	r3, [sp, #0]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	f77f aed6 	ble.w	8007d00 <_dtoa_r+0x900>
 8007f54:	4656      	mov	r6, sl
 8007f56:	4621      	mov	r1, r4
 8007f58:	4648      	mov	r0, r9
 8007f5a:	f7ff f9c6 	bl	80072ea <quorem>
 8007f5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007f62:	f806 8b01 	strb.w	r8, [r6], #1
 8007f66:	9b00      	ldr	r3, [sp, #0]
 8007f68:	eba6 020a 	sub.w	r2, r6, sl
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	ddb3      	ble.n	8007ed8 <_dtoa_r+0xad8>
 8007f70:	4649      	mov	r1, r9
 8007f72:	2300      	movs	r3, #0
 8007f74:	220a      	movs	r2, #10
 8007f76:	4658      	mov	r0, fp
 8007f78:	f000 f968 	bl	800824c <__multadd>
 8007f7c:	4681      	mov	r9, r0
 8007f7e:	e7ea      	b.n	8007f56 <_dtoa_r+0xb56>
 8007f80:	080094ac 	.word	0x080094ac
 8007f84:	08009430 	.word	0x08009430

08007f88 <_free_r>:
 8007f88:	b538      	push	{r3, r4, r5, lr}
 8007f8a:	4605      	mov	r5, r0
 8007f8c:	2900      	cmp	r1, #0
 8007f8e:	d041      	beq.n	8008014 <_free_r+0x8c>
 8007f90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f94:	1f0c      	subs	r4, r1, #4
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	bfb8      	it	lt
 8007f9a:	18e4      	addlt	r4, r4, r3
 8007f9c:	f000 f8e8 	bl	8008170 <__malloc_lock>
 8007fa0:	4a1d      	ldr	r2, [pc, #116]	@ (8008018 <_free_r+0x90>)
 8007fa2:	6813      	ldr	r3, [r2, #0]
 8007fa4:	b933      	cbnz	r3, 8007fb4 <_free_r+0x2c>
 8007fa6:	6063      	str	r3, [r4, #4]
 8007fa8:	6014      	str	r4, [r2, #0]
 8007faa:	4628      	mov	r0, r5
 8007fac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007fb0:	f000 b8e4 	b.w	800817c <__malloc_unlock>
 8007fb4:	42a3      	cmp	r3, r4
 8007fb6:	d908      	bls.n	8007fca <_free_r+0x42>
 8007fb8:	6820      	ldr	r0, [r4, #0]
 8007fba:	1821      	adds	r1, r4, r0
 8007fbc:	428b      	cmp	r3, r1
 8007fbe:	bf01      	itttt	eq
 8007fc0:	6819      	ldreq	r1, [r3, #0]
 8007fc2:	685b      	ldreq	r3, [r3, #4]
 8007fc4:	1809      	addeq	r1, r1, r0
 8007fc6:	6021      	streq	r1, [r4, #0]
 8007fc8:	e7ed      	b.n	8007fa6 <_free_r+0x1e>
 8007fca:	461a      	mov	r2, r3
 8007fcc:	685b      	ldr	r3, [r3, #4]
 8007fce:	b10b      	cbz	r3, 8007fd4 <_free_r+0x4c>
 8007fd0:	42a3      	cmp	r3, r4
 8007fd2:	d9fa      	bls.n	8007fca <_free_r+0x42>
 8007fd4:	6811      	ldr	r1, [r2, #0]
 8007fd6:	1850      	adds	r0, r2, r1
 8007fd8:	42a0      	cmp	r0, r4
 8007fda:	d10b      	bne.n	8007ff4 <_free_r+0x6c>
 8007fdc:	6820      	ldr	r0, [r4, #0]
 8007fde:	4401      	add	r1, r0
 8007fe0:	1850      	adds	r0, r2, r1
 8007fe2:	4283      	cmp	r3, r0
 8007fe4:	6011      	str	r1, [r2, #0]
 8007fe6:	d1e0      	bne.n	8007faa <_free_r+0x22>
 8007fe8:	6818      	ldr	r0, [r3, #0]
 8007fea:	685b      	ldr	r3, [r3, #4]
 8007fec:	6053      	str	r3, [r2, #4]
 8007fee:	4408      	add	r0, r1
 8007ff0:	6010      	str	r0, [r2, #0]
 8007ff2:	e7da      	b.n	8007faa <_free_r+0x22>
 8007ff4:	d902      	bls.n	8007ffc <_free_r+0x74>
 8007ff6:	230c      	movs	r3, #12
 8007ff8:	602b      	str	r3, [r5, #0]
 8007ffa:	e7d6      	b.n	8007faa <_free_r+0x22>
 8007ffc:	6820      	ldr	r0, [r4, #0]
 8007ffe:	1821      	adds	r1, r4, r0
 8008000:	428b      	cmp	r3, r1
 8008002:	bf04      	itt	eq
 8008004:	6819      	ldreq	r1, [r3, #0]
 8008006:	685b      	ldreq	r3, [r3, #4]
 8008008:	6063      	str	r3, [r4, #4]
 800800a:	bf04      	itt	eq
 800800c:	1809      	addeq	r1, r1, r0
 800800e:	6021      	streq	r1, [r4, #0]
 8008010:	6054      	str	r4, [r2, #4]
 8008012:	e7ca      	b.n	8007faa <_free_r+0x22>
 8008014:	bd38      	pop	{r3, r4, r5, pc}
 8008016:	bf00      	nop
 8008018:	20000508 	.word	0x20000508

0800801c <malloc>:
 800801c:	4b02      	ldr	r3, [pc, #8]	@ (8008028 <malloc+0xc>)
 800801e:	4601      	mov	r1, r0
 8008020:	6818      	ldr	r0, [r3, #0]
 8008022:	f000 b825 	b.w	8008070 <_malloc_r>
 8008026:	bf00      	nop
 8008028:	20000028 	.word	0x20000028

0800802c <sbrk_aligned>:
 800802c:	b570      	push	{r4, r5, r6, lr}
 800802e:	4e0f      	ldr	r6, [pc, #60]	@ (800806c <sbrk_aligned+0x40>)
 8008030:	460c      	mov	r4, r1
 8008032:	6831      	ldr	r1, [r6, #0]
 8008034:	4605      	mov	r5, r0
 8008036:	b911      	cbnz	r1, 800803e <sbrk_aligned+0x12>
 8008038:	f000 fe46 	bl	8008cc8 <_sbrk_r>
 800803c:	6030      	str	r0, [r6, #0]
 800803e:	4621      	mov	r1, r4
 8008040:	4628      	mov	r0, r5
 8008042:	f000 fe41 	bl	8008cc8 <_sbrk_r>
 8008046:	1c43      	adds	r3, r0, #1
 8008048:	d103      	bne.n	8008052 <sbrk_aligned+0x26>
 800804a:	f04f 34ff 	mov.w	r4, #4294967295
 800804e:	4620      	mov	r0, r4
 8008050:	bd70      	pop	{r4, r5, r6, pc}
 8008052:	1cc4      	adds	r4, r0, #3
 8008054:	f024 0403 	bic.w	r4, r4, #3
 8008058:	42a0      	cmp	r0, r4
 800805a:	d0f8      	beq.n	800804e <sbrk_aligned+0x22>
 800805c:	1a21      	subs	r1, r4, r0
 800805e:	4628      	mov	r0, r5
 8008060:	f000 fe32 	bl	8008cc8 <_sbrk_r>
 8008064:	3001      	adds	r0, #1
 8008066:	d1f2      	bne.n	800804e <sbrk_aligned+0x22>
 8008068:	e7ef      	b.n	800804a <sbrk_aligned+0x1e>
 800806a:	bf00      	nop
 800806c:	20000504 	.word	0x20000504

08008070 <_malloc_r>:
 8008070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008074:	1ccd      	adds	r5, r1, #3
 8008076:	f025 0503 	bic.w	r5, r5, #3
 800807a:	3508      	adds	r5, #8
 800807c:	2d0c      	cmp	r5, #12
 800807e:	bf38      	it	cc
 8008080:	250c      	movcc	r5, #12
 8008082:	2d00      	cmp	r5, #0
 8008084:	4606      	mov	r6, r0
 8008086:	db01      	blt.n	800808c <_malloc_r+0x1c>
 8008088:	42a9      	cmp	r1, r5
 800808a:	d904      	bls.n	8008096 <_malloc_r+0x26>
 800808c:	230c      	movs	r3, #12
 800808e:	6033      	str	r3, [r6, #0]
 8008090:	2000      	movs	r0, #0
 8008092:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008096:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800816c <_malloc_r+0xfc>
 800809a:	f000 f869 	bl	8008170 <__malloc_lock>
 800809e:	f8d8 3000 	ldr.w	r3, [r8]
 80080a2:	461c      	mov	r4, r3
 80080a4:	bb44      	cbnz	r4, 80080f8 <_malloc_r+0x88>
 80080a6:	4629      	mov	r1, r5
 80080a8:	4630      	mov	r0, r6
 80080aa:	f7ff ffbf 	bl	800802c <sbrk_aligned>
 80080ae:	1c43      	adds	r3, r0, #1
 80080b0:	4604      	mov	r4, r0
 80080b2:	d158      	bne.n	8008166 <_malloc_r+0xf6>
 80080b4:	f8d8 4000 	ldr.w	r4, [r8]
 80080b8:	4627      	mov	r7, r4
 80080ba:	2f00      	cmp	r7, #0
 80080bc:	d143      	bne.n	8008146 <_malloc_r+0xd6>
 80080be:	2c00      	cmp	r4, #0
 80080c0:	d04b      	beq.n	800815a <_malloc_r+0xea>
 80080c2:	6823      	ldr	r3, [r4, #0]
 80080c4:	4639      	mov	r1, r7
 80080c6:	4630      	mov	r0, r6
 80080c8:	eb04 0903 	add.w	r9, r4, r3
 80080cc:	f000 fdfc 	bl	8008cc8 <_sbrk_r>
 80080d0:	4581      	cmp	r9, r0
 80080d2:	d142      	bne.n	800815a <_malloc_r+0xea>
 80080d4:	6821      	ldr	r1, [r4, #0]
 80080d6:	1a6d      	subs	r5, r5, r1
 80080d8:	4629      	mov	r1, r5
 80080da:	4630      	mov	r0, r6
 80080dc:	f7ff ffa6 	bl	800802c <sbrk_aligned>
 80080e0:	3001      	adds	r0, #1
 80080e2:	d03a      	beq.n	800815a <_malloc_r+0xea>
 80080e4:	6823      	ldr	r3, [r4, #0]
 80080e6:	442b      	add	r3, r5
 80080e8:	6023      	str	r3, [r4, #0]
 80080ea:	f8d8 3000 	ldr.w	r3, [r8]
 80080ee:	685a      	ldr	r2, [r3, #4]
 80080f0:	bb62      	cbnz	r2, 800814c <_malloc_r+0xdc>
 80080f2:	f8c8 7000 	str.w	r7, [r8]
 80080f6:	e00f      	b.n	8008118 <_malloc_r+0xa8>
 80080f8:	6822      	ldr	r2, [r4, #0]
 80080fa:	1b52      	subs	r2, r2, r5
 80080fc:	d420      	bmi.n	8008140 <_malloc_r+0xd0>
 80080fe:	2a0b      	cmp	r2, #11
 8008100:	d917      	bls.n	8008132 <_malloc_r+0xc2>
 8008102:	1961      	adds	r1, r4, r5
 8008104:	42a3      	cmp	r3, r4
 8008106:	6025      	str	r5, [r4, #0]
 8008108:	bf18      	it	ne
 800810a:	6059      	strne	r1, [r3, #4]
 800810c:	6863      	ldr	r3, [r4, #4]
 800810e:	bf08      	it	eq
 8008110:	f8c8 1000 	streq.w	r1, [r8]
 8008114:	5162      	str	r2, [r4, r5]
 8008116:	604b      	str	r3, [r1, #4]
 8008118:	4630      	mov	r0, r6
 800811a:	f000 f82f 	bl	800817c <__malloc_unlock>
 800811e:	f104 000b 	add.w	r0, r4, #11
 8008122:	1d23      	adds	r3, r4, #4
 8008124:	f020 0007 	bic.w	r0, r0, #7
 8008128:	1ac2      	subs	r2, r0, r3
 800812a:	bf1c      	itt	ne
 800812c:	1a1b      	subne	r3, r3, r0
 800812e:	50a3      	strne	r3, [r4, r2]
 8008130:	e7af      	b.n	8008092 <_malloc_r+0x22>
 8008132:	6862      	ldr	r2, [r4, #4]
 8008134:	42a3      	cmp	r3, r4
 8008136:	bf0c      	ite	eq
 8008138:	f8c8 2000 	streq.w	r2, [r8]
 800813c:	605a      	strne	r2, [r3, #4]
 800813e:	e7eb      	b.n	8008118 <_malloc_r+0xa8>
 8008140:	4623      	mov	r3, r4
 8008142:	6864      	ldr	r4, [r4, #4]
 8008144:	e7ae      	b.n	80080a4 <_malloc_r+0x34>
 8008146:	463c      	mov	r4, r7
 8008148:	687f      	ldr	r7, [r7, #4]
 800814a:	e7b6      	b.n	80080ba <_malloc_r+0x4a>
 800814c:	461a      	mov	r2, r3
 800814e:	685b      	ldr	r3, [r3, #4]
 8008150:	42a3      	cmp	r3, r4
 8008152:	d1fb      	bne.n	800814c <_malloc_r+0xdc>
 8008154:	2300      	movs	r3, #0
 8008156:	6053      	str	r3, [r2, #4]
 8008158:	e7de      	b.n	8008118 <_malloc_r+0xa8>
 800815a:	230c      	movs	r3, #12
 800815c:	6033      	str	r3, [r6, #0]
 800815e:	4630      	mov	r0, r6
 8008160:	f000 f80c 	bl	800817c <__malloc_unlock>
 8008164:	e794      	b.n	8008090 <_malloc_r+0x20>
 8008166:	6005      	str	r5, [r0, #0]
 8008168:	e7d6      	b.n	8008118 <_malloc_r+0xa8>
 800816a:	bf00      	nop
 800816c:	20000508 	.word	0x20000508

08008170 <__malloc_lock>:
 8008170:	4801      	ldr	r0, [pc, #4]	@ (8008178 <__malloc_lock+0x8>)
 8008172:	f7ff b8b8 	b.w	80072e6 <__retarget_lock_acquire_recursive>
 8008176:	bf00      	nop
 8008178:	20000500 	.word	0x20000500

0800817c <__malloc_unlock>:
 800817c:	4801      	ldr	r0, [pc, #4]	@ (8008184 <__malloc_unlock+0x8>)
 800817e:	f7ff b8b3 	b.w	80072e8 <__retarget_lock_release_recursive>
 8008182:	bf00      	nop
 8008184:	20000500 	.word	0x20000500

08008188 <_Balloc>:
 8008188:	b570      	push	{r4, r5, r6, lr}
 800818a:	69c6      	ldr	r6, [r0, #28]
 800818c:	4604      	mov	r4, r0
 800818e:	460d      	mov	r5, r1
 8008190:	b976      	cbnz	r6, 80081b0 <_Balloc+0x28>
 8008192:	2010      	movs	r0, #16
 8008194:	f7ff ff42 	bl	800801c <malloc>
 8008198:	4602      	mov	r2, r0
 800819a:	61e0      	str	r0, [r4, #28]
 800819c:	b920      	cbnz	r0, 80081a8 <_Balloc+0x20>
 800819e:	4b18      	ldr	r3, [pc, #96]	@ (8008200 <_Balloc+0x78>)
 80081a0:	4818      	ldr	r0, [pc, #96]	@ (8008204 <_Balloc+0x7c>)
 80081a2:	216b      	movs	r1, #107	@ 0x6b
 80081a4:	f000 fdae 	bl	8008d04 <__assert_func>
 80081a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80081ac:	6006      	str	r6, [r0, #0]
 80081ae:	60c6      	str	r6, [r0, #12]
 80081b0:	69e6      	ldr	r6, [r4, #28]
 80081b2:	68f3      	ldr	r3, [r6, #12]
 80081b4:	b183      	cbz	r3, 80081d8 <_Balloc+0x50>
 80081b6:	69e3      	ldr	r3, [r4, #28]
 80081b8:	68db      	ldr	r3, [r3, #12]
 80081ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80081be:	b9b8      	cbnz	r0, 80081f0 <_Balloc+0x68>
 80081c0:	2101      	movs	r1, #1
 80081c2:	fa01 f605 	lsl.w	r6, r1, r5
 80081c6:	1d72      	adds	r2, r6, #5
 80081c8:	0092      	lsls	r2, r2, #2
 80081ca:	4620      	mov	r0, r4
 80081cc:	f000 fdb8 	bl	8008d40 <_calloc_r>
 80081d0:	b160      	cbz	r0, 80081ec <_Balloc+0x64>
 80081d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80081d6:	e00e      	b.n	80081f6 <_Balloc+0x6e>
 80081d8:	2221      	movs	r2, #33	@ 0x21
 80081da:	2104      	movs	r1, #4
 80081dc:	4620      	mov	r0, r4
 80081de:	f000 fdaf 	bl	8008d40 <_calloc_r>
 80081e2:	69e3      	ldr	r3, [r4, #28]
 80081e4:	60f0      	str	r0, [r6, #12]
 80081e6:	68db      	ldr	r3, [r3, #12]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d1e4      	bne.n	80081b6 <_Balloc+0x2e>
 80081ec:	2000      	movs	r0, #0
 80081ee:	bd70      	pop	{r4, r5, r6, pc}
 80081f0:	6802      	ldr	r2, [r0, #0]
 80081f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80081f6:	2300      	movs	r3, #0
 80081f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80081fc:	e7f7      	b.n	80081ee <_Balloc+0x66>
 80081fe:	bf00      	nop
 8008200:	0800943d 	.word	0x0800943d
 8008204:	080094bd 	.word	0x080094bd

08008208 <_Bfree>:
 8008208:	b570      	push	{r4, r5, r6, lr}
 800820a:	69c6      	ldr	r6, [r0, #28]
 800820c:	4605      	mov	r5, r0
 800820e:	460c      	mov	r4, r1
 8008210:	b976      	cbnz	r6, 8008230 <_Bfree+0x28>
 8008212:	2010      	movs	r0, #16
 8008214:	f7ff ff02 	bl	800801c <malloc>
 8008218:	4602      	mov	r2, r0
 800821a:	61e8      	str	r0, [r5, #28]
 800821c:	b920      	cbnz	r0, 8008228 <_Bfree+0x20>
 800821e:	4b09      	ldr	r3, [pc, #36]	@ (8008244 <_Bfree+0x3c>)
 8008220:	4809      	ldr	r0, [pc, #36]	@ (8008248 <_Bfree+0x40>)
 8008222:	218f      	movs	r1, #143	@ 0x8f
 8008224:	f000 fd6e 	bl	8008d04 <__assert_func>
 8008228:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800822c:	6006      	str	r6, [r0, #0]
 800822e:	60c6      	str	r6, [r0, #12]
 8008230:	b13c      	cbz	r4, 8008242 <_Bfree+0x3a>
 8008232:	69eb      	ldr	r3, [r5, #28]
 8008234:	6862      	ldr	r2, [r4, #4]
 8008236:	68db      	ldr	r3, [r3, #12]
 8008238:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800823c:	6021      	str	r1, [r4, #0]
 800823e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008242:	bd70      	pop	{r4, r5, r6, pc}
 8008244:	0800943d 	.word	0x0800943d
 8008248:	080094bd 	.word	0x080094bd

0800824c <__multadd>:
 800824c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008250:	690d      	ldr	r5, [r1, #16]
 8008252:	4607      	mov	r7, r0
 8008254:	460c      	mov	r4, r1
 8008256:	461e      	mov	r6, r3
 8008258:	f101 0c14 	add.w	ip, r1, #20
 800825c:	2000      	movs	r0, #0
 800825e:	f8dc 3000 	ldr.w	r3, [ip]
 8008262:	b299      	uxth	r1, r3
 8008264:	fb02 6101 	mla	r1, r2, r1, r6
 8008268:	0c1e      	lsrs	r6, r3, #16
 800826a:	0c0b      	lsrs	r3, r1, #16
 800826c:	fb02 3306 	mla	r3, r2, r6, r3
 8008270:	b289      	uxth	r1, r1
 8008272:	3001      	adds	r0, #1
 8008274:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008278:	4285      	cmp	r5, r0
 800827a:	f84c 1b04 	str.w	r1, [ip], #4
 800827e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008282:	dcec      	bgt.n	800825e <__multadd+0x12>
 8008284:	b30e      	cbz	r6, 80082ca <__multadd+0x7e>
 8008286:	68a3      	ldr	r3, [r4, #8]
 8008288:	42ab      	cmp	r3, r5
 800828a:	dc19      	bgt.n	80082c0 <__multadd+0x74>
 800828c:	6861      	ldr	r1, [r4, #4]
 800828e:	4638      	mov	r0, r7
 8008290:	3101      	adds	r1, #1
 8008292:	f7ff ff79 	bl	8008188 <_Balloc>
 8008296:	4680      	mov	r8, r0
 8008298:	b928      	cbnz	r0, 80082a6 <__multadd+0x5a>
 800829a:	4602      	mov	r2, r0
 800829c:	4b0c      	ldr	r3, [pc, #48]	@ (80082d0 <__multadd+0x84>)
 800829e:	480d      	ldr	r0, [pc, #52]	@ (80082d4 <__multadd+0x88>)
 80082a0:	21ba      	movs	r1, #186	@ 0xba
 80082a2:	f000 fd2f 	bl	8008d04 <__assert_func>
 80082a6:	6922      	ldr	r2, [r4, #16]
 80082a8:	3202      	adds	r2, #2
 80082aa:	f104 010c 	add.w	r1, r4, #12
 80082ae:	0092      	lsls	r2, r2, #2
 80082b0:	300c      	adds	r0, #12
 80082b2:	f000 fd19 	bl	8008ce8 <memcpy>
 80082b6:	4621      	mov	r1, r4
 80082b8:	4638      	mov	r0, r7
 80082ba:	f7ff ffa5 	bl	8008208 <_Bfree>
 80082be:	4644      	mov	r4, r8
 80082c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80082c4:	3501      	adds	r5, #1
 80082c6:	615e      	str	r6, [r3, #20]
 80082c8:	6125      	str	r5, [r4, #16]
 80082ca:	4620      	mov	r0, r4
 80082cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082d0:	080094ac 	.word	0x080094ac
 80082d4:	080094bd 	.word	0x080094bd

080082d8 <__hi0bits>:
 80082d8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80082dc:	4603      	mov	r3, r0
 80082de:	bf36      	itet	cc
 80082e0:	0403      	lslcc	r3, r0, #16
 80082e2:	2000      	movcs	r0, #0
 80082e4:	2010      	movcc	r0, #16
 80082e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80082ea:	bf3c      	itt	cc
 80082ec:	021b      	lslcc	r3, r3, #8
 80082ee:	3008      	addcc	r0, #8
 80082f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80082f4:	bf3c      	itt	cc
 80082f6:	011b      	lslcc	r3, r3, #4
 80082f8:	3004      	addcc	r0, #4
 80082fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082fe:	bf3c      	itt	cc
 8008300:	009b      	lslcc	r3, r3, #2
 8008302:	3002      	addcc	r0, #2
 8008304:	2b00      	cmp	r3, #0
 8008306:	db05      	blt.n	8008314 <__hi0bits+0x3c>
 8008308:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800830c:	f100 0001 	add.w	r0, r0, #1
 8008310:	bf08      	it	eq
 8008312:	2020      	moveq	r0, #32
 8008314:	4770      	bx	lr

08008316 <__lo0bits>:
 8008316:	6803      	ldr	r3, [r0, #0]
 8008318:	4602      	mov	r2, r0
 800831a:	f013 0007 	ands.w	r0, r3, #7
 800831e:	d00b      	beq.n	8008338 <__lo0bits+0x22>
 8008320:	07d9      	lsls	r1, r3, #31
 8008322:	d421      	bmi.n	8008368 <__lo0bits+0x52>
 8008324:	0798      	lsls	r0, r3, #30
 8008326:	bf49      	itett	mi
 8008328:	085b      	lsrmi	r3, r3, #1
 800832a:	089b      	lsrpl	r3, r3, #2
 800832c:	2001      	movmi	r0, #1
 800832e:	6013      	strmi	r3, [r2, #0]
 8008330:	bf5c      	itt	pl
 8008332:	6013      	strpl	r3, [r2, #0]
 8008334:	2002      	movpl	r0, #2
 8008336:	4770      	bx	lr
 8008338:	b299      	uxth	r1, r3
 800833a:	b909      	cbnz	r1, 8008340 <__lo0bits+0x2a>
 800833c:	0c1b      	lsrs	r3, r3, #16
 800833e:	2010      	movs	r0, #16
 8008340:	b2d9      	uxtb	r1, r3
 8008342:	b909      	cbnz	r1, 8008348 <__lo0bits+0x32>
 8008344:	3008      	adds	r0, #8
 8008346:	0a1b      	lsrs	r3, r3, #8
 8008348:	0719      	lsls	r1, r3, #28
 800834a:	bf04      	itt	eq
 800834c:	091b      	lsreq	r3, r3, #4
 800834e:	3004      	addeq	r0, #4
 8008350:	0799      	lsls	r1, r3, #30
 8008352:	bf04      	itt	eq
 8008354:	089b      	lsreq	r3, r3, #2
 8008356:	3002      	addeq	r0, #2
 8008358:	07d9      	lsls	r1, r3, #31
 800835a:	d403      	bmi.n	8008364 <__lo0bits+0x4e>
 800835c:	085b      	lsrs	r3, r3, #1
 800835e:	f100 0001 	add.w	r0, r0, #1
 8008362:	d003      	beq.n	800836c <__lo0bits+0x56>
 8008364:	6013      	str	r3, [r2, #0]
 8008366:	4770      	bx	lr
 8008368:	2000      	movs	r0, #0
 800836a:	4770      	bx	lr
 800836c:	2020      	movs	r0, #32
 800836e:	4770      	bx	lr

08008370 <__i2b>:
 8008370:	b510      	push	{r4, lr}
 8008372:	460c      	mov	r4, r1
 8008374:	2101      	movs	r1, #1
 8008376:	f7ff ff07 	bl	8008188 <_Balloc>
 800837a:	4602      	mov	r2, r0
 800837c:	b928      	cbnz	r0, 800838a <__i2b+0x1a>
 800837e:	4b05      	ldr	r3, [pc, #20]	@ (8008394 <__i2b+0x24>)
 8008380:	4805      	ldr	r0, [pc, #20]	@ (8008398 <__i2b+0x28>)
 8008382:	f240 1145 	movw	r1, #325	@ 0x145
 8008386:	f000 fcbd 	bl	8008d04 <__assert_func>
 800838a:	2301      	movs	r3, #1
 800838c:	6144      	str	r4, [r0, #20]
 800838e:	6103      	str	r3, [r0, #16]
 8008390:	bd10      	pop	{r4, pc}
 8008392:	bf00      	nop
 8008394:	080094ac 	.word	0x080094ac
 8008398:	080094bd 	.word	0x080094bd

0800839c <__multiply>:
 800839c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083a0:	4614      	mov	r4, r2
 80083a2:	690a      	ldr	r2, [r1, #16]
 80083a4:	6923      	ldr	r3, [r4, #16]
 80083a6:	429a      	cmp	r2, r3
 80083a8:	bfa8      	it	ge
 80083aa:	4623      	movge	r3, r4
 80083ac:	460f      	mov	r7, r1
 80083ae:	bfa4      	itt	ge
 80083b0:	460c      	movge	r4, r1
 80083b2:	461f      	movge	r7, r3
 80083b4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80083b8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80083bc:	68a3      	ldr	r3, [r4, #8]
 80083be:	6861      	ldr	r1, [r4, #4]
 80083c0:	eb0a 0609 	add.w	r6, sl, r9
 80083c4:	42b3      	cmp	r3, r6
 80083c6:	b085      	sub	sp, #20
 80083c8:	bfb8      	it	lt
 80083ca:	3101      	addlt	r1, #1
 80083cc:	f7ff fedc 	bl	8008188 <_Balloc>
 80083d0:	b930      	cbnz	r0, 80083e0 <__multiply+0x44>
 80083d2:	4602      	mov	r2, r0
 80083d4:	4b44      	ldr	r3, [pc, #272]	@ (80084e8 <__multiply+0x14c>)
 80083d6:	4845      	ldr	r0, [pc, #276]	@ (80084ec <__multiply+0x150>)
 80083d8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80083dc:	f000 fc92 	bl	8008d04 <__assert_func>
 80083e0:	f100 0514 	add.w	r5, r0, #20
 80083e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80083e8:	462b      	mov	r3, r5
 80083ea:	2200      	movs	r2, #0
 80083ec:	4543      	cmp	r3, r8
 80083ee:	d321      	bcc.n	8008434 <__multiply+0x98>
 80083f0:	f107 0114 	add.w	r1, r7, #20
 80083f4:	f104 0214 	add.w	r2, r4, #20
 80083f8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80083fc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008400:	9302      	str	r3, [sp, #8]
 8008402:	1b13      	subs	r3, r2, r4
 8008404:	3b15      	subs	r3, #21
 8008406:	f023 0303 	bic.w	r3, r3, #3
 800840a:	3304      	adds	r3, #4
 800840c:	f104 0715 	add.w	r7, r4, #21
 8008410:	42ba      	cmp	r2, r7
 8008412:	bf38      	it	cc
 8008414:	2304      	movcc	r3, #4
 8008416:	9301      	str	r3, [sp, #4]
 8008418:	9b02      	ldr	r3, [sp, #8]
 800841a:	9103      	str	r1, [sp, #12]
 800841c:	428b      	cmp	r3, r1
 800841e:	d80c      	bhi.n	800843a <__multiply+0x9e>
 8008420:	2e00      	cmp	r6, #0
 8008422:	dd03      	ble.n	800842c <__multiply+0x90>
 8008424:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008428:	2b00      	cmp	r3, #0
 800842a:	d05b      	beq.n	80084e4 <__multiply+0x148>
 800842c:	6106      	str	r6, [r0, #16]
 800842e:	b005      	add	sp, #20
 8008430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008434:	f843 2b04 	str.w	r2, [r3], #4
 8008438:	e7d8      	b.n	80083ec <__multiply+0x50>
 800843a:	f8b1 a000 	ldrh.w	sl, [r1]
 800843e:	f1ba 0f00 	cmp.w	sl, #0
 8008442:	d024      	beq.n	800848e <__multiply+0xf2>
 8008444:	f104 0e14 	add.w	lr, r4, #20
 8008448:	46a9      	mov	r9, r5
 800844a:	f04f 0c00 	mov.w	ip, #0
 800844e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008452:	f8d9 3000 	ldr.w	r3, [r9]
 8008456:	fa1f fb87 	uxth.w	fp, r7
 800845a:	b29b      	uxth	r3, r3
 800845c:	fb0a 330b 	mla	r3, sl, fp, r3
 8008460:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008464:	f8d9 7000 	ldr.w	r7, [r9]
 8008468:	4463      	add	r3, ip
 800846a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800846e:	fb0a c70b 	mla	r7, sl, fp, ip
 8008472:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008476:	b29b      	uxth	r3, r3
 8008478:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800847c:	4572      	cmp	r2, lr
 800847e:	f849 3b04 	str.w	r3, [r9], #4
 8008482:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008486:	d8e2      	bhi.n	800844e <__multiply+0xb2>
 8008488:	9b01      	ldr	r3, [sp, #4]
 800848a:	f845 c003 	str.w	ip, [r5, r3]
 800848e:	9b03      	ldr	r3, [sp, #12]
 8008490:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008494:	3104      	adds	r1, #4
 8008496:	f1b9 0f00 	cmp.w	r9, #0
 800849a:	d021      	beq.n	80084e0 <__multiply+0x144>
 800849c:	682b      	ldr	r3, [r5, #0]
 800849e:	f104 0c14 	add.w	ip, r4, #20
 80084a2:	46ae      	mov	lr, r5
 80084a4:	f04f 0a00 	mov.w	sl, #0
 80084a8:	f8bc b000 	ldrh.w	fp, [ip]
 80084ac:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80084b0:	fb09 770b 	mla	r7, r9, fp, r7
 80084b4:	4457      	add	r7, sl
 80084b6:	b29b      	uxth	r3, r3
 80084b8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80084bc:	f84e 3b04 	str.w	r3, [lr], #4
 80084c0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80084c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80084c8:	f8be 3000 	ldrh.w	r3, [lr]
 80084cc:	fb09 330a 	mla	r3, r9, sl, r3
 80084d0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80084d4:	4562      	cmp	r2, ip
 80084d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80084da:	d8e5      	bhi.n	80084a8 <__multiply+0x10c>
 80084dc:	9f01      	ldr	r7, [sp, #4]
 80084de:	51eb      	str	r3, [r5, r7]
 80084e0:	3504      	adds	r5, #4
 80084e2:	e799      	b.n	8008418 <__multiply+0x7c>
 80084e4:	3e01      	subs	r6, #1
 80084e6:	e79b      	b.n	8008420 <__multiply+0x84>
 80084e8:	080094ac 	.word	0x080094ac
 80084ec:	080094bd 	.word	0x080094bd

080084f0 <__pow5mult>:
 80084f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084f4:	4615      	mov	r5, r2
 80084f6:	f012 0203 	ands.w	r2, r2, #3
 80084fa:	4607      	mov	r7, r0
 80084fc:	460e      	mov	r6, r1
 80084fe:	d007      	beq.n	8008510 <__pow5mult+0x20>
 8008500:	4c25      	ldr	r4, [pc, #148]	@ (8008598 <__pow5mult+0xa8>)
 8008502:	3a01      	subs	r2, #1
 8008504:	2300      	movs	r3, #0
 8008506:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800850a:	f7ff fe9f 	bl	800824c <__multadd>
 800850e:	4606      	mov	r6, r0
 8008510:	10ad      	asrs	r5, r5, #2
 8008512:	d03d      	beq.n	8008590 <__pow5mult+0xa0>
 8008514:	69fc      	ldr	r4, [r7, #28]
 8008516:	b97c      	cbnz	r4, 8008538 <__pow5mult+0x48>
 8008518:	2010      	movs	r0, #16
 800851a:	f7ff fd7f 	bl	800801c <malloc>
 800851e:	4602      	mov	r2, r0
 8008520:	61f8      	str	r0, [r7, #28]
 8008522:	b928      	cbnz	r0, 8008530 <__pow5mult+0x40>
 8008524:	4b1d      	ldr	r3, [pc, #116]	@ (800859c <__pow5mult+0xac>)
 8008526:	481e      	ldr	r0, [pc, #120]	@ (80085a0 <__pow5mult+0xb0>)
 8008528:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800852c:	f000 fbea 	bl	8008d04 <__assert_func>
 8008530:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008534:	6004      	str	r4, [r0, #0]
 8008536:	60c4      	str	r4, [r0, #12]
 8008538:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800853c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008540:	b94c      	cbnz	r4, 8008556 <__pow5mult+0x66>
 8008542:	f240 2171 	movw	r1, #625	@ 0x271
 8008546:	4638      	mov	r0, r7
 8008548:	f7ff ff12 	bl	8008370 <__i2b>
 800854c:	2300      	movs	r3, #0
 800854e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008552:	4604      	mov	r4, r0
 8008554:	6003      	str	r3, [r0, #0]
 8008556:	f04f 0900 	mov.w	r9, #0
 800855a:	07eb      	lsls	r3, r5, #31
 800855c:	d50a      	bpl.n	8008574 <__pow5mult+0x84>
 800855e:	4631      	mov	r1, r6
 8008560:	4622      	mov	r2, r4
 8008562:	4638      	mov	r0, r7
 8008564:	f7ff ff1a 	bl	800839c <__multiply>
 8008568:	4631      	mov	r1, r6
 800856a:	4680      	mov	r8, r0
 800856c:	4638      	mov	r0, r7
 800856e:	f7ff fe4b 	bl	8008208 <_Bfree>
 8008572:	4646      	mov	r6, r8
 8008574:	106d      	asrs	r5, r5, #1
 8008576:	d00b      	beq.n	8008590 <__pow5mult+0xa0>
 8008578:	6820      	ldr	r0, [r4, #0]
 800857a:	b938      	cbnz	r0, 800858c <__pow5mult+0x9c>
 800857c:	4622      	mov	r2, r4
 800857e:	4621      	mov	r1, r4
 8008580:	4638      	mov	r0, r7
 8008582:	f7ff ff0b 	bl	800839c <__multiply>
 8008586:	6020      	str	r0, [r4, #0]
 8008588:	f8c0 9000 	str.w	r9, [r0]
 800858c:	4604      	mov	r4, r0
 800858e:	e7e4      	b.n	800855a <__pow5mult+0x6a>
 8008590:	4630      	mov	r0, r6
 8008592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008596:	bf00      	nop
 8008598:	08009518 	.word	0x08009518
 800859c:	0800943d 	.word	0x0800943d
 80085a0:	080094bd 	.word	0x080094bd

080085a4 <__lshift>:
 80085a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085a8:	460c      	mov	r4, r1
 80085aa:	6849      	ldr	r1, [r1, #4]
 80085ac:	6923      	ldr	r3, [r4, #16]
 80085ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80085b2:	68a3      	ldr	r3, [r4, #8]
 80085b4:	4607      	mov	r7, r0
 80085b6:	4691      	mov	r9, r2
 80085b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80085bc:	f108 0601 	add.w	r6, r8, #1
 80085c0:	42b3      	cmp	r3, r6
 80085c2:	db0b      	blt.n	80085dc <__lshift+0x38>
 80085c4:	4638      	mov	r0, r7
 80085c6:	f7ff fddf 	bl	8008188 <_Balloc>
 80085ca:	4605      	mov	r5, r0
 80085cc:	b948      	cbnz	r0, 80085e2 <__lshift+0x3e>
 80085ce:	4602      	mov	r2, r0
 80085d0:	4b28      	ldr	r3, [pc, #160]	@ (8008674 <__lshift+0xd0>)
 80085d2:	4829      	ldr	r0, [pc, #164]	@ (8008678 <__lshift+0xd4>)
 80085d4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80085d8:	f000 fb94 	bl	8008d04 <__assert_func>
 80085dc:	3101      	adds	r1, #1
 80085de:	005b      	lsls	r3, r3, #1
 80085e0:	e7ee      	b.n	80085c0 <__lshift+0x1c>
 80085e2:	2300      	movs	r3, #0
 80085e4:	f100 0114 	add.w	r1, r0, #20
 80085e8:	f100 0210 	add.w	r2, r0, #16
 80085ec:	4618      	mov	r0, r3
 80085ee:	4553      	cmp	r3, sl
 80085f0:	db33      	blt.n	800865a <__lshift+0xb6>
 80085f2:	6920      	ldr	r0, [r4, #16]
 80085f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80085f8:	f104 0314 	add.w	r3, r4, #20
 80085fc:	f019 091f 	ands.w	r9, r9, #31
 8008600:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008604:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008608:	d02b      	beq.n	8008662 <__lshift+0xbe>
 800860a:	f1c9 0e20 	rsb	lr, r9, #32
 800860e:	468a      	mov	sl, r1
 8008610:	2200      	movs	r2, #0
 8008612:	6818      	ldr	r0, [r3, #0]
 8008614:	fa00 f009 	lsl.w	r0, r0, r9
 8008618:	4310      	orrs	r0, r2
 800861a:	f84a 0b04 	str.w	r0, [sl], #4
 800861e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008622:	459c      	cmp	ip, r3
 8008624:	fa22 f20e 	lsr.w	r2, r2, lr
 8008628:	d8f3      	bhi.n	8008612 <__lshift+0x6e>
 800862a:	ebac 0304 	sub.w	r3, ip, r4
 800862e:	3b15      	subs	r3, #21
 8008630:	f023 0303 	bic.w	r3, r3, #3
 8008634:	3304      	adds	r3, #4
 8008636:	f104 0015 	add.w	r0, r4, #21
 800863a:	4584      	cmp	ip, r0
 800863c:	bf38      	it	cc
 800863e:	2304      	movcc	r3, #4
 8008640:	50ca      	str	r2, [r1, r3]
 8008642:	b10a      	cbz	r2, 8008648 <__lshift+0xa4>
 8008644:	f108 0602 	add.w	r6, r8, #2
 8008648:	3e01      	subs	r6, #1
 800864a:	4638      	mov	r0, r7
 800864c:	612e      	str	r6, [r5, #16]
 800864e:	4621      	mov	r1, r4
 8008650:	f7ff fdda 	bl	8008208 <_Bfree>
 8008654:	4628      	mov	r0, r5
 8008656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800865a:	f842 0f04 	str.w	r0, [r2, #4]!
 800865e:	3301      	adds	r3, #1
 8008660:	e7c5      	b.n	80085ee <__lshift+0x4a>
 8008662:	3904      	subs	r1, #4
 8008664:	f853 2b04 	ldr.w	r2, [r3], #4
 8008668:	f841 2f04 	str.w	r2, [r1, #4]!
 800866c:	459c      	cmp	ip, r3
 800866e:	d8f9      	bhi.n	8008664 <__lshift+0xc0>
 8008670:	e7ea      	b.n	8008648 <__lshift+0xa4>
 8008672:	bf00      	nop
 8008674:	080094ac 	.word	0x080094ac
 8008678:	080094bd 	.word	0x080094bd

0800867c <__mcmp>:
 800867c:	690a      	ldr	r2, [r1, #16]
 800867e:	4603      	mov	r3, r0
 8008680:	6900      	ldr	r0, [r0, #16]
 8008682:	1a80      	subs	r0, r0, r2
 8008684:	b530      	push	{r4, r5, lr}
 8008686:	d10e      	bne.n	80086a6 <__mcmp+0x2a>
 8008688:	3314      	adds	r3, #20
 800868a:	3114      	adds	r1, #20
 800868c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008690:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008694:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008698:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800869c:	4295      	cmp	r5, r2
 800869e:	d003      	beq.n	80086a8 <__mcmp+0x2c>
 80086a0:	d205      	bcs.n	80086ae <__mcmp+0x32>
 80086a2:	f04f 30ff 	mov.w	r0, #4294967295
 80086a6:	bd30      	pop	{r4, r5, pc}
 80086a8:	42a3      	cmp	r3, r4
 80086aa:	d3f3      	bcc.n	8008694 <__mcmp+0x18>
 80086ac:	e7fb      	b.n	80086a6 <__mcmp+0x2a>
 80086ae:	2001      	movs	r0, #1
 80086b0:	e7f9      	b.n	80086a6 <__mcmp+0x2a>
	...

080086b4 <__mdiff>:
 80086b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086b8:	4689      	mov	r9, r1
 80086ba:	4606      	mov	r6, r0
 80086bc:	4611      	mov	r1, r2
 80086be:	4648      	mov	r0, r9
 80086c0:	4614      	mov	r4, r2
 80086c2:	f7ff ffdb 	bl	800867c <__mcmp>
 80086c6:	1e05      	subs	r5, r0, #0
 80086c8:	d112      	bne.n	80086f0 <__mdiff+0x3c>
 80086ca:	4629      	mov	r1, r5
 80086cc:	4630      	mov	r0, r6
 80086ce:	f7ff fd5b 	bl	8008188 <_Balloc>
 80086d2:	4602      	mov	r2, r0
 80086d4:	b928      	cbnz	r0, 80086e2 <__mdiff+0x2e>
 80086d6:	4b3f      	ldr	r3, [pc, #252]	@ (80087d4 <__mdiff+0x120>)
 80086d8:	f240 2137 	movw	r1, #567	@ 0x237
 80086dc:	483e      	ldr	r0, [pc, #248]	@ (80087d8 <__mdiff+0x124>)
 80086de:	f000 fb11 	bl	8008d04 <__assert_func>
 80086e2:	2301      	movs	r3, #1
 80086e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80086e8:	4610      	mov	r0, r2
 80086ea:	b003      	add	sp, #12
 80086ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086f0:	bfbc      	itt	lt
 80086f2:	464b      	movlt	r3, r9
 80086f4:	46a1      	movlt	r9, r4
 80086f6:	4630      	mov	r0, r6
 80086f8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80086fc:	bfba      	itte	lt
 80086fe:	461c      	movlt	r4, r3
 8008700:	2501      	movlt	r5, #1
 8008702:	2500      	movge	r5, #0
 8008704:	f7ff fd40 	bl	8008188 <_Balloc>
 8008708:	4602      	mov	r2, r0
 800870a:	b918      	cbnz	r0, 8008714 <__mdiff+0x60>
 800870c:	4b31      	ldr	r3, [pc, #196]	@ (80087d4 <__mdiff+0x120>)
 800870e:	f240 2145 	movw	r1, #581	@ 0x245
 8008712:	e7e3      	b.n	80086dc <__mdiff+0x28>
 8008714:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008718:	6926      	ldr	r6, [r4, #16]
 800871a:	60c5      	str	r5, [r0, #12]
 800871c:	f109 0310 	add.w	r3, r9, #16
 8008720:	f109 0514 	add.w	r5, r9, #20
 8008724:	f104 0e14 	add.w	lr, r4, #20
 8008728:	f100 0b14 	add.w	fp, r0, #20
 800872c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008730:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008734:	9301      	str	r3, [sp, #4]
 8008736:	46d9      	mov	r9, fp
 8008738:	f04f 0c00 	mov.w	ip, #0
 800873c:	9b01      	ldr	r3, [sp, #4]
 800873e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008742:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008746:	9301      	str	r3, [sp, #4]
 8008748:	fa1f f38a 	uxth.w	r3, sl
 800874c:	4619      	mov	r1, r3
 800874e:	b283      	uxth	r3, r0
 8008750:	1acb      	subs	r3, r1, r3
 8008752:	0c00      	lsrs	r0, r0, #16
 8008754:	4463      	add	r3, ip
 8008756:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800875a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800875e:	b29b      	uxth	r3, r3
 8008760:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008764:	4576      	cmp	r6, lr
 8008766:	f849 3b04 	str.w	r3, [r9], #4
 800876a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800876e:	d8e5      	bhi.n	800873c <__mdiff+0x88>
 8008770:	1b33      	subs	r3, r6, r4
 8008772:	3b15      	subs	r3, #21
 8008774:	f023 0303 	bic.w	r3, r3, #3
 8008778:	3415      	adds	r4, #21
 800877a:	3304      	adds	r3, #4
 800877c:	42a6      	cmp	r6, r4
 800877e:	bf38      	it	cc
 8008780:	2304      	movcc	r3, #4
 8008782:	441d      	add	r5, r3
 8008784:	445b      	add	r3, fp
 8008786:	461e      	mov	r6, r3
 8008788:	462c      	mov	r4, r5
 800878a:	4544      	cmp	r4, r8
 800878c:	d30e      	bcc.n	80087ac <__mdiff+0xf8>
 800878e:	f108 0103 	add.w	r1, r8, #3
 8008792:	1b49      	subs	r1, r1, r5
 8008794:	f021 0103 	bic.w	r1, r1, #3
 8008798:	3d03      	subs	r5, #3
 800879a:	45a8      	cmp	r8, r5
 800879c:	bf38      	it	cc
 800879e:	2100      	movcc	r1, #0
 80087a0:	440b      	add	r3, r1
 80087a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80087a6:	b191      	cbz	r1, 80087ce <__mdiff+0x11a>
 80087a8:	6117      	str	r7, [r2, #16]
 80087aa:	e79d      	b.n	80086e8 <__mdiff+0x34>
 80087ac:	f854 1b04 	ldr.w	r1, [r4], #4
 80087b0:	46e6      	mov	lr, ip
 80087b2:	0c08      	lsrs	r0, r1, #16
 80087b4:	fa1c fc81 	uxtah	ip, ip, r1
 80087b8:	4471      	add	r1, lr
 80087ba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80087be:	b289      	uxth	r1, r1
 80087c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80087c4:	f846 1b04 	str.w	r1, [r6], #4
 80087c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80087cc:	e7dd      	b.n	800878a <__mdiff+0xd6>
 80087ce:	3f01      	subs	r7, #1
 80087d0:	e7e7      	b.n	80087a2 <__mdiff+0xee>
 80087d2:	bf00      	nop
 80087d4:	080094ac 	.word	0x080094ac
 80087d8:	080094bd 	.word	0x080094bd

080087dc <__d2b>:
 80087dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80087e0:	460f      	mov	r7, r1
 80087e2:	2101      	movs	r1, #1
 80087e4:	ec59 8b10 	vmov	r8, r9, d0
 80087e8:	4616      	mov	r6, r2
 80087ea:	f7ff fccd 	bl	8008188 <_Balloc>
 80087ee:	4604      	mov	r4, r0
 80087f0:	b930      	cbnz	r0, 8008800 <__d2b+0x24>
 80087f2:	4602      	mov	r2, r0
 80087f4:	4b23      	ldr	r3, [pc, #140]	@ (8008884 <__d2b+0xa8>)
 80087f6:	4824      	ldr	r0, [pc, #144]	@ (8008888 <__d2b+0xac>)
 80087f8:	f240 310f 	movw	r1, #783	@ 0x30f
 80087fc:	f000 fa82 	bl	8008d04 <__assert_func>
 8008800:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008804:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008808:	b10d      	cbz	r5, 800880e <__d2b+0x32>
 800880a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800880e:	9301      	str	r3, [sp, #4]
 8008810:	f1b8 0300 	subs.w	r3, r8, #0
 8008814:	d023      	beq.n	800885e <__d2b+0x82>
 8008816:	4668      	mov	r0, sp
 8008818:	9300      	str	r3, [sp, #0]
 800881a:	f7ff fd7c 	bl	8008316 <__lo0bits>
 800881e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008822:	b1d0      	cbz	r0, 800885a <__d2b+0x7e>
 8008824:	f1c0 0320 	rsb	r3, r0, #32
 8008828:	fa02 f303 	lsl.w	r3, r2, r3
 800882c:	430b      	orrs	r3, r1
 800882e:	40c2      	lsrs	r2, r0
 8008830:	6163      	str	r3, [r4, #20]
 8008832:	9201      	str	r2, [sp, #4]
 8008834:	9b01      	ldr	r3, [sp, #4]
 8008836:	61a3      	str	r3, [r4, #24]
 8008838:	2b00      	cmp	r3, #0
 800883a:	bf0c      	ite	eq
 800883c:	2201      	moveq	r2, #1
 800883e:	2202      	movne	r2, #2
 8008840:	6122      	str	r2, [r4, #16]
 8008842:	b1a5      	cbz	r5, 800886e <__d2b+0x92>
 8008844:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008848:	4405      	add	r5, r0
 800884a:	603d      	str	r5, [r7, #0]
 800884c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008850:	6030      	str	r0, [r6, #0]
 8008852:	4620      	mov	r0, r4
 8008854:	b003      	add	sp, #12
 8008856:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800885a:	6161      	str	r1, [r4, #20]
 800885c:	e7ea      	b.n	8008834 <__d2b+0x58>
 800885e:	a801      	add	r0, sp, #4
 8008860:	f7ff fd59 	bl	8008316 <__lo0bits>
 8008864:	9b01      	ldr	r3, [sp, #4]
 8008866:	6163      	str	r3, [r4, #20]
 8008868:	3020      	adds	r0, #32
 800886a:	2201      	movs	r2, #1
 800886c:	e7e8      	b.n	8008840 <__d2b+0x64>
 800886e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008872:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008876:	6038      	str	r0, [r7, #0]
 8008878:	6918      	ldr	r0, [r3, #16]
 800887a:	f7ff fd2d 	bl	80082d8 <__hi0bits>
 800887e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008882:	e7e5      	b.n	8008850 <__d2b+0x74>
 8008884:	080094ac 	.word	0x080094ac
 8008888:	080094bd 	.word	0x080094bd

0800888c <__ssputs_r>:
 800888c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008890:	688e      	ldr	r6, [r1, #8]
 8008892:	461f      	mov	r7, r3
 8008894:	42be      	cmp	r6, r7
 8008896:	680b      	ldr	r3, [r1, #0]
 8008898:	4682      	mov	sl, r0
 800889a:	460c      	mov	r4, r1
 800889c:	4690      	mov	r8, r2
 800889e:	d82d      	bhi.n	80088fc <__ssputs_r+0x70>
 80088a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80088a8:	d026      	beq.n	80088f8 <__ssputs_r+0x6c>
 80088aa:	6965      	ldr	r5, [r4, #20]
 80088ac:	6909      	ldr	r1, [r1, #16]
 80088ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80088b2:	eba3 0901 	sub.w	r9, r3, r1
 80088b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80088ba:	1c7b      	adds	r3, r7, #1
 80088bc:	444b      	add	r3, r9
 80088be:	106d      	asrs	r5, r5, #1
 80088c0:	429d      	cmp	r5, r3
 80088c2:	bf38      	it	cc
 80088c4:	461d      	movcc	r5, r3
 80088c6:	0553      	lsls	r3, r2, #21
 80088c8:	d527      	bpl.n	800891a <__ssputs_r+0x8e>
 80088ca:	4629      	mov	r1, r5
 80088cc:	f7ff fbd0 	bl	8008070 <_malloc_r>
 80088d0:	4606      	mov	r6, r0
 80088d2:	b360      	cbz	r0, 800892e <__ssputs_r+0xa2>
 80088d4:	6921      	ldr	r1, [r4, #16]
 80088d6:	464a      	mov	r2, r9
 80088d8:	f000 fa06 	bl	8008ce8 <memcpy>
 80088dc:	89a3      	ldrh	r3, [r4, #12]
 80088de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80088e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088e6:	81a3      	strh	r3, [r4, #12]
 80088e8:	6126      	str	r6, [r4, #16]
 80088ea:	6165      	str	r5, [r4, #20]
 80088ec:	444e      	add	r6, r9
 80088ee:	eba5 0509 	sub.w	r5, r5, r9
 80088f2:	6026      	str	r6, [r4, #0]
 80088f4:	60a5      	str	r5, [r4, #8]
 80088f6:	463e      	mov	r6, r7
 80088f8:	42be      	cmp	r6, r7
 80088fa:	d900      	bls.n	80088fe <__ssputs_r+0x72>
 80088fc:	463e      	mov	r6, r7
 80088fe:	6820      	ldr	r0, [r4, #0]
 8008900:	4632      	mov	r2, r6
 8008902:	4641      	mov	r1, r8
 8008904:	f000 f9c6 	bl	8008c94 <memmove>
 8008908:	68a3      	ldr	r3, [r4, #8]
 800890a:	1b9b      	subs	r3, r3, r6
 800890c:	60a3      	str	r3, [r4, #8]
 800890e:	6823      	ldr	r3, [r4, #0]
 8008910:	4433      	add	r3, r6
 8008912:	6023      	str	r3, [r4, #0]
 8008914:	2000      	movs	r0, #0
 8008916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800891a:	462a      	mov	r2, r5
 800891c:	f000 fa36 	bl	8008d8c <_realloc_r>
 8008920:	4606      	mov	r6, r0
 8008922:	2800      	cmp	r0, #0
 8008924:	d1e0      	bne.n	80088e8 <__ssputs_r+0x5c>
 8008926:	6921      	ldr	r1, [r4, #16]
 8008928:	4650      	mov	r0, sl
 800892a:	f7ff fb2d 	bl	8007f88 <_free_r>
 800892e:	230c      	movs	r3, #12
 8008930:	f8ca 3000 	str.w	r3, [sl]
 8008934:	89a3      	ldrh	r3, [r4, #12]
 8008936:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800893a:	81a3      	strh	r3, [r4, #12]
 800893c:	f04f 30ff 	mov.w	r0, #4294967295
 8008940:	e7e9      	b.n	8008916 <__ssputs_r+0x8a>
	...

08008944 <_svfiprintf_r>:
 8008944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008948:	4698      	mov	r8, r3
 800894a:	898b      	ldrh	r3, [r1, #12]
 800894c:	061b      	lsls	r3, r3, #24
 800894e:	b09d      	sub	sp, #116	@ 0x74
 8008950:	4607      	mov	r7, r0
 8008952:	460d      	mov	r5, r1
 8008954:	4614      	mov	r4, r2
 8008956:	d510      	bpl.n	800897a <_svfiprintf_r+0x36>
 8008958:	690b      	ldr	r3, [r1, #16]
 800895a:	b973      	cbnz	r3, 800897a <_svfiprintf_r+0x36>
 800895c:	2140      	movs	r1, #64	@ 0x40
 800895e:	f7ff fb87 	bl	8008070 <_malloc_r>
 8008962:	6028      	str	r0, [r5, #0]
 8008964:	6128      	str	r0, [r5, #16]
 8008966:	b930      	cbnz	r0, 8008976 <_svfiprintf_r+0x32>
 8008968:	230c      	movs	r3, #12
 800896a:	603b      	str	r3, [r7, #0]
 800896c:	f04f 30ff 	mov.w	r0, #4294967295
 8008970:	b01d      	add	sp, #116	@ 0x74
 8008972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008976:	2340      	movs	r3, #64	@ 0x40
 8008978:	616b      	str	r3, [r5, #20]
 800897a:	2300      	movs	r3, #0
 800897c:	9309      	str	r3, [sp, #36]	@ 0x24
 800897e:	2320      	movs	r3, #32
 8008980:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008984:	f8cd 800c 	str.w	r8, [sp, #12]
 8008988:	2330      	movs	r3, #48	@ 0x30
 800898a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008b28 <_svfiprintf_r+0x1e4>
 800898e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008992:	f04f 0901 	mov.w	r9, #1
 8008996:	4623      	mov	r3, r4
 8008998:	469a      	mov	sl, r3
 800899a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800899e:	b10a      	cbz	r2, 80089a4 <_svfiprintf_r+0x60>
 80089a0:	2a25      	cmp	r2, #37	@ 0x25
 80089a2:	d1f9      	bne.n	8008998 <_svfiprintf_r+0x54>
 80089a4:	ebba 0b04 	subs.w	fp, sl, r4
 80089a8:	d00b      	beq.n	80089c2 <_svfiprintf_r+0x7e>
 80089aa:	465b      	mov	r3, fp
 80089ac:	4622      	mov	r2, r4
 80089ae:	4629      	mov	r1, r5
 80089b0:	4638      	mov	r0, r7
 80089b2:	f7ff ff6b 	bl	800888c <__ssputs_r>
 80089b6:	3001      	adds	r0, #1
 80089b8:	f000 80a7 	beq.w	8008b0a <_svfiprintf_r+0x1c6>
 80089bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089be:	445a      	add	r2, fp
 80089c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80089c2:	f89a 3000 	ldrb.w	r3, [sl]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	f000 809f 	beq.w	8008b0a <_svfiprintf_r+0x1c6>
 80089cc:	2300      	movs	r3, #0
 80089ce:	f04f 32ff 	mov.w	r2, #4294967295
 80089d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089d6:	f10a 0a01 	add.w	sl, sl, #1
 80089da:	9304      	str	r3, [sp, #16]
 80089dc:	9307      	str	r3, [sp, #28]
 80089de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80089e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80089e4:	4654      	mov	r4, sl
 80089e6:	2205      	movs	r2, #5
 80089e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089ec:	484e      	ldr	r0, [pc, #312]	@ (8008b28 <_svfiprintf_r+0x1e4>)
 80089ee:	f7f7 fc0f 	bl	8000210 <memchr>
 80089f2:	9a04      	ldr	r2, [sp, #16]
 80089f4:	b9d8      	cbnz	r0, 8008a2e <_svfiprintf_r+0xea>
 80089f6:	06d0      	lsls	r0, r2, #27
 80089f8:	bf44      	itt	mi
 80089fa:	2320      	movmi	r3, #32
 80089fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a00:	0711      	lsls	r1, r2, #28
 8008a02:	bf44      	itt	mi
 8008a04:	232b      	movmi	r3, #43	@ 0x2b
 8008a06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a0a:	f89a 3000 	ldrb.w	r3, [sl]
 8008a0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a10:	d015      	beq.n	8008a3e <_svfiprintf_r+0xfa>
 8008a12:	9a07      	ldr	r2, [sp, #28]
 8008a14:	4654      	mov	r4, sl
 8008a16:	2000      	movs	r0, #0
 8008a18:	f04f 0c0a 	mov.w	ip, #10
 8008a1c:	4621      	mov	r1, r4
 8008a1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a22:	3b30      	subs	r3, #48	@ 0x30
 8008a24:	2b09      	cmp	r3, #9
 8008a26:	d94b      	bls.n	8008ac0 <_svfiprintf_r+0x17c>
 8008a28:	b1b0      	cbz	r0, 8008a58 <_svfiprintf_r+0x114>
 8008a2a:	9207      	str	r2, [sp, #28]
 8008a2c:	e014      	b.n	8008a58 <_svfiprintf_r+0x114>
 8008a2e:	eba0 0308 	sub.w	r3, r0, r8
 8008a32:	fa09 f303 	lsl.w	r3, r9, r3
 8008a36:	4313      	orrs	r3, r2
 8008a38:	9304      	str	r3, [sp, #16]
 8008a3a:	46a2      	mov	sl, r4
 8008a3c:	e7d2      	b.n	80089e4 <_svfiprintf_r+0xa0>
 8008a3e:	9b03      	ldr	r3, [sp, #12]
 8008a40:	1d19      	adds	r1, r3, #4
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	9103      	str	r1, [sp, #12]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	bfbb      	ittet	lt
 8008a4a:	425b      	neglt	r3, r3
 8008a4c:	f042 0202 	orrlt.w	r2, r2, #2
 8008a50:	9307      	strge	r3, [sp, #28]
 8008a52:	9307      	strlt	r3, [sp, #28]
 8008a54:	bfb8      	it	lt
 8008a56:	9204      	strlt	r2, [sp, #16]
 8008a58:	7823      	ldrb	r3, [r4, #0]
 8008a5a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a5c:	d10a      	bne.n	8008a74 <_svfiprintf_r+0x130>
 8008a5e:	7863      	ldrb	r3, [r4, #1]
 8008a60:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a62:	d132      	bne.n	8008aca <_svfiprintf_r+0x186>
 8008a64:	9b03      	ldr	r3, [sp, #12]
 8008a66:	1d1a      	adds	r2, r3, #4
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	9203      	str	r2, [sp, #12]
 8008a6c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a70:	3402      	adds	r4, #2
 8008a72:	9305      	str	r3, [sp, #20]
 8008a74:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008b38 <_svfiprintf_r+0x1f4>
 8008a78:	7821      	ldrb	r1, [r4, #0]
 8008a7a:	2203      	movs	r2, #3
 8008a7c:	4650      	mov	r0, sl
 8008a7e:	f7f7 fbc7 	bl	8000210 <memchr>
 8008a82:	b138      	cbz	r0, 8008a94 <_svfiprintf_r+0x150>
 8008a84:	9b04      	ldr	r3, [sp, #16]
 8008a86:	eba0 000a 	sub.w	r0, r0, sl
 8008a8a:	2240      	movs	r2, #64	@ 0x40
 8008a8c:	4082      	lsls	r2, r0
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	3401      	adds	r4, #1
 8008a92:	9304      	str	r3, [sp, #16]
 8008a94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a98:	4824      	ldr	r0, [pc, #144]	@ (8008b2c <_svfiprintf_r+0x1e8>)
 8008a9a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a9e:	2206      	movs	r2, #6
 8008aa0:	f7f7 fbb6 	bl	8000210 <memchr>
 8008aa4:	2800      	cmp	r0, #0
 8008aa6:	d036      	beq.n	8008b16 <_svfiprintf_r+0x1d2>
 8008aa8:	4b21      	ldr	r3, [pc, #132]	@ (8008b30 <_svfiprintf_r+0x1ec>)
 8008aaa:	bb1b      	cbnz	r3, 8008af4 <_svfiprintf_r+0x1b0>
 8008aac:	9b03      	ldr	r3, [sp, #12]
 8008aae:	3307      	adds	r3, #7
 8008ab0:	f023 0307 	bic.w	r3, r3, #7
 8008ab4:	3308      	adds	r3, #8
 8008ab6:	9303      	str	r3, [sp, #12]
 8008ab8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aba:	4433      	add	r3, r6
 8008abc:	9309      	str	r3, [sp, #36]	@ 0x24
 8008abe:	e76a      	b.n	8008996 <_svfiprintf_r+0x52>
 8008ac0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ac4:	460c      	mov	r4, r1
 8008ac6:	2001      	movs	r0, #1
 8008ac8:	e7a8      	b.n	8008a1c <_svfiprintf_r+0xd8>
 8008aca:	2300      	movs	r3, #0
 8008acc:	3401      	adds	r4, #1
 8008ace:	9305      	str	r3, [sp, #20]
 8008ad0:	4619      	mov	r1, r3
 8008ad2:	f04f 0c0a 	mov.w	ip, #10
 8008ad6:	4620      	mov	r0, r4
 8008ad8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008adc:	3a30      	subs	r2, #48	@ 0x30
 8008ade:	2a09      	cmp	r2, #9
 8008ae0:	d903      	bls.n	8008aea <_svfiprintf_r+0x1a6>
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d0c6      	beq.n	8008a74 <_svfiprintf_r+0x130>
 8008ae6:	9105      	str	r1, [sp, #20]
 8008ae8:	e7c4      	b.n	8008a74 <_svfiprintf_r+0x130>
 8008aea:	fb0c 2101 	mla	r1, ip, r1, r2
 8008aee:	4604      	mov	r4, r0
 8008af0:	2301      	movs	r3, #1
 8008af2:	e7f0      	b.n	8008ad6 <_svfiprintf_r+0x192>
 8008af4:	ab03      	add	r3, sp, #12
 8008af6:	9300      	str	r3, [sp, #0]
 8008af8:	462a      	mov	r2, r5
 8008afa:	4b0e      	ldr	r3, [pc, #56]	@ (8008b34 <_svfiprintf_r+0x1f0>)
 8008afc:	a904      	add	r1, sp, #16
 8008afe:	4638      	mov	r0, r7
 8008b00:	f7fd fe96 	bl	8006830 <_printf_float>
 8008b04:	1c42      	adds	r2, r0, #1
 8008b06:	4606      	mov	r6, r0
 8008b08:	d1d6      	bne.n	8008ab8 <_svfiprintf_r+0x174>
 8008b0a:	89ab      	ldrh	r3, [r5, #12]
 8008b0c:	065b      	lsls	r3, r3, #25
 8008b0e:	f53f af2d 	bmi.w	800896c <_svfiprintf_r+0x28>
 8008b12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b14:	e72c      	b.n	8008970 <_svfiprintf_r+0x2c>
 8008b16:	ab03      	add	r3, sp, #12
 8008b18:	9300      	str	r3, [sp, #0]
 8008b1a:	462a      	mov	r2, r5
 8008b1c:	4b05      	ldr	r3, [pc, #20]	@ (8008b34 <_svfiprintf_r+0x1f0>)
 8008b1e:	a904      	add	r1, sp, #16
 8008b20:	4638      	mov	r0, r7
 8008b22:	f7fe f91d 	bl	8006d60 <_printf_i>
 8008b26:	e7ed      	b.n	8008b04 <_svfiprintf_r+0x1c0>
 8008b28:	08009618 	.word	0x08009618
 8008b2c:	08009622 	.word	0x08009622
 8008b30:	08006831 	.word	0x08006831
 8008b34:	0800888d 	.word	0x0800888d
 8008b38:	0800961e 	.word	0x0800961e

08008b3c <__sflush_r>:
 8008b3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b44:	0716      	lsls	r6, r2, #28
 8008b46:	4605      	mov	r5, r0
 8008b48:	460c      	mov	r4, r1
 8008b4a:	d454      	bmi.n	8008bf6 <__sflush_r+0xba>
 8008b4c:	684b      	ldr	r3, [r1, #4]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	dc02      	bgt.n	8008b58 <__sflush_r+0x1c>
 8008b52:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	dd48      	ble.n	8008bea <__sflush_r+0xae>
 8008b58:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b5a:	2e00      	cmp	r6, #0
 8008b5c:	d045      	beq.n	8008bea <__sflush_r+0xae>
 8008b5e:	2300      	movs	r3, #0
 8008b60:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008b64:	682f      	ldr	r7, [r5, #0]
 8008b66:	6a21      	ldr	r1, [r4, #32]
 8008b68:	602b      	str	r3, [r5, #0]
 8008b6a:	d030      	beq.n	8008bce <__sflush_r+0x92>
 8008b6c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008b6e:	89a3      	ldrh	r3, [r4, #12]
 8008b70:	0759      	lsls	r1, r3, #29
 8008b72:	d505      	bpl.n	8008b80 <__sflush_r+0x44>
 8008b74:	6863      	ldr	r3, [r4, #4]
 8008b76:	1ad2      	subs	r2, r2, r3
 8008b78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008b7a:	b10b      	cbz	r3, 8008b80 <__sflush_r+0x44>
 8008b7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008b7e:	1ad2      	subs	r2, r2, r3
 8008b80:	2300      	movs	r3, #0
 8008b82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b84:	6a21      	ldr	r1, [r4, #32]
 8008b86:	4628      	mov	r0, r5
 8008b88:	47b0      	blx	r6
 8008b8a:	1c43      	adds	r3, r0, #1
 8008b8c:	89a3      	ldrh	r3, [r4, #12]
 8008b8e:	d106      	bne.n	8008b9e <__sflush_r+0x62>
 8008b90:	6829      	ldr	r1, [r5, #0]
 8008b92:	291d      	cmp	r1, #29
 8008b94:	d82b      	bhi.n	8008bee <__sflush_r+0xb2>
 8008b96:	4a2a      	ldr	r2, [pc, #168]	@ (8008c40 <__sflush_r+0x104>)
 8008b98:	410a      	asrs	r2, r1
 8008b9a:	07d6      	lsls	r6, r2, #31
 8008b9c:	d427      	bmi.n	8008bee <__sflush_r+0xb2>
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	6062      	str	r2, [r4, #4]
 8008ba2:	04d9      	lsls	r1, r3, #19
 8008ba4:	6922      	ldr	r2, [r4, #16]
 8008ba6:	6022      	str	r2, [r4, #0]
 8008ba8:	d504      	bpl.n	8008bb4 <__sflush_r+0x78>
 8008baa:	1c42      	adds	r2, r0, #1
 8008bac:	d101      	bne.n	8008bb2 <__sflush_r+0x76>
 8008bae:	682b      	ldr	r3, [r5, #0]
 8008bb0:	b903      	cbnz	r3, 8008bb4 <__sflush_r+0x78>
 8008bb2:	6560      	str	r0, [r4, #84]	@ 0x54
 8008bb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008bb6:	602f      	str	r7, [r5, #0]
 8008bb8:	b1b9      	cbz	r1, 8008bea <__sflush_r+0xae>
 8008bba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008bbe:	4299      	cmp	r1, r3
 8008bc0:	d002      	beq.n	8008bc8 <__sflush_r+0x8c>
 8008bc2:	4628      	mov	r0, r5
 8008bc4:	f7ff f9e0 	bl	8007f88 <_free_r>
 8008bc8:	2300      	movs	r3, #0
 8008bca:	6363      	str	r3, [r4, #52]	@ 0x34
 8008bcc:	e00d      	b.n	8008bea <__sflush_r+0xae>
 8008bce:	2301      	movs	r3, #1
 8008bd0:	4628      	mov	r0, r5
 8008bd2:	47b0      	blx	r6
 8008bd4:	4602      	mov	r2, r0
 8008bd6:	1c50      	adds	r0, r2, #1
 8008bd8:	d1c9      	bne.n	8008b6e <__sflush_r+0x32>
 8008bda:	682b      	ldr	r3, [r5, #0]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d0c6      	beq.n	8008b6e <__sflush_r+0x32>
 8008be0:	2b1d      	cmp	r3, #29
 8008be2:	d001      	beq.n	8008be8 <__sflush_r+0xac>
 8008be4:	2b16      	cmp	r3, #22
 8008be6:	d11e      	bne.n	8008c26 <__sflush_r+0xea>
 8008be8:	602f      	str	r7, [r5, #0]
 8008bea:	2000      	movs	r0, #0
 8008bec:	e022      	b.n	8008c34 <__sflush_r+0xf8>
 8008bee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bf2:	b21b      	sxth	r3, r3
 8008bf4:	e01b      	b.n	8008c2e <__sflush_r+0xf2>
 8008bf6:	690f      	ldr	r7, [r1, #16]
 8008bf8:	2f00      	cmp	r7, #0
 8008bfa:	d0f6      	beq.n	8008bea <__sflush_r+0xae>
 8008bfc:	0793      	lsls	r3, r2, #30
 8008bfe:	680e      	ldr	r6, [r1, #0]
 8008c00:	bf08      	it	eq
 8008c02:	694b      	ldreq	r3, [r1, #20]
 8008c04:	600f      	str	r7, [r1, #0]
 8008c06:	bf18      	it	ne
 8008c08:	2300      	movne	r3, #0
 8008c0a:	eba6 0807 	sub.w	r8, r6, r7
 8008c0e:	608b      	str	r3, [r1, #8]
 8008c10:	f1b8 0f00 	cmp.w	r8, #0
 8008c14:	dde9      	ble.n	8008bea <__sflush_r+0xae>
 8008c16:	6a21      	ldr	r1, [r4, #32]
 8008c18:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008c1a:	4643      	mov	r3, r8
 8008c1c:	463a      	mov	r2, r7
 8008c1e:	4628      	mov	r0, r5
 8008c20:	47b0      	blx	r6
 8008c22:	2800      	cmp	r0, #0
 8008c24:	dc08      	bgt.n	8008c38 <__sflush_r+0xfc>
 8008c26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c2e:	81a3      	strh	r3, [r4, #12]
 8008c30:	f04f 30ff 	mov.w	r0, #4294967295
 8008c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c38:	4407      	add	r7, r0
 8008c3a:	eba8 0800 	sub.w	r8, r8, r0
 8008c3e:	e7e7      	b.n	8008c10 <__sflush_r+0xd4>
 8008c40:	dfbffffe 	.word	0xdfbffffe

08008c44 <_fflush_r>:
 8008c44:	b538      	push	{r3, r4, r5, lr}
 8008c46:	690b      	ldr	r3, [r1, #16]
 8008c48:	4605      	mov	r5, r0
 8008c4a:	460c      	mov	r4, r1
 8008c4c:	b913      	cbnz	r3, 8008c54 <_fflush_r+0x10>
 8008c4e:	2500      	movs	r5, #0
 8008c50:	4628      	mov	r0, r5
 8008c52:	bd38      	pop	{r3, r4, r5, pc}
 8008c54:	b118      	cbz	r0, 8008c5e <_fflush_r+0x1a>
 8008c56:	6a03      	ldr	r3, [r0, #32]
 8008c58:	b90b      	cbnz	r3, 8008c5e <_fflush_r+0x1a>
 8008c5a:	f7fe fa2d 	bl	80070b8 <__sinit>
 8008c5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d0f3      	beq.n	8008c4e <_fflush_r+0xa>
 8008c66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008c68:	07d0      	lsls	r0, r2, #31
 8008c6a:	d404      	bmi.n	8008c76 <_fflush_r+0x32>
 8008c6c:	0599      	lsls	r1, r3, #22
 8008c6e:	d402      	bmi.n	8008c76 <_fflush_r+0x32>
 8008c70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c72:	f7fe fb38 	bl	80072e6 <__retarget_lock_acquire_recursive>
 8008c76:	4628      	mov	r0, r5
 8008c78:	4621      	mov	r1, r4
 8008c7a:	f7ff ff5f 	bl	8008b3c <__sflush_r>
 8008c7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c80:	07da      	lsls	r2, r3, #31
 8008c82:	4605      	mov	r5, r0
 8008c84:	d4e4      	bmi.n	8008c50 <_fflush_r+0xc>
 8008c86:	89a3      	ldrh	r3, [r4, #12]
 8008c88:	059b      	lsls	r3, r3, #22
 8008c8a:	d4e1      	bmi.n	8008c50 <_fflush_r+0xc>
 8008c8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c8e:	f7fe fb2b 	bl	80072e8 <__retarget_lock_release_recursive>
 8008c92:	e7dd      	b.n	8008c50 <_fflush_r+0xc>

08008c94 <memmove>:
 8008c94:	4288      	cmp	r0, r1
 8008c96:	b510      	push	{r4, lr}
 8008c98:	eb01 0402 	add.w	r4, r1, r2
 8008c9c:	d902      	bls.n	8008ca4 <memmove+0x10>
 8008c9e:	4284      	cmp	r4, r0
 8008ca0:	4623      	mov	r3, r4
 8008ca2:	d807      	bhi.n	8008cb4 <memmove+0x20>
 8008ca4:	1e43      	subs	r3, r0, #1
 8008ca6:	42a1      	cmp	r1, r4
 8008ca8:	d008      	beq.n	8008cbc <memmove+0x28>
 8008caa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008cae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008cb2:	e7f8      	b.n	8008ca6 <memmove+0x12>
 8008cb4:	4402      	add	r2, r0
 8008cb6:	4601      	mov	r1, r0
 8008cb8:	428a      	cmp	r2, r1
 8008cba:	d100      	bne.n	8008cbe <memmove+0x2a>
 8008cbc:	bd10      	pop	{r4, pc}
 8008cbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008cc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008cc6:	e7f7      	b.n	8008cb8 <memmove+0x24>

08008cc8 <_sbrk_r>:
 8008cc8:	b538      	push	{r3, r4, r5, lr}
 8008cca:	4d06      	ldr	r5, [pc, #24]	@ (8008ce4 <_sbrk_r+0x1c>)
 8008ccc:	2300      	movs	r3, #0
 8008cce:	4604      	mov	r4, r0
 8008cd0:	4608      	mov	r0, r1
 8008cd2:	602b      	str	r3, [r5, #0]
 8008cd4:	f7fd fc9c 	bl	8006610 <_sbrk>
 8008cd8:	1c43      	adds	r3, r0, #1
 8008cda:	d102      	bne.n	8008ce2 <_sbrk_r+0x1a>
 8008cdc:	682b      	ldr	r3, [r5, #0]
 8008cde:	b103      	cbz	r3, 8008ce2 <_sbrk_r+0x1a>
 8008ce0:	6023      	str	r3, [r4, #0]
 8008ce2:	bd38      	pop	{r3, r4, r5, pc}
 8008ce4:	200004fc 	.word	0x200004fc

08008ce8 <memcpy>:
 8008ce8:	440a      	add	r2, r1
 8008cea:	4291      	cmp	r1, r2
 8008cec:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cf0:	d100      	bne.n	8008cf4 <memcpy+0xc>
 8008cf2:	4770      	bx	lr
 8008cf4:	b510      	push	{r4, lr}
 8008cf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cfa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008cfe:	4291      	cmp	r1, r2
 8008d00:	d1f9      	bne.n	8008cf6 <memcpy+0xe>
 8008d02:	bd10      	pop	{r4, pc}

08008d04 <__assert_func>:
 8008d04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d06:	4614      	mov	r4, r2
 8008d08:	461a      	mov	r2, r3
 8008d0a:	4b09      	ldr	r3, [pc, #36]	@ (8008d30 <__assert_func+0x2c>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4605      	mov	r5, r0
 8008d10:	68d8      	ldr	r0, [r3, #12]
 8008d12:	b954      	cbnz	r4, 8008d2a <__assert_func+0x26>
 8008d14:	4b07      	ldr	r3, [pc, #28]	@ (8008d34 <__assert_func+0x30>)
 8008d16:	461c      	mov	r4, r3
 8008d18:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d1c:	9100      	str	r1, [sp, #0]
 8008d1e:	462b      	mov	r3, r5
 8008d20:	4905      	ldr	r1, [pc, #20]	@ (8008d38 <__assert_func+0x34>)
 8008d22:	f000 f86f 	bl	8008e04 <fiprintf>
 8008d26:	f000 f87f 	bl	8008e28 <abort>
 8008d2a:	4b04      	ldr	r3, [pc, #16]	@ (8008d3c <__assert_func+0x38>)
 8008d2c:	e7f4      	b.n	8008d18 <__assert_func+0x14>
 8008d2e:	bf00      	nop
 8008d30:	20000028 	.word	0x20000028
 8008d34:	0800966e 	.word	0x0800966e
 8008d38:	08009640 	.word	0x08009640
 8008d3c:	08009633 	.word	0x08009633

08008d40 <_calloc_r>:
 8008d40:	b570      	push	{r4, r5, r6, lr}
 8008d42:	fba1 5402 	umull	r5, r4, r1, r2
 8008d46:	b93c      	cbnz	r4, 8008d58 <_calloc_r+0x18>
 8008d48:	4629      	mov	r1, r5
 8008d4a:	f7ff f991 	bl	8008070 <_malloc_r>
 8008d4e:	4606      	mov	r6, r0
 8008d50:	b928      	cbnz	r0, 8008d5e <_calloc_r+0x1e>
 8008d52:	2600      	movs	r6, #0
 8008d54:	4630      	mov	r0, r6
 8008d56:	bd70      	pop	{r4, r5, r6, pc}
 8008d58:	220c      	movs	r2, #12
 8008d5a:	6002      	str	r2, [r0, #0]
 8008d5c:	e7f9      	b.n	8008d52 <_calloc_r+0x12>
 8008d5e:	462a      	mov	r2, r5
 8008d60:	4621      	mov	r1, r4
 8008d62:	f7fe fa42 	bl	80071ea <memset>
 8008d66:	e7f5      	b.n	8008d54 <_calloc_r+0x14>

08008d68 <__ascii_mbtowc>:
 8008d68:	b082      	sub	sp, #8
 8008d6a:	b901      	cbnz	r1, 8008d6e <__ascii_mbtowc+0x6>
 8008d6c:	a901      	add	r1, sp, #4
 8008d6e:	b142      	cbz	r2, 8008d82 <__ascii_mbtowc+0x1a>
 8008d70:	b14b      	cbz	r3, 8008d86 <__ascii_mbtowc+0x1e>
 8008d72:	7813      	ldrb	r3, [r2, #0]
 8008d74:	600b      	str	r3, [r1, #0]
 8008d76:	7812      	ldrb	r2, [r2, #0]
 8008d78:	1e10      	subs	r0, r2, #0
 8008d7a:	bf18      	it	ne
 8008d7c:	2001      	movne	r0, #1
 8008d7e:	b002      	add	sp, #8
 8008d80:	4770      	bx	lr
 8008d82:	4610      	mov	r0, r2
 8008d84:	e7fb      	b.n	8008d7e <__ascii_mbtowc+0x16>
 8008d86:	f06f 0001 	mvn.w	r0, #1
 8008d8a:	e7f8      	b.n	8008d7e <__ascii_mbtowc+0x16>

08008d8c <_realloc_r>:
 8008d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d90:	4680      	mov	r8, r0
 8008d92:	4615      	mov	r5, r2
 8008d94:	460c      	mov	r4, r1
 8008d96:	b921      	cbnz	r1, 8008da2 <_realloc_r+0x16>
 8008d98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d9c:	4611      	mov	r1, r2
 8008d9e:	f7ff b967 	b.w	8008070 <_malloc_r>
 8008da2:	b92a      	cbnz	r2, 8008db0 <_realloc_r+0x24>
 8008da4:	f7ff f8f0 	bl	8007f88 <_free_r>
 8008da8:	2400      	movs	r4, #0
 8008daa:	4620      	mov	r0, r4
 8008dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008db0:	f000 f841 	bl	8008e36 <_malloc_usable_size_r>
 8008db4:	4285      	cmp	r5, r0
 8008db6:	4606      	mov	r6, r0
 8008db8:	d802      	bhi.n	8008dc0 <_realloc_r+0x34>
 8008dba:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008dbe:	d8f4      	bhi.n	8008daa <_realloc_r+0x1e>
 8008dc0:	4629      	mov	r1, r5
 8008dc2:	4640      	mov	r0, r8
 8008dc4:	f7ff f954 	bl	8008070 <_malloc_r>
 8008dc8:	4607      	mov	r7, r0
 8008dca:	2800      	cmp	r0, #0
 8008dcc:	d0ec      	beq.n	8008da8 <_realloc_r+0x1c>
 8008dce:	42b5      	cmp	r5, r6
 8008dd0:	462a      	mov	r2, r5
 8008dd2:	4621      	mov	r1, r4
 8008dd4:	bf28      	it	cs
 8008dd6:	4632      	movcs	r2, r6
 8008dd8:	f7ff ff86 	bl	8008ce8 <memcpy>
 8008ddc:	4621      	mov	r1, r4
 8008dde:	4640      	mov	r0, r8
 8008de0:	f7ff f8d2 	bl	8007f88 <_free_r>
 8008de4:	463c      	mov	r4, r7
 8008de6:	e7e0      	b.n	8008daa <_realloc_r+0x1e>

08008de8 <__ascii_wctomb>:
 8008de8:	4603      	mov	r3, r0
 8008dea:	4608      	mov	r0, r1
 8008dec:	b141      	cbz	r1, 8008e00 <__ascii_wctomb+0x18>
 8008dee:	2aff      	cmp	r2, #255	@ 0xff
 8008df0:	d904      	bls.n	8008dfc <__ascii_wctomb+0x14>
 8008df2:	228a      	movs	r2, #138	@ 0x8a
 8008df4:	601a      	str	r2, [r3, #0]
 8008df6:	f04f 30ff 	mov.w	r0, #4294967295
 8008dfa:	4770      	bx	lr
 8008dfc:	700a      	strb	r2, [r1, #0]
 8008dfe:	2001      	movs	r0, #1
 8008e00:	4770      	bx	lr
	...

08008e04 <fiprintf>:
 8008e04:	b40e      	push	{r1, r2, r3}
 8008e06:	b503      	push	{r0, r1, lr}
 8008e08:	4601      	mov	r1, r0
 8008e0a:	ab03      	add	r3, sp, #12
 8008e0c:	4805      	ldr	r0, [pc, #20]	@ (8008e24 <fiprintf+0x20>)
 8008e0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e12:	6800      	ldr	r0, [r0, #0]
 8008e14:	9301      	str	r3, [sp, #4]
 8008e16:	f000 f83f 	bl	8008e98 <_vfiprintf_r>
 8008e1a:	b002      	add	sp, #8
 8008e1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e20:	b003      	add	sp, #12
 8008e22:	4770      	bx	lr
 8008e24:	20000028 	.word	0x20000028

08008e28 <abort>:
 8008e28:	b508      	push	{r3, lr}
 8008e2a:	2006      	movs	r0, #6
 8008e2c:	f000 fa08 	bl	8009240 <raise>
 8008e30:	2001      	movs	r0, #1
 8008e32:	f7fd fb75 	bl	8006520 <_exit>

08008e36 <_malloc_usable_size_r>:
 8008e36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e3a:	1f18      	subs	r0, r3, #4
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	bfbc      	itt	lt
 8008e40:	580b      	ldrlt	r3, [r1, r0]
 8008e42:	18c0      	addlt	r0, r0, r3
 8008e44:	4770      	bx	lr

08008e46 <__sfputc_r>:
 8008e46:	6893      	ldr	r3, [r2, #8]
 8008e48:	3b01      	subs	r3, #1
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	b410      	push	{r4}
 8008e4e:	6093      	str	r3, [r2, #8]
 8008e50:	da08      	bge.n	8008e64 <__sfputc_r+0x1e>
 8008e52:	6994      	ldr	r4, [r2, #24]
 8008e54:	42a3      	cmp	r3, r4
 8008e56:	db01      	blt.n	8008e5c <__sfputc_r+0x16>
 8008e58:	290a      	cmp	r1, #10
 8008e5a:	d103      	bne.n	8008e64 <__sfputc_r+0x1e>
 8008e5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e60:	f000 b932 	b.w	80090c8 <__swbuf_r>
 8008e64:	6813      	ldr	r3, [r2, #0]
 8008e66:	1c58      	adds	r0, r3, #1
 8008e68:	6010      	str	r0, [r2, #0]
 8008e6a:	7019      	strb	r1, [r3, #0]
 8008e6c:	4608      	mov	r0, r1
 8008e6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e72:	4770      	bx	lr

08008e74 <__sfputs_r>:
 8008e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e76:	4606      	mov	r6, r0
 8008e78:	460f      	mov	r7, r1
 8008e7a:	4614      	mov	r4, r2
 8008e7c:	18d5      	adds	r5, r2, r3
 8008e7e:	42ac      	cmp	r4, r5
 8008e80:	d101      	bne.n	8008e86 <__sfputs_r+0x12>
 8008e82:	2000      	movs	r0, #0
 8008e84:	e007      	b.n	8008e96 <__sfputs_r+0x22>
 8008e86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e8a:	463a      	mov	r2, r7
 8008e8c:	4630      	mov	r0, r6
 8008e8e:	f7ff ffda 	bl	8008e46 <__sfputc_r>
 8008e92:	1c43      	adds	r3, r0, #1
 8008e94:	d1f3      	bne.n	8008e7e <__sfputs_r+0xa>
 8008e96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008e98 <_vfiprintf_r>:
 8008e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e9c:	460d      	mov	r5, r1
 8008e9e:	b09d      	sub	sp, #116	@ 0x74
 8008ea0:	4614      	mov	r4, r2
 8008ea2:	4698      	mov	r8, r3
 8008ea4:	4606      	mov	r6, r0
 8008ea6:	b118      	cbz	r0, 8008eb0 <_vfiprintf_r+0x18>
 8008ea8:	6a03      	ldr	r3, [r0, #32]
 8008eaa:	b90b      	cbnz	r3, 8008eb0 <_vfiprintf_r+0x18>
 8008eac:	f7fe f904 	bl	80070b8 <__sinit>
 8008eb0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008eb2:	07d9      	lsls	r1, r3, #31
 8008eb4:	d405      	bmi.n	8008ec2 <_vfiprintf_r+0x2a>
 8008eb6:	89ab      	ldrh	r3, [r5, #12]
 8008eb8:	059a      	lsls	r2, r3, #22
 8008eba:	d402      	bmi.n	8008ec2 <_vfiprintf_r+0x2a>
 8008ebc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ebe:	f7fe fa12 	bl	80072e6 <__retarget_lock_acquire_recursive>
 8008ec2:	89ab      	ldrh	r3, [r5, #12]
 8008ec4:	071b      	lsls	r3, r3, #28
 8008ec6:	d501      	bpl.n	8008ecc <_vfiprintf_r+0x34>
 8008ec8:	692b      	ldr	r3, [r5, #16]
 8008eca:	b99b      	cbnz	r3, 8008ef4 <_vfiprintf_r+0x5c>
 8008ecc:	4629      	mov	r1, r5
 8008ece:	4630      	mov	r0, r6
 8008ed0:	f000 f938 	bl	8009144 <__swsetup_r>
 8008ed4:	b170      	cbz	r0, 8008ef4 <_vfiprintf_r+0x5c>
 8008ed6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ed8:	07dc      	lsls	r4, r3, #31
 8008eda:	d504      	bpl.n	8008ee6 <_vfiprintf_r+0x4e>
 8008edc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee0:	b01d      	add	sp, #116	@ 0x74
 8008ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ee6:	89ab      	ldrh	r3, [r5, #12]
 8008ee8:	0598      	lsls	r0, r3, #22
 8008eea:	d4f7      	bmi.n	8008edc <_vfiprintf_r+0x44>
 8008eec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008eee:	f7fe f9fb 	bl	80072e8 <__retarget_lock_release_recursive>
 8008ef2:	e7f3      	b.n	8008edc <_vfiprintf_r+0x44>
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ef8:	2320      	movs	r3, #32
 8008efa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008efe:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f02:	2330      	movs	r3, #48	@ 0x30
 8008f04:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80090b4 <_vfiprintf_r+0x21c>
 8008f08:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f0c:	f04f 0901 	mov.w	r9, #1
 8008f10:	4623      	mov	r3, r4
 8008f12:	469a      	mov	sl, r3
 8008f14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f18:	b10a      	cbz	r2, 8008f1e <_vfiprintf_r+0x86>
 8008f1a:	2a25      	cmp	r2, #37	@ 0x25
 8008f1c:	d1f9      	bne.n	8008f12 <_vfiprintf_r+0x7a>
 8008f1e:	ebba 0b04 	subs.w	fp, sl, r4
 8008f22:	d00b      	beq.n	8008f3c <_vfiprintf_r+0xa4>
 8008f24:	465b      	mov	r3, fp
 8008f26:	4622      	mov	r2, r4
 8008f28:	4629      	mov	r1, r5
 8008f2a:	4630      	mov	r0, r6
 8008f2c:	f7ff ffa2 	bl	8008e74 <__sfputs_r>
 8008f30:	3001      	adds	r0, #1
 8008f32:	f000 80a7 	beq.w	8009084 <_vfiprintf_r+0x1ec>
 8008f36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f38:	445a      	add	r2, fp
 8008f3a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f3c:	f89a 3000 	ldrb.w	r3, [sl]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	f000 809f 	beq.w	8009084 <_vfiprintf_r+0x1ec>
 8008f46:	2300      	movs	r3, #0
 8008f48:	f04f 32ff 	mov.w	r2, #4294967295
 8008f4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f50:	f10a 0a01 	add.w	sl, sl, #1
 8008f54:	9304      	str	r3, [sp, #16]
 8008f56:	9307      	str	r3, [sp, #28]
 8008f58:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f5c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f5e:	4654      	mov	r4, sl
 8008f60:	2205      	movs	r2, #5
 8008f62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f66:	4853      	ldr	r0, [pc, #332]	@ (80090b4 <_vfiprintf_r+0x21c>)
 8008f68:	f7f7 f952 	bl	8000210 <memchr>
 8008f6c:	9a04      	ldr	r2, [sp, #16]
 8008f6e:	b9d8      	cbnz	r0, 8008fa8 <_vfiprintf_r+0x110>
 8008f70:	06d1      	lsls	r1, r2, #27
 8008f72:	bf44      	itt	mi
 8008f74:	2320      	movmi	r3, #32
 8008f76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f7a:	0713      	lsls	r3, r2, #28
 8008f7c:	bf44      	itt	mi
 8008f7e:	232b      	movmi	r3, #43	@ 0x2b
 8008f80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f84:	f89a 3000 	ldrb.w	r3, [sl]
 8008f88:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f8a:	d015      	beq.n	8008fb8 <_vfiprintf_r+0x120>
 8008f8c:	9a07      	ldr	r2, [sp, #28]
 8008f8e:	4654      	mov	r4, sl
 8008f90:	2000      	movs	r0, #0
 8008f92:	f04f 0c0a 	mov.w	ip, #10
 8008f96:	4621      	mov	r1, r4
 8008f98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f9c:	3b30      	subs	r3, #48	@ 0x30
 8008f9e:	2b09      	cmp	r3, #9
 8008fa0:	d94b      	bls.n	800903a <_vfiprintf_r+0x1a2>
 8008fa2:	b1b0      	cbz	r0, 8008fd2 <_vfiprintf_r+0x13a>
 8008fa4:	9207      	str	r2, [sp, #28]
 8008fa6:	e014      	b.n	8008fd2 <_vfiprintf_r+0x13a>
 8008fa8:	eba0 0308 	sub.w	r3, r0, r8
 8008fac:	fa09 f303 	lsl.w	r3, r9, r3
 8008fb0:	4313      	orrs	r3, r2
 8008fb2:	9304      	str	r3, [sp, #16]
 8008fb4:	46a2      	mov	sl, r4
 8008fb6:	e7d2      	b.n	8008f5e <_vfiprintf_r+0xc6>
 8008fb8:	9b03      	ldr	r3, [sp, #12]
 8008fba:	1d19      	adds	r1, r3, #4
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	9103      	str	r1, [sp, #12]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	bfbb      	ittet	lt
 8008fc4:	425b      	neglt	r3, r3
 8008fc6:	f042 0202 	orrlt.w	r2, r2, #2
 8008fca:	9307      	strge	r3, [sp, #28]
 8008fcc:	9307      	strlt	r3, [sp, #28]
 8008fce:	bfb8      	it	lt
 8008fd0:	9204      	strlt	r2, [sp, #16]
 8008fd2:	7823      	ldrb	r3, [r4, #0]
 8008fd4:	2b2e      	cmp	r3, #46	@ 0x2e
 8008fd6:	d10a      	bne.n	8008fee <_vfiprintf_r+0x156>
 8008fd8:	7863      	ldrb	r3, [r4, #1]
 8008fda:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fdc:	d132      	bne.n	8009044 <_vfiprintf_r+0x1ac>
 8008fde:	9b03      	ldr	r3, [sp, #12]
 8008fe0:	1d1a      	adds	r2, r3, #4
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	9203      	str	r2, [sp, #12]
 8008fe6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008fea:	3402      	adds	r4, #2
 8008fec:	9305      	str	r3, [sp, #20]
 8008fee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80090c4 <_vfiprintf_r+0x22c>
 8008ff2:	7821      	ldrb	r1, [r4, #0]
 8008ff4:	2203      	movs	r2, #3
 8008ff6:	4650      	mov	r0, sl
 8008ff8:	f7f7 f90a 	bl	8000210 <memchr>
 8008ffc:	b138      	cbz	r0, 800900e <_vfiprintf_r+0x176>
 8008ffe:	9b04      	ldr	r3, [sp, #16]
 8009000:	eba0 000a 	sub.w	r0, r0, sl
 8009004:	2240      	movs	r2, #64	@ 0x40
 8009006:	4082      	lsls	r2, r0
 8009008:	4313      	orrs	r3, r2
 800900a:	3401      	adds	r4, #1
 800900c:	9304      	str	r3, [sp, #16]
 800900e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009012:	4829      	ldr	r0, [pc, #164]	@ (80090b8 <_vfiprintf_r+0x220>)
 8009014:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009018:	2206      	movs	r2, #6
 800901a:	f7f7 f8f9 	bl	8000210 <memchr>
 800901e:	2800      	cmp	r0, #0
 8009020:	d03f      	beq.n	80090a2 <_vfiprintf_r+0x20a>
 8009022:	4b26      	ldr	r3, [pc, #152]	@ (80090bc <_vfiprintf_r+0x224>)
 8009024:	bb1b      	cbnz	r3, 800906e <_vfiprintf_r+0x1d6>
 8009026:	9b03      	ldr	r3, [sp, #12]
 8009028:	3307      	adds	r3, #7
 800902a:	f023 0307 	bic.w	r3, r3, #7
 800902e:	3308      	adds	r3, #8
 8009030:	9303      	str	r3, [sp, #12]
 8009032:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009034:	443b      	add	r3, r7
 8009036:	9309      	str	r3, [sp, #36]	@ 0x24
 8009038:	e76a      	b.n	8008f10 <_vfiprintf_r+0x78>
 800903a:	fb0c 3202 	mla	r2, ip, r2, r3
 800903e:	460c      	mov	r4, r1
 8009040:	2001      	movs	r0, #1
 8009042:	e7a8      	b.n	8008f96 <_vfiprintf_r+0xfe>
 8009044:	2300      	movs	r3, #0
 8009046:	3401      	adds	r4, #1
 8009048:	9305      	str	r3, [sp, #20]
 800904a:	4619      	mov	r1, r3
 800904c:	f04f 0c0a 	mov.w	ip, #10
 8009050:	4620      	mov	r0, r4
 8009052:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009056:	3a30      	subs	r2, #48	@ 0x30
 8009058:	2a09      	cmp	r2, #9
 800905a:	d903      	bls.n	8009064 <_vfiprintf_r+0x1cc>
 800905c:	2b00      	cmp	r3, #0
 800905e:	d0c6      	beq.n	8008fee <_vfiprintf_r+0x156>
 8009060:	9105      	str	r1, [sp, #20]
 8009062:	e7c4      	b.n	8008fee <_vfiprintf_r+0x156>
 8009064:	fb0c 2101 	mla	r1, ip, r1, r2
 8009068:	4604      	mov	r4, r0
 800906a:	2301      	movs	r3, #1
 800906c:	e7f0      	b.n	8009050 <_vfiprintf_r+0x1b8>
 800906e:	ab03      	add	r3, sp, #12
 8009070:	9300      	str	r3, [sp, #0]
 8009072:	462a      	mov	r2, r5
 8009074:	4b12      	ldr	r3, [pc, #72]	@ (80090c0 <_vfiprintf_r+0x228>)
 8009076:	a904      	add	r1, sp, #16
 8009078:	4630      	mov	r0, r6
 800907a:	f7fd fbd9 	bl	8006830 <_printf_float>
 800907e:	4607      	mov	r7, r0
 8009080:	1c78      	adds	r0, r7, #1
 8009082:	d1d6      	bne.n	8009032 <_vfiprintf_r+0x19a>
 8009084:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009086:	07d9      	lsls	r1, r3, #31
 8009088:	d405      	bmi.n	8009096 <_vfiprintf_r+0x1fe>
 800908a:	89ab      	ldrh	r3, [r5, #12]
 800908c:	059a      	lsls	r2, r3, #22
 800908e:	d402      	bmi.n	8009096 <_vfiprintf_r+0x1fe>
 8009090:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009092:	f7fe f929 	bl	80072e8 <__retarget_lock_release_recursive>
 8009096:	89ab      	ldrh	r3, [r5, #12]
 8009098:	065b      	lsls	r3, r3, #25
 800909a:	f53f af1f 	bmi.w	8008edc <_vfiprintf_r+0x44>
 800909e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090a0:	e71e      	b.n	8008ee0 <_vfiprintf_r+0x48>
 80090a2:	ab03      	add	r3, sp, #12
 80090a4:	9300      	str	r3, [sp, #0]
 80090a6:	462a      	mov	r2, r5
 80090a8:	4b05      	ldr	r3, [pc, #20]	@ (80090c0 <_vfiprintf_r+0x228>)
 80090aa:	a904      	add	r1, sp, #16
 80090ac:	4630      	mov	r0, r6
 80090ae:	f7fd fe57 	bl	8006d60 <_printf_i>
 80090b2:	e7e4      	b.n	800907e <_vfiprintf_r+0x1e6>
 80090b4:	08009618 	.word	0x08009618
 80090b8:	08009622 	.word	0x08009622
 80090bc:	08006831 	.word	0x08006831
 80090c0:	08008e75 	.word	0x08008e75
 80090c4:	0800961e 	.word	0x0800961e

080090c8 <__swbuf_r>:
 80090c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090ca:	460e      	mov	r6, r1
 80090cc:	4614      	mov	r4, r2
 80090ce:	4605      	mov	r5, r0
 80090d0:	b118      	cbz	r0, 80090da <__swbuf_r+0x12>
 80090d2:	6a03      	ldr	r3, [r0, #32]
 80090d4:	b90b      	cbnz	r3, 80090da <__swbuf_r+0x12>
 80090d6:	f7fd ffef 	bl	80070b8 <__sinit>
 80090da:	69a3      	ldr	r3, [r4, #24]
 80090dc:	60a3      	str	r3, [r4, #8]
 80090de:	89a3      	ldrh	r3, [r4, #12]
 80090e0:	071a      	lsls	r2, r3, #28
 80090e2:	d501      	bpl.n	80090e8 <__swbuf_r+0x20>
 80090e4:	6923      	ldr	r3, [r4, #16]
 80090e6:	b943      	cbnz	r3, 80090fa <__swbuf_r+0x32>
 80090e8:	4621      	mov	r1, r4
 80090ea:	4628      	mov	r0, r5
 80090ec:	f000 f82a 	bl	8009144 <__swsetup_r>
 80090f0:	b118      	cbz	r0, 80090fa <__swbuf_r+0x32>
 80090f2:	f04f 37ff 	mov.w	r7, #4294967295
 80090f6:	4638      	mov	r0, r7
 80090f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090fa:	6823      	ldr	r3, [r4, #0]
 80090fc:	6922      	ldr	r2, [r4, #16]
 80090fe:	1a98      	subs	r0, r3, r2
 8009100:	6963      	ldr	r3, [r4, #20]
 8009102:	b2f6      	uxtb	r6, r6
 8009104:	4283      	cmp	r3, r0
 8009106:	4637      	mov	r7, r6
 8009108:	dc05      	bgt.n	8009116 <__swbuf_r+0x4e>
 800910a:	4621      	mov	r1, r4
 800910c:	4628      	mov	r0, r5
 800910e:	f7ff fd99 	bl	8008c44 <_fflush_r>
 8009112:	2800      	cmp	r0, #0
 8009114:	d1ed      	bne.n	80090f2 <__swbuf_r+0x2a>
 8009116:	68a3      	ldr	r3, [r4, #8]
 8009118:	3b01      	subs	r3, #1
 800911a:	60a3      	str	r3, [r4, #8]
 800911c:	6823      	ldr	r3, [r4, #0]
 800911e:	1c5a      	adds	r2, r3, #1
 8009120:	6022      	str	r2, [r4, #0]
 8009122:	701e      	strb	r6, [r3, #0]
 8009124:	6962      	ldr	r2, [r4, #20]
 8009126:	1c43      	adds	r3, r0, #1
 8009128:	429a      	cmp	r2, r3
 800912a:	d004      	beq.n	8009136 <__swbuf_r+0x6e>
 800912c:	89a3      	ldrh	r3, [r4, #12]
 800912e:	07db      	lsls	r3, r3, #31
 8009130:	d5e1      	bpl.n	80090f6 <__swbuf_r+0x2e>
 8009132:	2e0a      	cmp	r6, #10
 8009134:	d1df      	bne.n	80090f6 <__swbuf_r+0x2e>
 8009136:	4621      	mov	r1, r4
 8009138:	4628      	mov	r0, r5
 800913a:	f7ff fd83 	bl	8008c44 <_fflush_r>
 800913e:	2800      	cmp	r0, #0
 8009140:	d0d9      	beq.n	80090f6 <__swbuf_r+0x2e>
 8009142:	e7d6      	b.n	80090f2 <__swbuf_r+0x2a>

08009144 <__swsetup_r>:
 8009144:	b538      	push	{r3, r4, r5, lr}
 8009146:	4b29      	ldr	r3, [pc, #164]	@ (80091ec <__swsetup_r+0xa8>)
 8009148:	4605      	mov	r5, r0
 800914a:	6818      	ldr	r0, [r3, #0]
 800914c:	460c      	mov	r4, r1
 800914e:	b118      	cbz	r0, 8009158 <__swsetup_r+0x14>
 8009150:	6a03      	ldr	r3, [r0, #32]
 8009152:	b90b      	cbnz	r3, 8009158 <__swsetup_r+0x14>
 8009154:	f7fd ffb0 	bl	80070b8 <__sinit>
 8009158:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800915c:	0719      	lsls	r1, r3, #28
 800915e:	d422      	bmi.n	80091a6 <__swsetup_r+0x62>
 8009160:	06da      	lsls	r2, r3, #27
 8009162:	d407      	bmi.n	8009174 <__swsetup_r+0x30>
 8009164:	2209      	movs	r2, #9
 8009166:	602a      	str	r2, [r5, #0]
 8009168:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800916c:	81a3      	strh	r3, [r4, #12]
 800916e:	f04f 30ff 	mov.w	r0, #4294967295
 8009172:	e033      	b.n	80091dc <__swsetup_r+0x98>
 8009174:	0758      	lsls	r0, r3, #29
 8009176:	d512      	bpl.n	800919e <__swsetup_r+0x5a>
 8009178:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800917a:	b141      	cbz	r1, 800918e <__swsetup_r+0x4a>
 800917c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009180:	4299      	cmp	r1, r3
 8009182:	d002      	beq.n	800918a <__swsetup_r+0x46>
 8009184:	4628      	mov	r0, r5
 8009186:	f7fe feff 	bl	8007f88 <_free_r>
 800918a:	2300      	movs	r3, #0
 800918c:	6363      	str	r3, [r4, #52]	@ 0x34
 800918e:	89a3      	ldrh	r3, [r4, #12]
 8009190:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009194:	81a3      	strh	r3, [r4, #12]
 8009196:	2300      	movs	r3, #0
 8009198:	6063      	str	r3, [r4, #4]
 800919a:	6923      	ldr	r3, [r4, #16]
 800919c:	6023      	str	r3, [r4, #0]
 800919e:	89a3      	ldrh	r3, [r4, #12]
 80091a0:	f043 0308 	orr.w	r3, r3, #8
 80091a4:	81a3      	strh	r3, [r4, #12]
 80091a6:	6923      	ldr	r3, [r4, #16]
 80091a8:	b94b      	cbnz	r3, 80091be <__swsetup_r+0x7a>
 80091aa:	89a3      	ldrh	r3, [r4, #12]
 80091ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80091b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091b4:	d003      	beq.n	80091be <__swsetup_r+0x7a>
 80091b6:	4621      	mov	r1, r4
 80091b8:	4628      	mov	r0, r5
 80091ba:	f000 f883 	bl	80092c4 <__smakebuf_r>
 80091be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091c2:	f013 0201 	ands.w	r2, r3, #1
 80091c6:	d00a      	beq.n	80091de <__swsetup_r+0x9a>
 80091c8:	2200      	movs	r2, #0
 80091ca:	60a2      	str	r2, [r4, #8]
 80091cc:	6962      	ldr	r2, [r4, #20]
 80091ce:	4252      	negs	r2, r2
 80091d0:	61a2      	str	r2, [r4, #24]
 80091d2:	6922      	ldr	r2, [r4, #16]
 80091d4:	b942      	cbnz	r2, 80091e8 <__swsetup_r+0xa4>
 80091d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80091da:	d1c5      	bne.n	8009168 <__swsetup_r+0x24>
 80091dc:	bd38      	pop	{r3, r4, r5, pc}
 80091de:	0799      	lsls	r1, r3, #30
 80091e0:	bf58      	it	pl
 80091e2:	6962      	ldrpl	r2, [r4, #20]
 80091e4:	60a2      	str	r2, [r4, #8]
 80091e6:	e7f4      	b.n	80091d2 <__swsetup_r+0x8e>
 80091e8:	2000      	movs	r0, #0
 80091ea:	e7f7      	b.n	80091dc <__swsetup_r+0x98>
 80091ec:	20000028 	.word	0x20000028

080091f0 <_raise_r>:
 80091f0:	291f      	cmp	r1, #31
 80091f2:	b538      	push	{r3, r4, r5, lr}
 80091f4:	4605      	mov	r5, r0
 80091f6:	460c      	mov	r4, r1
 80091f8:	d904      	bls.n	8009204 <_raise_r+0x14>
 80091fa:	2316      	movs	r3, #22
 80091fc:	6003      	str	r3, [r0, #0]
 80091fe:	f04f 30ff 	mov.w	r0, #4294967295
 8009202:	bd38      	pop	{r3, r4, r5, pc}
 8009204:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009206:	b112      	cbz	r2, 800920e <_raise_r+0x1e>
 8009208:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800920c:	b94b      	cbnz	r3, 8009222 <_raise_r+0x32>
 800920e:	4628      	mov	r0, r5
 8009210:	f000 f830 	bl	8009274 <_getpid_r>
 8009214:	4622      	mov	r2, r4
 8009216:	4601      	mov	r1, r0
 8009218:	4628      	mov	r0, r5
 800921a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800921e:	f000 b817 	b.w	8009250 <_kill_r>
 8009222:	2b01      	cmp	r3, #1
 8009224:	d00a      	beq.n	800923c <_raise_r+0x4c>
 8009226:	1c59      	adds	r1, r3, #1
 8009228:	d103      	bne.n	8009232 <_raise_r+0x42>
 800922a:	2316      	movs	r3, #22
 800922c:	6003      	str	r3, [r0, #0]
 800922e:	2001      	movs	r0, #1
 8009230:	e7e7      	b.n	8009202 <_raise_r+0x12>
 8009232:	2100      	movs	r1, #0
 8009234:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009238:	4620      	mov	r0, r4
 800923a:	4798      	blx	r3
 800923c:	2000      	movs	r0, #0
 800923e:	e7e0      	b.n	8009202 <_raise_r+0x12>

08009240 <raise>:
 8009240:	4b02      	ldr	r3, [pc, #8]	@ (800924c <raise+0xc>)
 8009242:	4601      	mov	r1, r0
 8009244:	6818      	ldr	r0, [r3, #0]
 8009246:	f7ff bfd3 	b.w	80091f0 <_raise_r>
 800924a:	bf00      	nop
 800924c:	20000028 	.word	0x20000028

08009250 <_kill_r>:
 8009250:	b538      	push	{r3, r4, r5, lr}
 8009252:	4d07      	ldr	r5, [pc, #28]	@ (8009270 <_kill_r+0x20>)
 8009254:	2300      	movs	r3, #0
 8009256:	4604      	mov	r4, r0
 8009258:	4608      	mov	r0, r1
 800925a:	4611      	mov	r1, r2
 800925c:	602b      	str	r3, [r5, #0]
 800925e:	f7fd f94f 	bl	8006500 <_kill>
 8009262:	1c43      	adds	r3, r0, #1
 8009264:	d102      	bne.n	800926c <_kill_r+0x1c>
 8009266:	682b      	ldr	r3, [r5, #0]
 8009268:	b103      	cbz	r3, 800926c <_kill_r+0x1c>
 800926a:	6023      	str	r3, [r4, #0]
 800926c:	bd38      	pop	{r3, r4, r5, pc}
 800926e:	bf00      	nop
 8009270:	200004fc 	.word	0x200004fc

08009274 <_getpid_r>:
 8009274:	f7fd b93c 	b.w	80064f0 <_getpid>

08009278 <__swhatbuf_r>:
 8009278:	b570      	push	{r4, r5, r6, lr}
 800927a:	460c      	mov	r4, r1
 800927c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009280:	2900      	cmp	r1, #0
 8009282:	b096      	sub	sp, #88	@ 0x58
 8009284:	4615      	mov	r5, r2
 8009286:	461e      	mov	r6, r3
 8009288:	da0d      	bge.n	80092a6 <__swhatbuf_r+0x2e>
 800928a:	89a3      	ldrh	r3, [r4, #12]
 800928c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009290:	f04f 0100 	mov.w	r1, #0
 8009294:	bf14      	ite	ne
 8009296:	2340      	movne	r3, #64	@ 0x40
 8009298:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800929c:	2000      	movs	r0, #0
 800929e:	6031      	str	r1, [r6, #0]
 80092a0:	602b      	str	r3, [r5, #0]
 80092a2:	b016      	add	sp, #88	@ 0x58
 80092a4:	bd70      	pop	{r4, r5, r6, pc}
 80092a6:	466a      	mov	r2, sp
 80092a8:	f000 f848 	bl	800933c <_fstat_r>
 80092ac:	2800      	cmp	r0, #0
 80092ae:	dbec      	blt.n	800928a <__swhatbuf_r+0x12>
 80092b0:	9901      	ldr	r1, [sp, #4]
 80092b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80092b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80092ba:	4259      	negs	r1, r3
 80092bc:	4159      	adcs	r1, r3
 80092be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80092c2:	e7eb      	b.n	800929c <__swhatbuf_r+0x24>

080092c4 <__smakebuf_r>:
 80092c4:	898b      	ldrh	r3, [r1, #12]
 80092c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092c8:	079d      	lsls	r5, r3, #30
 80092ca:	4606      	mov	r6, r0
 80092cc:	460c      	mov	r4, r1
 80092ce:	d507      	bpl.n	80092e0 <__smakebuf_r+0x1c>
 80092d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80092d4:	6023      	str	r3, [r4, #0]
 80092d6:	6123      	str	r3, [r4, #16]
 80092d8:	2301      	movs	r3, #1
 80092da:	6163      	str	r3, [r4, #20]
 80092dc:	b003      	add	sp, #12
 80092de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092e0:	ab01      	add	r3, sp, #4
 80092e2:	466a      	mov	r2, sp
 80092e4:	f7ff ffc8 	bl	8009278 <__swhatbuf_r>
 80092e8:	9f00      	ldr	r7, [sp, #0]
 80092ea:	4605      	mov	r5, r0
 80092ec:	4639      	mov	r1, r7
 80092ee:	4630      	mov	r0, r6
 80092f0:	f7fe febe 	bl	8008070 <_malloc_r>
 80092f4:	b948      	cbnz	r0, 800930a <__smakebuf_r+0x46>
 80092f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092fa:	059a      	lsls	r2, r3, #22
 80092fc:	d4ee      	bmi.n	80092dc <__smakebuf_r+0x18>
 80092fe:	f023 0303 	bic.w	r3, r3, #3
 8009302:	f043 0302 	orr.w	r3, r3, #2
 8009306:	81a3      	strh	r3, [r4, #12]
 8009308:	e7e2      	b.n	80092d0 <__smakebuf_r+0xc>
 800930a:	89a3      	ldrh	r3, [r4, #12]
 800930c:	6020      	str	r0, [r4, #0]
 800930e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009312:	81a3      	strh	r3, [r4, #12]
 8009314:	9b01      	ldr	r3, [sp, #4]
 8009316:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800931a:	b15b      	cbz	r3, 8009334 <__smakebuf_r+0x70>
 800931c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009320:	4630      	mov	r0, r6
 8009322:	f000 f81d 	bl	8009360 <_isatty_r>
 8009326:	b128      	cbz	r0, 8009334 <__smakebuf_r+0x70>
 8009328:	89a3      	ldrh	r3, [r4, #12]
 800932a:	f023 0303 	bic.w	r3, r3, #3
 800932e:	f043 0301 	orr.w	r3, r3, #1
 8009332:	81a3      	strh	r3, [r4, #12]
 8009334:	89a3      	ldrh	r3, [r4, #12]
 8009336:	431d      	orrs	r5, r3
 8009338:	81a5      	strh	r5, [r4, #12]
 800933a:	e7cf      	b.n	80092dc <__smakebuf_r+0x18>

0800933c <_fstat_r>:
 800933c:	b538      	push	{r3, r4, r5, lr}
 800933e:	4d07      	ldr	r5, [pc, #28]	@ (800935c <_fstat_r+0x20>)
 8009340:	2300      	movs	r3, #0
 8009342:	4604      	mov	r4, r0
 8009344:	4608      	mov	r0, r1
 8009346:	4611      	mov	r1, r2
 8009348:	602b      	str	r3, [r5, #0]
 800934a:	f7fd f939 	bl	80065c0 <_fstat>
 800934e:	1c43      	adds	r3, r0, #1
 8009350:	d102      	bne.n	8009358 <_fstat_r+0x1c>
 8009352:	682b      	ldr	r3, [r5, #0]
 8009354:	b103      	cbz	r3, 8009358 <_fstat_r+0x1c>
 8009356:	6023      	str	r3, [r4, #0]
 8009358:	bd38      	pop	{r3, r4, r5, pc}
 800935a:	bf00      	nop
 800935c:	200004fc 	.word	0x200004fc

08009360 <_isatty_r>:
 8009360:	b538      	push	{r3, r4, r5, lr}
 8009362:	4d06      	ldr	r5, [pc, #24]	@ (800937c <_isatty_r+0x1c>)
 8009364:	2300      	movs	r3, #0
 8009366:	4604      	mov	r4, r0
 8009368:	4608      	mov	r0, r1
 800936a:	602b      	str	r3, [r5, #0]
 800936c:	f7fd f938 	bl	80065e0 <_isatty>
 8009370:	1c43      	adds	r3, r0, #1
 8009372:	d102      	bne.n	800937a <_isatty_r+0x1a>
 8009374:	682b      	ldr	r3, [r5, #0]
 8009376:	b103      	cbz	r3, 800937a <_isatty_r+0x1a>
 8009378:	6023      	str	r3, [r4, #0]
 800937a:	bd38      	pop	{r3, r4, r5, pc}
 800937c:	200004fc 	.word	0x200004fc

08009380 <_init>:
 8009380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009382:	bf00      	nop
 8009384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009386:	bc08      	pop	{r3}
 8009388:	469e      	mov	lr, r3
 800938a:	4770      	bx	lr

0800938c <_fini>:
 800938c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800938e:	bf00      	nop
 8009390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009392:	bc08      	pop	{r3}
 8009394:	469e      	mov	lr, r3
 8009396:	4770      	bx	lr
