# do CacheController.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CacheController
# 
# Top level modules:
# 	CacheController
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CacheController_vlg_sample_tst
# -- Compiling module CacheController_vlg_check_tst
# -- Compiling module CacheController_vlg_vec_tst
# 
# Top level modules:
# 	CacheController_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver -c -voptargs=\"+acc\" -t 1ps -novopt work.CacheController_vlg_vec_tst 
# Loading work.CacheController_vlg_vec_tst
# Loading work.CacheController
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.CacheController_vlg_sample_tst
# Loading work.CacheController_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 16974 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ERROR! Vector Mismatch for output port addressOUT[0] :: @time = 1000000.000 ps
#      Expected value = 000000000000
#      Real value = 000000100101
# ERROR! Vector Mismatch for output port addressOUT[2] :: @time = 1000000.000 ps
#      Expected value = 000000000000
#      Real value = 000000100101
# ERROR! Vector Mismatch for output port addressOUT[5] :: @time = 1000000.000 ps
#      Expected value = 000000000000
#      Real value = 000000100101
# ERROR! Vector Mismatch for output port addressOUT[11] :: @time = 1140000.000 ps
#      Expected value = 000000000000
#      Real value = 100000100101
#           4 mismatched vectors : Simulation failed !
# ** Note: $finish    : CacheController-Sim.vwf.vt(2265)
#    Time: 2 us  Iteration: 0  Instance: /CacheController_vlg_vec_tst/tb_out
