designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_machxo3l
designverdefinemacro -clear
removefile -Y -D *
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/mult16_array.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\mult16_array.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/roughness_signals.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\roughness_signals.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/roughness.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\roughness.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/my_tb.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\my_tb.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/beam_forming.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\beam_forming.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/rising_edge_det.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\rising_edge_det.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/fifo_submean.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\fifo_submean.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/submean2.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\submean2.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/squares.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\squares.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/ste.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\ste.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/zcr.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\zcr.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/fifo_right.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\fifo_right.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/char_cntrl.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\char_cntrl.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/fifo_left.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\fifo_left.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/RD1171/source/Verilog/i2s_rx.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\RD1171\source\Verilog\i2s_rx.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/RD1171/source/Verilog/I2S_Controller.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\RD1171\source\Verilog\I2S_Controller.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/clkdiv.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\clkdiv.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/pll1.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\pll1.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/top.v
# Adding file D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\top.v ... Done
vlib D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/Rtest/work
# Warning: Library work already exists
adel -all
# Library contents cleared.
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/mult16_array.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2876 mult16_array.v : (83, 19): Implicit net declaration, symbol temp2 has not been declared in module array8.
# Info: VCP2876 mult16_array.v : (84, 19): Implicit net declaration, symbol temp3 has not been declared in module array8.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Unit top modules: mult16_array.
# $root top modules: mult16_array.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/roughness_signals.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: roughness_signals.
# $root top modules: mult16_array roughness_signals.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/roughness.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module roughness_signals found in current working library.
# Info: VCP2113 Module mult16_array found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP5200 roughness.v : (39, 43): Only a sized object can be concatenated - assuming 32 bit: 0.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: roughness.
# $root top modules: roughness.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/my_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module roughness found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb.
# $root top modules: I2S_Controller_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/beam_forming.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: beam_forming.
# $root top modules: I2S_Controller_tb beam_forming.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/rising_edge_det.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: rising_edge_det.
# $root top modules: I2S_Controller_tb beam_forming rising_edge_det.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/fifo_submean.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: fifo_submean.
# $root top modules: I2S_Controller_tb beam_forming rising_edge_det fifo_submean.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/submean2.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fifo_submean found in current working library.
# Info: VCP2113 Module rising_edge_det found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2597 submean2.v : (28, 1): Some unconnected ports remain at instance: f1. Module fifo_submean has unconnected  port(s) : AlmostEmpty, AlmostFull.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: submean2.
# $root top modules: I2S_Controller_tb beam_forming submean2.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/squares.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: squares.
# $root top modules: I2S_Controller_tb beam_forming submean2 squares.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/ste.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module squares found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: ste.
# $root top modules: I2S_Controller_tb beam_forming submean2 ste.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/zcr.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: zcr.
# $root top modules: I2S_Controller_tb beam_forming submean2 ste zcr.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/fifo_right.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: fifo_right.
# $root top modules: I2S_Controller_tb beam_forming submean2 ste zcr fifo_right.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/char_cntrl.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/char_cntrl.v, ln 21).
# Parameters in case labels, will not check for overlapping labels (D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/char_cntrl.v, ln 36).
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: char_cntrl.
# $root top modules: I2S_Controller_tb beam_forming submean2 ste zcr fifo_right char_cntrl.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/fifo_left.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: fifo_left.
# $root top modules: I2S_Controller_tb beam_forming submean2 ste zcr fifo_right char_cntrl fifo_left.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/RD1171/source/Verilog/i2s_rx.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: i2s_rx.
# $root top modules: I2S_Controller_tb beam_forming submean2 ste zcr fifo_right char_cntrl fifo_left i2s_rx.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/RD1171/source/Verilog/I2S_Controller.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module i2s_rx found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller.
# $root top modules: I2S_Controller_tb beam_forming submean2 ste zcr fifo_right char_cntrl fifo_left I2S_Controller.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/clkdiv.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: clk_div.
# $root top modules: I2S_Controller_tb beam_forming submean2 ste zcr fifo_right char_cntrl fifo_left I2S_Controller clk_div.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/pll1.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: pll1.
# $root top modules: I2S_Controller_tb beam_forming submean2 ste zcr fifo_right char_cntrl fifo_left I2S_Controller clk_div pll1.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/top.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 top.v : (68, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module top.
# Info: VCP2113 Module I2S_Controller found in current working library.
# Info: VCP2113 Module pll1 found in current working library.
# Info: VCP2113 Module clk_div found in current working library.
# Info: VCP2113 Module fifo_left found in current working library.
# Info: VCP2113 Module char_cntrl found in current working library.
# Info: VCP2113 Module fifo_right found in current working library.
# Info: VCP2113 Module zcr found in current working library.
# Info: VCP2113 Module ste found in current working library.
# Info: VCP2113 Module submean2 found in current working library.
# Info: VCP2113 Module beam_forming found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top.v : (83, 37): Implicit net declaration, symbol osc_clk has not been declared in module top.
# Info: VCP2876 top.v : (92, 15): Implicit net declaration, symbol lock has not been declared in module top.
# Info: VCP2876 top.v : (115, 108): Implicit net declaration, symbol rd_en1 has not been declared in module top.
# Info: VCP2876 top.v : (116, 76): Implicit net declaration, symbol left_empty has not been declared in module top.
# Info: VCP2876 top.v : (116, 94): Implicit net declaration, symbol left_full has not been declared in module top.
# Info: VCP2876 top.v : (117, 29): Implicit net declaration, symbol almost_full has not been declared in module top.
# Info: VCP2876 top.v : (121, 73): Implicit net declaration, symbol right_empty has not been declared in module top.
# Info: VCP2876 top.v : (121, 92): Implicit net declaration, symbol right_full has not been declared in module top.
# Warning: VCP2597 top.v : (148, 1): Some unconnected ports remain at instance: beam_forming1. Module beam_forming has unconnected  port(s) : trigger.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: top.
# $root top modules: I2S_Controller_tb top.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# done
module I2S_Controller_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'roughness' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'mult16_array' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IIR2_18bit_fixed' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'array8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'array4' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'array2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ha' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r I2S_Controller_tb -PL pmi_work -L ovi_machxo3l
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'roughness' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'mult16_array' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IIR2_18bit_fixed' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'array8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'array4' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'array2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ha' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.8_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (22): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: roughness.v (90): Length of connection (18) does not match the length of port "a" (16) on instance "/I2S_Controller_tb/test/iir/f1_c_x_v".
# SLP: Warning: roughness.v (90): Length of connection (18) does not match the length of port "b" (16) on instance "/I2S_Controller_tb/test/iir/f1_c_x_v".
# SLP: Warning: roughness.v (47): Length of connection (32) does not match the length of port "OutClockEn" (1) on instance "/I2S_Controller_tb/test/roughness".
# SLP: Warning: roughness.v (51): Length of connection (32) does not match the length of port "scale" (3) on instance "/I2S_Controller_tb/test/iir".
# SLP: Warning: my_tb.v (21): Length of connection (32) does not match the length of port "GSR" (1) on instance "/I2S_Controller_tb/GSR_INST".
# SLP: Warning: mult16_array.v (76): Length of connection (16) does not match the length of port "c" (8) on instance "/I2S_Controller_tb/test/array/z1/z1".
# SLP: Warning: mult16_array.v (77): Length of connection (16) does not match the length of port "c" (8) on instance "/I2S_Controller_tb/test/array/z1/z2".
# SLP: Warning: mult16_array.v (78): Length of connection (16) does not match the length of port "c" (8) on instance "/I2S_Controller_tb/test/array/z1/z3".
# SLP: Warning: mult16_array.v (79): Length of connection (16) does not match the length of port "c" (8) on instance "/I2S_Controller_tb/test/array/z1/z4".
# SLP: Warning: roughness.v (90): Length of connection (18) does not match the length of port "c" (32) on instance "/I2S_Controller_tb/test/iir/f1_c_x_v".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.8 [s]
# SLP: 752 (30.59%) primitives and 1706 (69.41%) other processes in SLP
# SLP: 6506 (99.97%) signals in SLP and 2 (0.03%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6362 kB (elbread=1285 elab2=4853 kernel=223 sdf=0)
# KERNEL: ASDB file was created in location D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\Rtest\src\wave.asdb
#  11:58 PM, Wednesday, April 12, 2017
#  Simulation has been initialized
add wave *
# 9 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/Rtest/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'roughness' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'mult16_array' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IIR2_18bit_fixed' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'array8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'array4' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'array2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ha' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.8_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (22): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.1 [s]
# SLP: 752 (30.59%) primitives and 1706 (69.41%) other processes in SLP
# SLP: 6506 (99.97%) signals in SLP and 2 (0.03%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6362 kB (elbread=1285 elab2=4853 kernel=223 sdf=0)
# KERNEL: ASDB file was created in location D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\Rtest\src\wave.asdb
#  12:01 AM, Thursday, April 13, 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/Rtest/src/wave.asdb'.
run
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../my_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module roughness found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb.
# $root top modules: I2S_Controller_tb top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'roughness' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'mult16_array' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'IIR2_18bit_fixed' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'array8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'array4' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'array2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ha' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.8_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 my_tb.v (22): Length of connection (32) does not match the length of port "PUR" (1) on instance "/I2S_Controller_tb/PUR_INST".
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: roughness.v (90): Length of connection (18) does not match the length of port "a" (16) on instance "/I2S_Controller_tb/test/iir/f1_c_x_v".
# SLP: Warning: roughness.v (90): Length of connection (18) does not match the length of port "b" (16) on instance "/I2S_Controller_tb/test/iir/f1_c_x_v".
# SLP: Warning: roughness.v (47): Length of connection (32) does not match the length of port "OutClockEn" (1) on instance "/I2S_Controller_tb/test/roughness".
# SLP: Warning: roughness.v (51): Length of connection (32) does not match the length of port "scale" (3) on instance "/I2S_Controller_tb/test/iir".
# SLP: Warning: my_tb.v (21): Length of connection (32) does not match the length of port "GSR" (1) on instance "/I2S_Controller_tb/GSR_INST".
# SLP: Warning: mult16_array.v (76): Length of connection (16) does not match the length of port "c" (8) on instance "/I2S_Controller_tb/test/array/z1/z1".
# SLP: Warning: mult16_array.v (77): Length of connection (16) does not match the length of port "c" (8) on instance "/I2S_Controller_tb/test/array/z1/z2".
# SLP: Warning: mult16_array.v (78): Length of connection (16) does not match the length of port "c" (8) on instance "/I2S_Controller_tb/test/array/z1/z3".
# SLP: Warning: mult16_array.v (79): Length of connection (16) does not match the length of port "c" (8) on instance "/I2S_Controller_tb/test/array/z1/z4".
# SLP: Warning: roughness.v (90): Length of connection (18) does not match the length of port "c" (32) on instance "/I2S_Controller_tb/test/iir/f1_c_x_v".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.8 [s]
# SLP: 752 (30.59%) primitives and 1706 (69.41%) other processes in SLP
# SLP: 6506 (99.97%) signals in SLP and 2 (0.03%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6361 kB (elbread=1285 elab2=4852 kernel=223 sdf=0)
# KERNEL: ASDB file was created in location D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\Rtest\src\wave.asdb
#  12:01 AM, Thursday, April 13, 2017
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/UIUC/2017_Spring/ECE_396/i2s_fifo_zcr_ste_subMean_bForm_R/Rtest/src/wave.asdb'.
run
# KERNEL: stopped at time: 32377 ns
