{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:17:56 2010 " "Info: Processing started: Mon Nov 15 11:17:56 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../vga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behav " "Info: Found design unit 1: vga-behav" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Info: Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertikal_citac_line vga.vhd(44) " "Warning (10036): Verilog HDL or VHDL warning at vga.vhd(44): object \"vertikal_citac_line\" assigned a value but never read" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable vga.vhd(46) " "Warning (10036): Verilog HDL or VHDL warning at vga.vhd(46): object \"enable\" assigned a value but never read" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[0\] radka\[0\] " "Info: Duplicate register \"radka_pom\[0\]\" merged to single register \"radka\[0\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[1\] radka\[1\] " "Info: Duplicate register \"radka_pom\[1\]\" merged to single register \"radka\[1\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[2\] radka\[2\] " "Info: Duplicate register \"radka_pom\[2\]\" merged to single register \"radka\[2\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[3\] radka\[3\] " "Info: Duplicate register \"radka_pom\[3\]\" merged to single register \"radka\[3\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[4\] radka\[4\] " "Info: Duplicate register \"radka_pom\[4\]\" merged to single register \"radka\[4\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[5\] radka\[5\] " "Info: Duplicate register \"radka_pom\[5\]\" merged to single register \"radka\[5\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[6\] radka\[6\] " "Info: Duplicate register \"radka_pom\[6\]\" merged to single register \"radka\[6\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[7\] radka\[7\] " "Info: Duplicate register \"radka_pom\[7\]\" merged to single register \"radka\[7\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[8\] radka\[8\] " "Info: Duplicate register \"radka_pom\[8\]\" merged to single register \"radka\[8\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[9\] radka\[9\] " "Info: Duplicate register \"radka_pom\[9\]\" merged to single register \"radka\[9\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[10\] radka\[10\] " "Info: Duplicate register \"radka_pom\[10\]\" merged to single register \"radka\[10\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[11\] radka\[11\] " "Info: Duplicate register \"radka_pom\[11\]\" merged to single register \"radka\[11\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|vga\|vertikal 4 " "Info: State machine \"\|vga\|vertikal\" contains 4 states" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|vga\|horizontal 4 " "Info: State machine \"\|vga\|horizontal\" contains 4 states" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|vga\|vertikal " "Info: Selected Auto state machine encoding method for state machine \"\|vga\|vertikal\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|vga\|vertikal " "Info: Encoding result for state machine \"\|vga\|vertikal\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "vertikal.front " "Info: Encoded state bit \"vertikal.front\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "vertikal.data " "Info: Encoded state bit \"vertikal.data\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "vertikal.back " "Info: Encoded state bit \"vertikal.back\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "vertikal.syn " "Info: Encoded state bit \"vertikal.syn\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|vga\|vertikal.syn 0000 " "Info: State \"\|vga\|vertikal.syn\" uses code string \"0000\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|vga\|vertikal.back 0011 " "Info: State \"\|vga\|vertikal.back\" uses code string \"0011\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|vga\|vertikal.data 0101 " "Info: State \"\|vga\|vertikal.data\" uses code string \"0101\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|vga\|vertikal.front 1001 " "Info: State \"\|vga\|vertikal.front\" uses code string \"1001\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|vga\|horizontal " "Info: Selected Auto state machine encoding method for state machine \"\|vga\|horizontal\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|vga\|horizontal " "Info: Encoding result for state machine \"\|vga\|horizontal\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "horizontal.front " "Info: Encoded state bit \"horizontal.front\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "horizontal.data " "Info: Encoded state bit \"horizontal.data\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "horizontal.back " "Info: Encoded state bit \"horizontal.back\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "horizontal.syn " "Info: Encoded state bit \"horizontal.syn\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|vga\|horizontal.syn 0000 " "Info: State \"\|vga\|horizontal.syn\" uses code string \"0000\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|vga\|horizontal.back 0011 " "Info: State \"\|vga\|horizontal.back\" uses code string \"0011\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|vga\|horizontal.data 0101 " "Info: State \"\|vga\|horizontal.data\" uses code string \"0101\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|vga\|horizontal.front 1001 " "Info: State \"\|vga\|horizontal.front\" uses code string \"1001\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[0\] GND " "Warning: Pin \"signal_r\[0\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[1\] GND " "Warning: Pin \"signal_r\[1\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[2\] GND " "Warning: Pin \"signal_r\[2\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[3\] GND " "Warning: Pin \"signal_r\[3\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[4\] GND " "Warning: Pin \"signal_r\[4\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[5\] GND " "Warning: Pin \"signal_r\[5\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[6\] GND " "Warning: Pin \"signal_r\[6\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[7\] GND " "Warning: Pin \"signal_r\[7\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[8\] GND " "Warning: Pin \"signal_r\[8\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[9\] GND " "Warning: Pin \"signal_r\[9\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[0\] GND " "Warning: Pin \"signal_g\[0\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[1\] GND " "Warning: Pin \"signal_g\[1\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[2\] GND " "Warning: Pin \"signal_g\[2\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[3\] GND " "Warning: Pin \"signal_g\[3\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[4\] GND " "Warning: Pin \"signal_g\[4\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[5\] GND " "Warning: Pin \"signal_g\[5\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[6\] GND " "Warning: Pin \"signal_g\[6\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[7\] GND " "Warning: Pin \"signal_g\[7\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[8\] GND " "Warning: Pin \"signal_g\[8\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[9\] GND " "Warning: Pin \"signal_g\[9\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[8\] GND " "Warning: Pin \"signal_b\[8\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[9\] GND " "Warning: Pin \"signal_b\[9\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "vga_sync VCC " "Warning: Pin \"vga_sync\" stuck at VCC" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 25 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "vga_blank VCC " "Warning: Pin \"vga_blank\" stuck at VCC" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 26 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Info: Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Info: Implemented 105 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Allocated 163 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:17:58 2010 " "Info: Processing ended: Mon Nov 15 11:17:58 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
