<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/clock50to150_pll_0.vho"
   type="VHDL"
   library="pll_0" />
 <file path="simulation/clock50to150.vhd" type="VHDL" />
 <topLevel name="clock50to150" />
 <deviceFamily name="cyclonev" />
</simPackage>
