+incdir+${V1M_ROOT}/c3dfx/rtl/defines/
${V1M_ROOT}/c3lib/rtl/defines/c3lib_dv_defines.sv
${V1M_ROOT}/c3dfx/rtl/defines/c3dfx.vh

// pointer to standalone DCC - DCC, c3 and DLL pnr block
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dcc_8ph_intp.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dcc_crsdlyline.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dcc_dll.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dcc_dlyline64.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dcc_dlyline.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dcc_dly.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dcc_gry2thm64.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dcc_helper.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dcc_interpolator.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dcc_phasedet.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dcc_top.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dll_custom.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dll_lock_dly.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dlycell_dcc.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_svt16_scdffcdn_cust.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_svt16_scdffsdn_cust.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_ulvt16_2xarstsyncdff1_b2.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_ulvt16_dffcdn_cust.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_io_cmos_nand_x64.v

//aibcr3 model

${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_top_wrp.v

// this section is for strobe align circuits

${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_str_align.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_clktree_mimic.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_clktree.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_cmos_nand_x64.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dll_8ph_intp.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dll_dlyline64.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dll_gry2thm64.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dll_ibkmux.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dlycell_dll.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dlycell_dll_c.v

// other aibcr models
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_scan_iomux.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_2to4dec.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_analog.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_avmm1.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_avmm2.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_buffx1_top.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_buffx1.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_clktree_avmm_mimic.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_clktree_avmm_pcs.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_clktree_avmm.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_clktree_pcs.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_cmos_fine_dly.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_cmos_nand_x1.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_io_ip8phs.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_digital.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_inv_split_align.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_lvshift.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_preclkbuf.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_quadph_code_gen.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_rxanlg.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_rxdatapath_rx.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_rxdig.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_top.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_txanlg.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_txdatapath_tx.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_txdig.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_nd2d0_custom.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_split_align.v
${V1M_ROOT}/aibcr3_lib/rtl/structured.v

// NEW for converted RTL (removed logic cells)

${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_ff_r.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_ff_p.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_ff_rp.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_latch.v


// NEW REL3.5

${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_red_custom_dig.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_str_ff.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_sync_ff.v


//newly added

${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dcc_top_dummy.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_esd.v


//NEW REL4.0

${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_str_ioload.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_red_custom_dig2.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_red_clkmux2.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_red_clkmux3.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_lvshift_lospeed.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_lvshift_diff.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_triinv_dig.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_interface.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_rambit_buf.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_signal_buf.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_data_buf.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_rxdat_mimic.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_txdat_mimic.v


${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dcc_dly_rep.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dly_mimic.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_io_cmos_8ph_interpolator_rep.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_io_cmos_8ph_interpolator.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_io_nand_delay_line_min_rep.v

//copied models due to io_common_custom ND and CR conflict

${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_io_cmos_nand_x1.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_io_cmos_nand_x128.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_io_nand_delay_line_min.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_io_nand_x128_delay_line.v

//NEW REL4.5
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_clkmux2.v


//NEW REL4.5 (replacing syncronizer- 3rd party cell issue)

${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_sync_2ff.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_sync_3ff.v

//custom alias model

${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_aliasv.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_aliasd.v


${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_ulvt16_dffsdn_cust.v

// custom esd cells used outside of aibio and aibaux. sits in xcvrcntl
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_opio_esd.v
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_anaio_esd.v

// update for conformal
${V1M_ROOT}/aibcr3_lib/rtl/aibcr3_dlycell_dcc_rep.v

${V1M_ROOT}/c3lib/rtl/basic/pulse_stretch/cdclib_pulse_stretch.sv

${V1M_ROOT}/c3lib/rtl/avmm/c3_avmm_rdl_intf.sv
${V1M_ROOT}/c3lib/rtl/avmm/c3lib_cfgcsr_fastslow_pulse_meta.sv
${V1M_ROOT}/c3lib/rtl/avmm/c3lib_cfgcsr_slowfast_pulse_meta.sv
${V1M_ROOT}/c3lib/rtl/avmm/c3lib_avmm_pulse_cross.sv

${V1M_ROOT}/c3lib/rtl/cdc/async_fifo/c3lib_async_fifo.sv

${V1M_ROOT}/c3lib/rtl/cdc/bit_synchronizer/c3lib_bitsync.sv
${V1M_ROOT}/c3lib/rtl/cdc/bit_synchronizer/c3lib_sync2_lvt_bitsync.sv
${V1M_ROOT}/c3lib/rtl/cdc/bit_synchronizer/c3lib_sync2_ulvt_bitsync.sv
${V1M_ROOT}/c3lib/rtl/cdc/bit_synchronizer/c3lib_sync3_ulvt_bitsync.sv
${V1M_ROOT}/c3lib/rtl/cdc/gray_code/c3lib_bintogray.sv
${V1M_ROOT}/c3lib/rtl/cdc/gray_code/c3lib_graytobin.sv
${V1M_ROOT}/c3lib/rtl/cdc/level_synchronizer/c3lib_lvlsync.sv
${V1M_ROOT}/c3lib/rtl/cdc/reset_synchronizer/c3lib_rstsync.sv
${V1M_ROOT}/c3lib/rtl/cdc/vector_synchronizer/c3lib_vecsync.sv
${V1M_ROOT}/c3lib/rtl/cdc/vector_synchronizer/c3lib_vecsync_handshake.sv
${V1M_ROOT}/c3lib/rtl/cdc/glitch_free_mux/c3lib_gf_clkmux.sv

${V1M_ROOT}/c3lib/rtl/ctn/clock_buf/c3lib_ckinv_ctn.sv
${V1M_ROOT}/c3lib/rtl/ctn/clock_buf/c3lib_ckbuf_ctn.sv
${V1M_ROOT}/c3lib/rtl/ctn/clock_buf/c3lib_ckand2_ctn.sv
${V1M_ROOT}/c3lib/rtl/ctn/clock_gater/c3lib_ckg_async_posedge_ctn.sv
${V1M_ROOT}/c3lib/rtl/ctn/clock_gater/c3lib_ckg_negedge_ctn.sv
${V1M_ROOT}/c3lib/rtl/ctn/clock_gater/c3lib_ckg_posedge_ctn.sv
${V1M_ROOT}/c3lib/rtl/ctn/clock_mux/c3lib_mux2_ctn.sv
${V1M_ROOT}/c3lib/rtl/ctn/clock_mux/c3lib_mux3_ctn.sv
${V1M_ROOT}/c3lib/rtl/ctn/clock_mux/c3lib_mux4_ctn.sv
${V1M_ROOT}/c3lib/rtl/ctn/clock_divider/c3lib_ckdiv2_ctn.sv
${V1M_ROOT}/c3lib/rtl/ctn/clock_divider/c3lib_ckdiv4_ctn.sv
${V1M_ROOT}/c3lib/rtl/ctn/clock_divider/c3lib_ckdiv8_ctn.sv

${V1M_ROOT}/c3lib/rtl/lcell/c3lib_and2_lcell.sv
${V1M_ROOT}/c3lib/rtl/lcell/c3lib_buf_lcell.sv
${V1M_ROOT}/c3lib/rtl/lcell/c3lib_mux2_lcell.sv
${V1M_ROOT}/c3lib/rtl/lcell/c3lib_nand2_lcell.sv
${V1M_ROOT}/c3lib/rtl/lcell/c3lib_or2_lcell.sv
${V1M_ROOT}/c3lib/rtl/lcell/c3lib_tie_bus_lcell.sv
${V1M_ROOT}/c3lib/rtl/lcell/c3lib_tieh_lcell.sv
${V1M_ROOT}/c3lib/rtl/lcell/c3lib_tiel_lcell.sv
${V1M_ROOT}/c3lib/rtl/lcell/c3lib_mtieh_lcell.sv
${V1M_ROOT}/c3lib/rtl/lcell/c3lib_mtiel_lcell.sv
${V1M_ROOT}/c3lib/rtl/lcell/c3lib_dff_scan_lcell.sv

${V1M_ROOT}/c3lib/rtl/ecc/c3lib_ecc_dec_c39_d32.sv
${V1M_ROOT}/c3lib/rtl/ecc/c3lib_ecc_dec_c88_d80.sv
${V1M_ROOT}/c3lib/rtl/ecc/c3lib_ecc_enc_d32_c39.sv
${V1M_ROOT}/c3lib/rtl/ecc/c3lib_ecc_enc_d80_c88.sv

${V1M_ROOT}/c3lib/rtl/primitives/c3lib_sync2_reset_lvt_gate.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_sync2_reset_ulvt_gate.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_sync3_reset_ulvt_gate.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_sync2_set_lvt_gate.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_sync2_set_ulvt_gate.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_sync3_set_ulvt_gate.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_tie0_svt_1x.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_tie1_svt_1x.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_mtie0_ds.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_mtie1_ds.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_or2_svt_2x.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_nand2_svt_2x.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_mux2_svt_2x.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_ckmux4_ulvt_gate.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_ckmux4_lvt_gate.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_ckinv_lvt_12x.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_ckinv_svt_8x.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_ckg_lvt_8x.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_ckbuf_lvt_4x.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_buf_svt_4x.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_and2_svt_2x.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_and2_svt_4x.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_dff0_reset_lvt_2x.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_dff0_set_lvt_2x.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_dff0_scan_reset_svt_2x.sv
${V1M_ROOT}/c3lib/rtl/primitives/c3lib_sync_metastable_behav_gate.sv

${V1M_ROOT}/c3dfx/rtl/tcm/c3dfx_tcm_wrap.sv
${V1M_ROOT}/c3dfx/rtl/tcm/c3dfx_tcm.sv
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmm1_async.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmm1clk_ctl.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmm1_config.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_hwcfg_dec.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_cfg_csr.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_usr_csr.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmm1_transfer.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmm1.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmm2_async.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmm2clk_ctl.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmm2_config.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmm2_transfer.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmm2.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmm_async.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_cfg_rdmux.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmmclk_dcg.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmmclk_gate.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmm_cmdbuilder.sv
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmm_dec_arb.sv
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmm_decode.sv
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmm_rdfifo.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmmrst_ctl.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmm_usr32_exp.sv
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_avmm.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_hrdrst_clkctl.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_avmm/c3aibadapt_hrdrst_rstctrl.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_async_capture_bit.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_async_capture_bus.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_clkand2.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_clkgate_high.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_clkgate.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_clkinv.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_clkmux2_cell.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_clkmux2.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_cp_comp_cntr.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_cp_dist_dw.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_cp_dist_pair_dw.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_cp_dist_pair.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_cp_dist.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_dft_clk_ctlr.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_latency_measure.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_occ_clkgate.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_occ_enable_logic.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_occ_gray_cntr.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_occ_test_ctlregs.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_parity_checker.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_parity_gen.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_pulse_stretch.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_dprio_status_sync_regs.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_cmn/c3aibadapt_cmn_shadow_status_regs.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxasync_capture.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxasync_direct.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxasync_rsvd_capture.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxasync_rsvd_update.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxasync_update.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxasync.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxchnl_testbus.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxchnl.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxclk_ctl.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxclk_gate.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxdp_asn.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxdp_async_fifo.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxdp_cp_bond.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxdp_del_sm.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxdp_fifo_ptr.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxdp_fifo_ram.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxdp_fifo.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxdp_map.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rx_dprio.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxdp_rxeq_sm.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxdp_txeq_sm.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxdp_txeq.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxdp.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_rxchnl/c3aibadapt_rxrst_ctl.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_sr/c3aibadapt_fsr_in.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_sr/c3aibadapt_fsr_out.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_sr/c3aibadapt_sr_async_capture_bit.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_sr/c3aibadapt_sr_async_capture_bus.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_sr/c3aibadapt_srclk_ctl.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_sr/c3aibadapt_sr_in_bit.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_sr/c3aibadapt_sr_out_bit.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_sr/c3aibadapt_srrst_ctl.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_sr/c3aibadapt_sr_sm.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_sr/c3aibadapt_sr.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_sr/c3aibadapt_ssr_in.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_sr/c3aibadapt_ssr_out.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_async_update.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_hip_async_capture.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_hip_async_update.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txasync_capture.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txasync_direct.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txasync_rsvd_capture.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txasync_rsvd_update.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txasync_update.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txasync.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txchnl_testbus.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txchnl.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txclk_ctl.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txclk_gate.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txdp_async_fifo.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txdp_cp_bond.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txdp_fifo_ptr.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txdp_fifo_ram.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txdp_fifo.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txdp_map.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_tx_dprio.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txdp.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txdp_word_align.v
${V1M_ROOT}/c3aibadapt/rtl/c3aibadapt_txchnl/c3aibadapt_txrst_ctl.v

${V1M_ROOT}/aibcr3pnr_lib/rtl/aibcr3pnr_redundancy.v
${V1M_ROOT}/aibcr3pnr_lib/rtl/aibcr3pnr_jtag_bscan.v
${V1M_ROOT}/aibcr3pnr_lib/rtl/aibcr3pnr_bsr_red_wrap.v

${V1M_ROOT}/aibcr3pnr_lib/rtl/aibcr3pnr_half_cycle_code_gen.v
${V1M_ROOT}/aibcr3pnr_lib/rtl/aibcr3pnr_self_lock_assertion.v
${V1M_ROOT}/aibcr3pnr_lib/rtl/aibcr3pnr_dll_ctrl.v
${V1M_ROOT}/aibcr3pnr_lib/rtl/aibcr3pnr_dll_core.v
${V1M_ROOT}/aibcr3pnr_lib/rtl/aibcr3pnr_dll_pnr.v
${V1M_ROOT}/aibcr3pnr_lib/rtl/aibcr3pnr_rstsync.sv

${V1M_ROOT}/c3dfx/rtl/tcb/c3dfx_aibadaptwrap_tcb.sv
${V1M_ROOT}/c3aibadapt_wrap/rtl/c3aibadapt_wrap.v
${V1M_ROOT}/c3aibadapt_wrap/rtl/c3routing_chnl_edge.sv
${V1M_ROOT}/c3aibadapt_wrap/rtl/c3routing_chnl_aib.sv
${V1M_ROOT}/c3aibadapt_wrap/rtl/c3aibadapt_wrap_top.v
${V1M_ROOT}/c3aibadapt_wrap/rtl/aib_top.v
${V1M_ROOT}/c3aibadapt_wrap/rtl/aib_top_wrapper_96pin.sv
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_top_wrp.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_top.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_inclkdly.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_cndn_clktree.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_cnocdn.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_pasred.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_async.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_outclkdly.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_cnup_clktree.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_cnocup.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_actred.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_lvshift_1p8.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_lvshift.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc_3bcntr.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc_6bcntr.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc_ana.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc_clkgatesync.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc_clkmux.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc_dft.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc_dig.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc_div2_asyn_clr.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc_div2_syn_clr.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc_dly.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc_divby8.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc_lsbuf.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc_monitor.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc_sync.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc_ff.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc_sync_ff.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_osc_dly_unit.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3aux_pasred_baldwin.v
${V1M_ROOT}/aibcr3aux_lib/rtl/aibcr3_clkbuf.v

