# UART_Receiver_Basys3-FPGA
The project consists of receiver module in verilog of UART.
A working video is also attached.
