# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Feb 2 2018 19:21:13

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40UP5K
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.859651 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for spi_test|SCK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (spi_test|SCK:R vs. spi_test|SCK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: MOSI
			6.1.2::Path details for port: SS
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: LEDG
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: MOSI
			6.4.2::Path details for port: SS
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: LEDG
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: spi_test|SCK  | Frequency: 159.29 MHz  | Target: 249.38 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
spi_test|SCK  spi_test|SCK   4010             -2268       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
MOSI       SCK         1099         spi_test|SCK:R         
SS         SCK         10794        spi_test|SCK:R         


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
LEDG       SCK         15935         spi_test|SCK:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
MOSI       SCK         262         spi_test|SCK:R         
SS         SCK         143         spi_test|SCK:R         


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
LEDG       SCK         15510                 spi_test|SCK:R         


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for spi_test|SCK
******************************************
Clock: spi_test|SCK
Frequency: 159.29 MHz | Target: 249.38 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_7_LC_15_15_1/lcout
Path End         : LEDGZ0_LC_15_14_0/sr
Capture Clock    : LEDGZ0_LC_15_14_0/clk
Setup Constraint : 4010p
Path slack       : -2268p

Capture Clock Arrival Time (spi_test|SCK:R#2)   4010
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6020
- Setup Time                                    -530
---------------------------------------------   ---- 
End-of-path required time (ps)                  9500

Launch Clock Arrival Time (spi_test|SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6020
+ Clock To Q                                    1391
+ Data Path Delay                               4358
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11768
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__48/I                                           ClkMux                         0              5132  RISE       1
I__48/O                                           ClkMux                       887              6020  RISE       1
rx_7_LC_15_15_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_7_LC_15_15_1/lcout        LogicCell40_SEQ_MODE_1000   1391              7410  -2268  RISE       2
I__17/I                      LocalMux                       0              7410  -2268  RISE       1
I__17/O                      LocalMux                    1099              8510  -2268  RISE       1
I__18/I                      InMux                          0              8510  -2268  RISE       1
I__18/O                      InMux                        662              9172  -2268  RISE       1
LEDG_RNO_0_LC_15_15_5/in3    LogicCell40_SEQ_MODE_0000      0              9172  -2268  RISE       1
LEDG_RNO_0_LC_15_15_5/lcout  LogicCell40_SEQ_MODE_0000    861             10033  -2268  RISE       1
I__15/I                      LocalMux                       0             10033  -2268  RISE       1
I__15/O                      LocalMux                    1099             11132  -2268  RISE       1
I__16/I                      SRMux                          0             11132  -2268  RISE       1
I__16/O                      SRMux                        636             11768  -2268  RISE       1
LEDGZ0_LC_15_14_0/sr         LogicCell40_SEQ_MODE_1001      0             11768  -2268  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__47/I                                           ClkMux                         0              5132  RISE       1
I__47/O                                           ClkMux                       887              6020  RISE       1
LEDGZ0_LC_15_14_0/clk                             LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (spi_test|SCK:R vs. spi_test|SCK:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_7_LC_15_15_1/lcout
Path End         : LEDGZ0_LC_15_14_0/sr
Capture Clock    : LEDGZ0_LC_15_14_0/clk
Setup Constraint : 4010p
Path slack       : -2268p

Capture Clock Arrival Time (spi_test|SCK:R#2)   4010
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6020
- Setup Time                                    -530
---------------------------------------------   ---- 
End-of-path required time (ps)                  9500

Launch Clock Arrival Time (spi_test|SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6020
+ Clock To Q                                    1391
+ Data Path Delay                               4358
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11768
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__48/I                                           ClkMux                         0              5132  RISE       1
I__48/O                                           ClkMux                       887              6020  RISE       1
rx_7_LC_15_15_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_7_LC_15_15_1/lcout        LogicCell40_SEQ_MODE_1000   1391              7410  -2268  RISE       2
I__17/I                      LocalMux                       0              7410  -2268  RISE       1
I__17/O                      LocalMux                    1099              8510  -2268  RISE       1
I__18/I                      InMux                          0              8510  -2268  RISE       1
I__18/O                      InMux                        662              9172  -2268  RISE       1
LEDG_RNO_0_LC_15_15_5/in3    LogicCell40_SEQ_MODE_0000      0              9172  -2268  RISE       1
LEDG_RNO_0_LC_15_15_5/lcout  LogicCell40_SEQ_MODE_0000    861             10033  -2268  RISE       1
I__15/I                      LocalMux                       0             10033  -2268  RISE       1
I__15/O                      LocalMux                    1099             11132  -2268  RISE       1
I__16/I                      SRMux                          0             11132  -2268  RISE       1
I__16/O                      SRMux                        636             11768  -2268  RISE       1
LEDGZ0_LC_15_14_0/sr         LogicCell40_SEQ_MODE_1001      0             11768  -2268  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__47/I                                           ClkMux                         0              5132  RISE       1
I__47/O                                           ClkMux                       887              6020  RISE       1
LEDGZ0_LC_15_14_0/clk                             LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: MOSI      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : MOSI
Clock Port        : SCK
Clock Reference   : spi_test|SCK:R
Setup Time        : 1099


Data Path Delay                5887
+ Setup Time                   1232
- Capture Clock Path Delay    -6020
---------------------------- ------
Setup to Clock                 1099

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
MOSI                           spi_test                   0      0                  RISE  1       
MOSI_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
MOSI_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
MOSI_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
MOSI_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1000               RISE  1       
I__50/I                        Odrv12                     0      1000               RISE  1       
I__50/O                        Odrv12                     1073   2073               RISE  1       
I__51/I                        Span12Mux_v                0      2073               RISE  1       
I__51/O                        Span12Mux_v                980    3053               RISE  1       
I__52/I                        Span12Mux_h                0      3053               RISE  1       
I__52/O                        Span12Mux_h                1073   4126               RISE  1       
I__53/I                        LocalMux                   0      4126               RISE  1       
I__53/O                        LocalMux                   1099   5225               RISE  1       
I__54/I                        InMux                      0      5225               RISE  1       
I__54/O                        InMux                      662    5887               RISE  1       
rx_7_LC_15_15_1/in0            LogicCell40_SEQ_MODE_1000  0      5887               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCK                                               spi_test                   0      0                  RISE  1       
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__45/I                                           gio2CtrlBuf                0      4881               RISE  1       
I__45/O                                           gio2CtrlBuf                0      4881               RISE  1       
I__46/I                                           GlobalMux                  0      4881               RISE  1       
I__46/O                                           GlobalMux                  252    5132               RISE  1       
I__48/I                                           ClkMux                     0      5132               RISE  1       
I__48/O                                           ClkMux                     887    6020               RISE  1       
rx_7_LC_15_15_1/clk                               LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

6.1.2::Path details for port: SS        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SS
Clock Port        : SCK
Clock Reference   : spi_test|SCK:R
Setup Time        : 10794


Data Path Delay               16284
+ Setup Time                    530
- Capture Clock Path Delay    -6020
---------------------------- ------
Setup to Clock                10794

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
SS                                 spi_test                   0      0                  RISE  1       
SS_ibuf_iopad/PACKAGEPIN:in        IO_PAD                     0      0                  RISE  1       
SS_ibuf_iopad/DOUT                 IO_PAD                     510    510                RISE  1       
SS_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SS_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001     490    1000               FALL  1       
I__21/I                            Odrv12                     0      1000               FALL  1       
I__21/O                            Odrv12                     1232   2232               FALL  1       
I__22/I                            Span12Mux_v                0      2232               FALL  1       
I__22/O                            Span12Mux_v                1073   3305               FALL  1       
I__23/I                            Sp12to4                    0      3305               FALL  1       
I__23/O                            Sp12to4                    848    4152               FALL  1       
I__25/I                            Span4Mux_h                 0      4152               FALL  1       
I__25/O                            Span4Mux_h                 543    4695               FALL  1       
I__27/I                            LocalMux                   0      4695               FALL  1       
I__27/O                            LocalMux                   768    5463               FALL  1       
I__30/I                            InMux                      0      5463               FALL  1       
I__30/O                            InMux                      503    5967               FALL  1       
SS_ibuf_RNIBME_0_LC_15_15_4/in0    LogicCell40_SEQ_MODE_0000  0      5967               FALL  1       
SS_ibuf_RNIBME_0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_0000  1245   7212               RISE  4       
I__35/I                            LocalMux                   0      7212               RISE  1       
I__35/O                            LocalMux                   1099   8311               RISE  1       
I__38/I                            InMux                      0      8311               RISE  1       
I__38/O                            InMux                      662    8973               RISE  1       
SS_ibuf_RNIBME_LC_15_15_3/in0      LogicCell40_SEQ_MODE_0000  0      8973               RISE  1       
SS_ibuf_RNIBME_LC_15_15_3/lcout    LogicCell40_SEQ_MODE_0000  1245   10218              RISE  2       
I__42/I                            LocalMux                   0      10218              RISE  1       
I__42/O                            LocalMux                   1099   11318              RISE  1       
I__43/I                            InMux                      0      11318              RISE  1       
I__43/O                            InMux                      662    11980              RISE  1       
SS_ibuf_RNIBME_LC_15_15_3/in3      LogicCell40_SEQ_MODE_0000  0      11980              RISE  1       
SS_ibuf_RNIBME_LC_15_15_3/ltout    LogicCell40_SEQ_MODE_0000  609    12589              FALL  1       
I__41/I                            CascadeMux                 0      12589              FALL  1       
I__41/O                            CascadeMux                 0      12589              FALL  1       
SS_ibuf_RNIBME_0_LC_15_15_4/in2    LogicCell40_SEQ_MODE_0000  0      12589              FALL  1       
SS_ibuf_RNIBME_0_LC_15_15_4/ltout  LogicCell40_SEQ_MODE_0000  781    13370              FALL  1       
I__20/I                            CascadeMux                 0      13370              FALL  1       
I__20/O                            CascadeMux                 0      13370              FALL  1       
LEDG_RNO_0_LC_15_15_5/in2          LogicCell40_SEQ_MODE_0000  0      13370              FALL  1       
LEDG_RNO_0_LC_15_15_5/lcout        LogicCell40_SEQ_MODE_0000  1179   14549              RISE  1       
I__15/I                            LocalMux                   0      14549              RISE  1       
I__15/O                            LocalMux                   1099   15649              RISE  1       
I__16/I                            SRMux                      0      15649              RISE  1       
I__16/O                            SRMux                      636    16284              RISE  1       
LEDGZ0_LC_15_14_0/sr               LogicCell40_SEQ_MODE_1001  0      16284              RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCK                                               spi_test                   0      0                  RISE  1       
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__45/I                                           gio2CtrlBuf                0      4881               RISE  1       
I__45/O                                           gio2CtrlBuf                0      4881               RISE  1       
I__46/I                                           GlobalMux                  0      4881               RISE  1       
I__46/O                                           GlobalMux                  252    5132               RISE  1       
I__47/I                                           ClkMux                     0      5132               RISE  1       
I__47/O                                           ClkMux                     887    6020               RISE  1       
LEDGZ0_LC_15_14_0/clk                             LogicCell40_SEQ_MODE_1001  0      6020               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: LEDG      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LEDG
Clock Port         : SCK
Clock Reference    : spi_test|SCK:R
Clock to Out Delay : 15935


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              8525
---------------------------- ------
Clock To Out Delay            15935

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCK                                               spi_test                   0      0                  RISE  1       
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__45/I                                           gio2CtrlBuf                0      4881               RISE  1       
I__45/O                                           gio2CtrlBuf                0      4881               RISE  1       
I__46/I                                           GlobalMux                  0      4881               RISE  1       
I__46/O                                           GlobalMux                  252    5132               RISE  1       
I__47/I                                           ClkMux                     0      5132               RISE  1       
I__47/O                                           ClkMux                     887    6020               RISE  1       
LEDGZ0_LC_15_14_0/clk                             LogicCell40_SEQ_MODE_1001  0      6020               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LEDGZ0_LC_15_14_0/lcout         LogicCell40_SEQ_MODE_1001  1391   7410               FALL  2       
I__56/I                         Odrv12                     0      7410               FALL  1       
I__56/O                         Odrv12                     1232   8642               FALL  1       
I__58/I                         Span12Mux_s9_v             0      8642               FALL  1       
I__58/O                         Span12Mux_s9_v             834    9477               FALL  1       
I__59/I                         Sp12to4                    0      9477               FALL  1       
I__59/O                         Sp12to4                    848    10324              FALL  1       
I__60/I                         IoSpan4Mux                 0      10324              FALL  1       
I__60/O                         IoSpan4Mux                 742    11066              FALL  1       
I__61/I                         IoSpan4Mux                 0      11066              FALL  1       
I__61/O                         IoSpan4Mux                 742    11808              FALL  1       
I__62/I                         LocalMux                   0      11808              FALL  1       
I__62/O                         LocalMux                   768    12576              FALL  1       
I__63/I                         IoInMux                    0      12576              FALL  1       
I__63/O                         IoInMux                    503    13079              FALL  1       
LEDG_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13079              FALL  1       
LEDG_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    13847              FALL  1       
LEDG_obuf_iopad/DIN             IO_PAD                     0      13847              FALL  1       
LEDG_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   15935              FALL  1       
LEDG                            spi_test                   0      15935              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: MOSI      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : MOSI
Clock Port        : SCK
Clock Reference   : spi_test|SCK:R
Hold Time         : 262


Capture Clock Path Delay       6020
+ Hold  Time                      0
- Data Path Delay             -5758
---------------------------- ------
Hold Time                       262

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
MOSI                           spi_test                   0      0                  FALL  1       
MOSI_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
MOSI_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
MOSI_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
MOSI_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    950                FALL  1       
I__50/I                        Odrv12                     0      950                FALL  1       
I__50/O                        Odrv12                     1232   2182               FALL  1       
I__51/I                        Span12Mux_v                0      2182               FALL  1       
I__51/O                        Span12Mux_v                1073   3255               FALL  1       
I__52/I                        Span12Mux_h                0      3255               FALL  1       
I__52/O                        Span12Mux_h                1232   4486               FALL  1       
I__53/I                        LocalMux                   0      4486               FALL  1       
I__53/O                        LocalMux                   768    5255               FALL  1       
I__54/I                        InMux                      0      5255               FALL  1       
I__54/O                        InMux                      503    5758               FALL  1       
rx_7_LC_15_15_1/in0            LogicCell40_SEQ_MODE_1000  0      5758               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCK                                               spi_test                   0      0                  RISE  1       
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__45/I                                           gio2CtrlBuf                0      4881               RISE  1       
I__45/O                                           gio2CtrlBuf                0      4881               RISE  1       
I__46/I                                           GlobalMux                  0      4881               RISE  1       
I__46/O                                           GlobalMux                  252    5132               RISE  1       
I__48/I                                           ClkMux                     0      5132               RISE  1       
I__48/O                                           ClkMux                     887    6020               RISE  1       
rx_7_LC_15_15_1/clk                               LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

6.4.2::Path details for port: SS        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SS
Clock Port        : SCK
Clock Reference   : spi_test|SCK:R
Hold Time         : 143


Capture Clock Path Delay       6020
+ Hold  Time                      0
- Data Path Delay             -5877
---------------------------- ------
Hold Time                       143

Data Path
pin name                     model name                 delay  cummulative delay  edge  Fanout  
---------------------------  -------------------------  -----  -----------------  ----  ------  
SS                           spi_test                   0      0                  FALL  1       
SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
SS_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    950                RISE  1       
I__21/I                      Odrv12                     0      950                RISE  1       
I__21/O                      Odrv12                     1073   2023               RISE  1       
I__22/I                      Span12Mux_v                0      2023               RISE  1       
I__22/O                      Span12Mux_v                980    3003               RISE  1       
I__23/I                      Sp12to4                    0      3003               RISE  1       
I__23/O                      Sp12to4                    596    3599               RISE  1       
I__25/I                      Span4Mux_h                 0      3599               RISE  1       
I__25/O                      Span4Mux_h                 517    4115               RISE  1       
I__27/I                      LocalMux                   0      4115               RISE  1       
I__27/O                      LocalMux                   1099   5215               RISE  1       
I__32/I                      InMux                      0      5215               RISE  1       
I__32/O                      InMux                      662    5877               RISE  1       
rx_7_LC_15_15_1/in1          LogicCell40_SEQ_MODE_1000  0      5877               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCK                                               spi_test                   0      0                  RISE  1       
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__45/I                                           gio2CtrlBuf                0      4881               RISE  1       
I__45/O                                           gio2CtrlBuf                0      4881               RISE  1       
I__46/I                                           GlobalMux                  0      4881               RISE  1       
I__46/O                                           GlobalMux                  252    5132               RISE  1       
I__48/I                                           ClkMux                     0      5132               RISE  1       
I__48/O                                           ClkMux                     887    6020               RISE  1       
rx_7_LC_15_15_1/clk                               LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: LEDG      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LEDG
Clock Port         : SCK
Clock Reference    : spi_test|SCK:R
Clock to Out Delay : 15510


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              8100
---------------------------- ------
Clock To Out Delay            15510

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCK                                               spi_test                   0      0                  RISE  1       
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__45/I                                           gio2CtrlBuf                0      4881               RISE  1       
I__45/O                                           gio2CtrlBuf                0      4881               RISE  1       
I__46/I                                           GlobalMux                  0      4881               RISE  1       
I__46/O                                           GlobalMux                  252    5132               RISE  1       
I__47/I                                           ClkMux                     0      5132               RISE  1       
I__47/O                                           ClkMux                     887    6020               RISE  1       
LEDGZ0_LC_15_14_0/clk                             LogicCell40_SEQ_MODE_1001  0      6020               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LEDGZ0_LC_15_14_0/lcout         LogicCell40_SEQ_MODE_1001  1391   7410               RISE  2       
I__56/I                         Odrv12                     0      7410               RISE  1       
I__56/O                         Odrv12                     1073   8483               RISE  1       
I__58/I                         Span12Mux_s9_v             0      8483               RISE  1       
I__58/O                         Span12Mux_s9_v             755    9238               RISE  1       
I__59/I                         Sp12to4                    0      9238               RISE  1       
I__59/O                         Sp12to4                    596    9834               RISE  1       
I__60/I                         IoSpan4Mux                 0      9834               RISE  1       
I__60/O                         IoSpan4Mux                 622    10457              RISE  1       
I__61/I                         IoSpan4Mux                 0      10457              RISE  1       
I__61/O                         IoSpan4Mux                 622    11079              RISE  1       
I__62/I                         LocalMux                   0      11079              RISE  1       
I__62/O                         LocalMux                   1099   12178              RISE  1       
I__63/I                         IoInMux                    0      12178              RISE  1       
I__63/O                         IoInMux                    662    12841              RISE  1       
LEDG_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12841              RISE  1       
LEDG_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    13596              RISE  1       
LEDG_obuf_iopad/DIN             IO_PAD                     0      13596              RISE  1       
LEDG_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   15510              RISE  1       
LEDG                            spi_test                   0      15510              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_7_LC_15_15_1/lcout
Path End         : LEDGZ0_LC_15_14_0/sr
Capture Clock    : LEDGZ0_LC_15_14_0/clk
Setup Constraint : 4010p
Path slack       : -2268p

Capture Clock Arrival Time (spi_test|SCK:R#2)   4010
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6020
- Setup Time                                    -530
---------------------------------------------   ---- 
End-of-path required time (ps)                  9500

Launch Clock Arrival Time (spi_test|SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6020
+ Clock To Q                                    1391
+ Data Path Delay                               4358
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11768
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__48/I                                           ClkMux                         0              5132  RISE       1
I__48/O                                           ClkMux                       887              6020  RISE       1
rx_7_LC_15_15_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_7_LC_15_15_1/lcout        LogicCell40_SEQ_MODE_1000   1391              7410  -2268  RISE       2
I__17/I                      LocalMux                       0              7410  -2268  RISE       1
I__17/O                      LocalMux                    1099              8510  -2268  RISE       1
I__18/I                      InMux                          0              8510  -2268  RISE       1
I__18/O                      InMux                        662              9172  -2268  RISE       1
LEDG_RNO_0_LC_15_15_5/in3    LogicCell40_SEQ_MODE_0000      0              9172  -2268  RISE       1
LEDG_RNO_0_LC_15_15_5/lcout  LogicCell40_SEQ_MODE_0000    861             10033  -2268  RISE       1
I__15/I                      LocalMux                       0             10033  -2268  RISE       1
I__15/O                      LocalMux                    1099             11132  -2268  RISE       1
I__16/I                      SRMux                          0             11132  -2268  RISE       1
I__16/O                      SRMux                        636             11768  -2268  RISE       1
LEDGZ0_LC_15_14_0/sr         LogicCell40_SEQ_MODE_1001      0             11768  -2268  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__47/I                                           ClkMux                         0              5132  RISE       1
I__47/O                                           ClkMux                       887              6020  RISE       1
LEDGZ0_LC_15_14_0/clk                             LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_7_LC_15_15_1/lcout
Path End         : rx_7_LC_15_15_1/in3
Capture Clock    : rx_7_LC_15_15_1/clk
Setup Constraint : 4010p
Path slack       : 129p

Capture Clock Arrival Time (spi_test|SCK:R#2)   4010
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6020
- Setup Time                                    -728
---------------------------------------------   ---- 
End-of-path required time (ps)                  9301

Launch Clock Arrival Time (spi_test|SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6020
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__48/I                                           ClkMux                         0              5132  RISE       1
I__48/O                                           ClkMux                       887              6020  RISE       1
rx_7_LC_15_15_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_7_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2268  RISE       2
I__17/I                LocalMux                       0              7410  -2268  RISE       1
I__17/O                LocalMux                    1099              8510  -2268  RISE       1
I__19/I                InMux                          0              8510    129  RISE       1
I__19/O                InMux                        662              9172    129  RISE       1
rx_7_LC_15_15_1/in3    LogicCell40_SEQ_MODE_1000      0              9172    129  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__48/I                                           ClkMux                         0              5132  RISE       1
I__48/O                                           ClkMux                       887              6020  RISE       1
rx_7_LC_15_15_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDGZ0_LC_15_14_0/lcout
Path End         : LEDGZ0_LC_15_14_0/in3
Capture Clock    : LEDGZ0_LC_15_14_0/clk
Setup Constraint : 4010p
Path slack       : 129p

Capture Clock Arrival Time (spi_test|SCK:R#2)   4010
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6020
- Setup Time                                    -728
---------------------------------------------   ---- 
End-of-path required time (ps)                  9301

Launch Clock Arrival Time (spi_test|SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6020
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__47/I                                           ClkMux                         0              5132  RISE       1
I__47/O                                           ClkMux                       887              6020  RISE       1
LEDGZ0_LC_15_14_0/clk                             LogicCell40_SEQ_MODE_1001      0              6020  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDGZ0_LC_15_14_0/lcout  LogicCell40_SEQ_MODE_1001   1391              7410    129  RISE       2
I__55/I                  LocalMux                       0              7410    129  RISE       1
I__55/O                  LocalMux                    1099              8510    129  RISE       1
I__57/I                  InMux                          0              8510    129  RISE       1
I__57/O                  InMux                        662              9172    129  RISE       1
LEDGZ0_LC_15_14_0/in3    LogicCell40_SEQ_MODE_1001      0              9172    129  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__47/I                                           ClkMux                         0              5132  RISE       1
I__47/O                                           ClkMux                       887              6020  RISE       1
LEDGZ0_LC_15_14_0/clk                             LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SS
Path End         : rx_7_LC_15_15_1/in2
Capture Clock    : rx_7_LC_15_15_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_test|SCK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6020
- Setup Time                                     -861
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11980
---------------------------------------   ----- 
End-of-path arrival time (ps)             11980
 
Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SS                                 spi_test                       0                 0   +INF  RISE       1
SS_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SS_ibuf_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
SS_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SS_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__21/I                            Odrv12                         0              1000   +INF  FALL       1
I__21/O                            Odrv12                      1232              2232   +INF  FALL       1
I__22/I                            Span12Mux_v                    0              2232   +INF  FALL       1
I__22/O                            Span12Mux_v                 1073              3305   +INF  FALL       1
I__23/I                            Sp12to4                        0              3305   +INF  FALL       1
I__23/O                            Sp12to4                      848              4152   +INF  FALL       1
I__25/I                            Span4Mux_h                     0              4152   +INF  FALL       1
I__25/O                            Span4Mux_h                   543              4695   +INF  FALL       1
I__27/I                            LocalMux                       0              4695   +INF  FALL       1
I__27/O                            LocalMux                     768              5463   +INF  FALL       1
I__30/I                            InMux                          0              5463   +INF  FALL       1
I__30/O                            InMux                        503              5967   +INF  FALL       1
SS_ibuf_RNIBME_0_LC_15_15_4/in0    LogicCell40_SEQ_MODE_0000      0              5967   +INF  FALL       1
SS_ibuf_RNIBME_0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_0000   1285              7251   +INF  FALL       4
I__35/I                            LocalMux                       0              7251   +INF  FALL       1
I__35/O                            LocalMux                     768              8020   +INF  FALL       1
I__38/I                            InMux                          0              8020   +INF  FALL       1
I__38/O                            InMux                        503              8523   +INF  FALL       1
SS_ibuf_RNIBME_LC_15_15_3/in0      LogicCell40_SEQ_MODE_0000      0              8523   +INF  FALL       1
SS_ibuf_RNIBME_LC_15_15_3/lcout    LogicCell40_SEQ_MODE_0000   1285              9808   +INF  FALL       2
I__42/I                            LocalMux                       0              9808   +INF  FALL       1
I__42/O                            LocalMux                     768             10576   +INF  FALL       1
I__44/I                            InMux                          0             10576   +INF  FALL       1
I__44/O                            InMux                        503             11079   +INF  FALL       1
rx_RNO_0_7_LC_15_15_0/in0          LogicCell40_SEQ_MODE_0000      0             11079   +INF  FALL       1
rx_RNO_0_7_LC_15_15_0/ltout        LogicCell40_SEQ_MODE_0000    901             11980   +INF  FALL       1
I__49/I                            CascadeMux                     0             11980   +INF  FALL       1
I__49/O                            CascadeMux                     0             11980   +INF  FALL       1
rx_7_LC_15_15_1/in2                LogicCell40_SEQ_MODE_1000      0             11980   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__48/I                                           ClkMux                         0              5132  RISE       1
I__48/O                                           ClkMux                       887              6020  RISE       1
rx_7_LC_15_15_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SS
Path End         : LEDGZ0_LC_15_14_0/in0
Capture Clock    : LEDGZ0_LC_15_14_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_test|SCK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6020
- Setup Time                                    -1060
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8473
---------------------------------------   ---- 
End-of-path arrival time (ps)             8473
 
Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SS                                 spi_test                       0                 0   +INF  FALL       1
SS_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
SS_ibuf_iopad/DOUT                 IO_PAD                       460               460   +INF  FALL       1
SS_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SS_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       490               950   +INF  FALL       1
I__21/I                            Odrv12                         0               950   +INF  FALL       1
I__21/O                            Odrv12                      1232              2182   +INF  FALL       1
I__22/I                            Span12Mux_v                    0              2182   +INF  FALL       1
I__22/O                            Span12Mux_v                 1073              3255   +INF  FALL       1
I__23/I                            Sp12to4                        0              3255   +INF  FALL       1
I__23/O                            Sp12to4                      848              4102   +INF  FALL       1
I__25/I                            Span4Mux_h                     0              4102   +INF  FALL       1
I__25/O                            Span4Mux_h                   543              4645   +INF  FALL       1
I__27/I                            LocalMux                       0              4645   +INF  FALL       1
I__27/O                            LocalMux                     768              5413   +INF  FALL       1
I__30/I                            InMux                          0              5413   +INF  FALL       1
I__30/O                            InMux                        503              5917   +INF  FALL       1
SS_ibuf_RNIBME_0_LC_15_15_4/in0    LogicCell40_SEQ_MODE_0000      0              5917   +INF  FALL       1
SS_ibuf_RNIBME_0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_0000   1285              7201   +INF  FALL       4
I__36/I                            LocalMux                       0              7201   +INF  FALL       1
I__36/O                            LocalMux                     768              7970   +INF  FALL       1
I__40/I                            InMux                          0              7970   +INF  FALL       1
I__40/O                            InMux                        503              8473   +INF  FALL       1
LEDGZ0_LC_15_14_0/in0              LogicCell40_SEQ_MODE_1001      0              8473   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__47/I                                           ClkMux                         0              5132  RISE       1
I__47/O                                           ClkMux                       887              6020  RISE       1
LEDGZ0_LC_15_14_0/clk                             LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOSI
Path End         : rx_7_LC_15_15_1/in0
Capture Clock    : rx_7_LC_15_15_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_test|SCK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6020
- Setup Time                                    -1060
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             5808
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
MOSI                           spi_test                       0                 0   +INF  RISE       1
MOSI_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
MOSI_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
MOSI_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
MOSI_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__50/I                        Odrv12                         0              1000   +INF  FALL       1
I__50/O                        Odrv12                      1232              2232   +INF  FALL       1
I__51/I                        Span12Mux_v                    0              2232   +INF  FALL       1
I__51/O                        Span12Mux_v                 1073              3305   +INF  FALL       1
I__52/I                        Span12Mux_h                    0              3305   +INF  FALL       1
I__52/O                        Span12Mux_h                 1232              4536   +INF  FALL       1
I__53/I                        LocalMux                       0              4536   +INF  FALL       1
I__53/O                        LocalMux                     768              5305   +INF  FALL       1
I__54/I                        InMux                          0              5305   +INF  FALL       1
I__54/O                        InMux                        503              5808   +INF  FALL       1
rx_7_LC_15_15_1/in0            LogicCell40_SEQ_MODE_1000      0              5808   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__48/I                                           ClkMux                         0              5132  RISE       1
I__48/O                                           ClkMux                       887              6020  RISE       1
rx_7_LC_15_15_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDGZ0_LC_15_14_0/lcout
Path End         : LEDG
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_test|SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6020
+ Clock To Q                                    1391
+ Data Path Delay                               8287
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  15697
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__47/I                                           ClkMux                         0              5132  RISE       1
I__47/O                                           ClkMux                       887              6020  RISE       1
LEDGZ0_LC_15_14_0/clk                             LogicCell40_SEQ_MODE_1001      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDGZ0_LC_15_14_0/lcout         LogicCell40_SEQ_MODE_1001   1391              7410   +INF  RISE       2
I__56/I                         Odrv12                         0              7410   +INF  RISE       1
I__56/O                         Odrv12                      1073              8483   +INF  RISE       1
I__58/I                         Span12Mux_s9_v                 0              8483   +INF  RISE       1
I__58/O                         Span12Mux_s9_v               755              9238   +INF  RISE       1
I__59/I                         Sp12to4                        0              9238   +INF  RISE       1
I__59/O                         Sp12to4                      596              9834   +INF  RISE       1
I__60/I                         IoSpan4Mux                     0              9834   +INF  RISE       1
I__60/O                         IoSpan4Mux                   622             10457   +INF  RISE       1
I__61/I                         IoSpan4Mux                     0             10457   +INF  RISE       1
I__61/O                         IoSpan4Mux                   622             11079   +INF  RISE       1
I__62/I                         LocalMux                       0             11079   +INF  RISE       1
I__62/O                         LocalMux                    1099             12178   +INF  RISE       1
I__63/I                         IoInMux                        0             12178   +INF  RISE       1
I__63/O                         IoInMux                      662             12841   +INF  RISE       1
LEDG_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             12841   +INF  RISE       1
LEDG_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             13609   +INF  FALL       1
LEDG_obuf_iopad/DIN             IO_PAD                         0             13609   +INF  FALL       1
LEDG_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             15697   +INF  FALL       1
LEDG                            spi_test                       0             15697   +INF  FALL       1


++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SS
Path End         : LEDGZ0_LC_15_14_0/in1
Capture Clock    : LEDGZ0_LC_15_14_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_test|SCK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6020
- Setup Time                                    -1007
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7304
---------------------------------------   ---- 
End-of-path arrival time (ps)             7304
 
Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
SS                           spi_test                       0                 0   +INF  RISE       1
SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
SS_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__21/I                      Odrv12                         0              1000   +INF  FALL       1
I__21/O                      Odrv12                      1232              2232   +INF  FALL       1
I__22/I                      Span12Mux_v                    0              2232   +INF  FALL       1
I__22/O                      Span12Mux_v                 1073              3305   +INF  FALL       1
I__24/I                      Span12Mux_h                    0              3305   +INF  FALL       1
I__24/O                      Span12Mux_h                 1232              4536   +INF  FALL       1
I__26/I                      Sp12to4                        0              4536   +INF  FALL       1
I__26/O                      Sp12to4                      848              5384   +INF  FALL       1
I__28/I                      Span4Mux_v                     0              5384   +INF  FALL       1
I__28/O                      Span4Mux_v                   649              6033   +INF  FALL       1
I__33/I                      LocalMux                       0              6033   +INF  FALL       1
I__33/O                      LocalMux                     768              6801   +INF  FALL       1
I__34/I                      InMux                          0              6801   +INF  FALL       1
I__34/O                      InMux                        503              7304   +INF  FALL       1
LEDGZ0_LC_15_14_0/in1        LogicCell40_SEQ_MODE_1001      0              7304   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__47/I                                           ClkMux                         0              5132  RISE       1
I__47/O                                           ClkMux                       887              6020  RISE       1
LEDGZ0_LC_15_14_0/clk                             LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SS
Path End         : rx_7_LC_15_15_1/in1
Capture Clock    : rx_7_LC_15_15_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_test|SCK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6020
- Setup Time                                    -1007
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5967
---------------------------------------   ---- 
End-of-path arrival time (ps)             5967
 
Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
SS                           spi_test                       0                 0   +INF  RISE       1
SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
SS_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__21/I                      Odrv12                         0              1000   +INF  FALL       1
I__21/O                      Odrv12                      1232              2232   +INF  FALL       1
I__22/I                      Span12Mux_v                    0              2232   +INF  FALL       1
I__22/O                      Span12Mux_v                 1073              3305   +INF  FALL       1
I__23/I                      Sp12to4                        0              3305   +INF  FALL       1
I__23/O                      Sp12to4                      848              4152   +INF  FALL       1
I__25/I                      Span4Mux_h                     0              4152   +INF  FALL       1
I__25/O                      Span4Mux_h                   543              4695   +INF  FALL       1
I__27/I                      LocalMux                       0              4695   +INF  FALL       1
I__27/O                      LocalMux                     768              5463   +INF  FALL       1
I__32/I                      InMux                          0              5463   +INF  FALL       1
I__32/O                      InMux                        503              5967   +INF  FALL       1
rx_7_LC_15_15_1/in1          LogicCell40_SEQ_MODE_1000      0              5967   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__48/I                                           ClkMux                         0              5132  RISE       1
I__48/O                                           ClkMux                       887              6020  RISE       1
rx_7_LC_15_15_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_7_LC_15_15_1/lcout
Path End         : rx_7_LC_15_15_1/in3
Capture Clock    : rx_7_LC_15_15_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (spi_test|SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6020
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6020

Launch Clock Arrival Time (spi_test|SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6020
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__48/I                                           ClkMux                         0              5132  RISE       1
I__48/O                                           ClkMux                       887              6020  RISE       1
rx_7_LC_15_15_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_7_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__17/I                LocalMux                       0              7410   2662  FALL       1
I__17/O                LocalMux                     768              8179   2662  FALL       1
I__19/I                InMux                          0              8179   2662  FALL       1
I__19/O                InMux                        503              8682   2662  FALL       1
rx_7_LC_15_15_1/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__48/I                                           ClkMux                         0              5132  RISE       1
I__48/O                                           ClkMux                       887              6020  RISE       1
rx_7_LC_15_15_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDGZ0_LC_15_14_0/lcout
Path End         : LEDGZ0_LC_15_14_0/in3
Capture Clock    : LEDGZ0_LC_15_14_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (spi_test|SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6020
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6020

Launch Clock Arrival Time (spi_test|SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6020
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__47/I                                           ClkMux                         0              5132  RISE       1
I__47/O                                           ClkMux                       887              6020  RISE       1
LEDGZ0_LC_15_14_0/clk                             LogicCell40_SEQ_MODE_1001      0              6020  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDGZ0_LC_15_14_0/lcout  LogicCell40_SEQ_MODE_1001   1391              7410   2662  FALL       2
I__55/I                  LocalMux                       0              7410   2662  FALL       1
I__55/O                  LocalMux                     768              8179   2662  FALL       1
I__57/I                  InMux                          0              8179   2662  FALL       1
I__57/O                  InMux                        503              8682   2662  FALL       1
LEDGZ0_LC_15_14_0/in3    LogicCell40_SEQ_MODE_1001      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__47/I                                           ClkMux                         0              5132  RISE       1
I__47/O                                           ClkMux                       887              6020  RISE       1
LEDGZ0_LC_15_14_0/clk                             LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_7_LC_15_15_1/lcout
Path End         : LEDGZ0_LC_15_14_0/sr
Capture Clock    : LEDGZ0_LC_15_14_0/clk
Hold Constraint  : 0p
Path slack       : 5351p

Capture Clock Arrival Time (spi_test|SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6020
- Setup Time                                    -517
---------------------------------------------   ---- 
End-of-path required time (ps)                  5503

Launch Clock Arrival Time (spi_test|SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6020
+ Clock To Q                                    1391
+ Data Path Delay                               3444
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__48/I                                           ClkMux                         0              5132  RISE       1
I__48/O                                           ClkMux                       887              6020  RISE       1
rx_7_LC_15_15_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_7_LC_15_15_1/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__17/I                      LocalMux                       0              7410   2662  FALL       1
I__17/O                      LocalMux                     768              8179   2662  FALL       1
I__18/I                      InMux                          0              8179   5351  FALL       1
I__18/O                      InMux                        503              8682   5351  FALL       1
LEDG_RNO_0_LC_15_15_5/in3    LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
LEDG_RNO_0_LC_15_15_5/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5351  FALL       1
I__15/I                      LocalMux                       0              9556   5351  FALL       1
I__15/O                      LocalMux                     768             10324   5351  FALL       1
I__16/I                      SRMux                          0             10324   5351  FALL       1
I__16/O                      SRMux                        530             10854   5351  FALL       1
LEDGZ0_LC_15_14_0/sr         LogicCell40_SEQ_MODE_1001      0             10854   5351  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__47/I                                           ClkMux                         0              5132  RISE       1
I__47/O                                           ClkMux                       887              6020  RISE       1
LEDGZ0_LC_15_14_0/clk                             LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SS
Path End         : rx_7_LC_15_15_1/in2
Capture Clock    : rx_7_LC_15_15_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_test|SCK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6020
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11980
---------------------------------------   ----- 
End-of-path arrival time (ps)             11980
 
Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SS                                 spi_test                       0                 0   +INF  RISE       1
SS_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SS_ibuf_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
SS_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SS_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__21/I                            Odrv12                         0              1000   +INF  FALL       1
I__21/O                            Odrv12                      1232              2232   +INF  FALL       1
I__22/I                            Span12Mux_v                    0              2232   +INF  FALL       1
I__22/O                            Span12Mux_v                 1073              3305   +INF  FALL       1
I__23/I                            Sp12to4                        0              3305   +INF  FALL       1
I__23/O                            Sp12to4                      848              4152   +INF  FALL       1
I__25/I                            Span4Mux_h                     0              4152   +INF  FALL       1
I__25/O                            Span4Mux_h                   543              4695   +INF  FALL       1
I__27/I                            LocalMux                       0              4695   +INF  FALL       1
I__27/O                            LocalMux                     768              5463   +INF  FALL       1
I__30/I                            InMux                          0              5463   +INF  FALL       1
I__30/O                            InMux                        503              5967   +INF  FALL       1
SS_ibuf_RNIBME_0_LC_15_15_4/in0    LogicCell40_SEQ_MODE_0000      0              5967   +INF  FALL       1
SS_ibuf_RNIBME_0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_0000   1285              7251   +INF  FALL       4
I__35/I                            LocalMux                       0              7251   +INF  FALL       1
I__35/O                            LocalMux                     768              8020   +INF  FALL       1
I__38/I                            InMux                          0              8020   +INF  FALL       1
I__38/O                            InMux                        503              8523   +INF  FALL       1
SS_ibuf_RNIBME_LC_15_15_3/in0      LogicCell40_SEQ_MODE_0000      0              8523   +INF  FALL       1
SS_ibuf_RNIBME_LC_15_15_3/lcout    LogicCell40_SEQ_MODE_0000   1285              9808   +INF  FALL       2
I__42/I                            LocalMux                       0              9808   +INF  FALL       1
I__42/O                            LocalMux                     768             10576   +INF  FALL       1
I__44/I                            InMux                          0             10576   +INF  FALL       1
I__44/O                            InMux                        503             11079   +INF  FALL       1
rx_RNO_0_7_LC_15_15_0/in0          LogicCell40_SEQ_MODE_0000      0             11079   +INF  FALL       1
rx_RNO_0_7_LC_15_15_0/ltout        LogicCell40_SEQ_MODE_0000    901             11980   +INF  FALL       1
I__49/I                            CascadeMux                     0             11980   +INF  FALL       1
I__49/O                            CascadeMux                     0             11980   +INF  FALL       1
rx_7_LC_15_15_1/in2                LogicCell40_SEQ_MODE_1000      0             11980   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__48/I                                           ClkMux                         0              5132  RISE       1
I__48/O                                           ClkMux                       887              6020  RISE       1
rx_7_LC_15_15_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SS
Path End         : LEDGZ0_LC_15_14_0/in0
Capture Clock    : LEDGZ0_LC_15_14_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_test|SCK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6020
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8473
---------------------------------------   ---- 
End-of-path arrival time (ps)             8473
 
Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SS                                 spi_test                       0                 0   +INF  FALL       1
SS_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
SS_ibuf_iopad/DOUT                 IO_PAD                       460               460   +INF  FALL       1
SS_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SS_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       490               950   +INF  FALL       1
I__21/I                            Odrv12                         0               950   +INF  FALL       1
I__21/O                            Odrv12                      1232              2182   +INF  FALL       1
I__22/I                            Span12Mux_v                    0              2182   +INF  FALL       1
I__22/O                            Span12Mux_v                 1073              3255   +INF  FALL       1
I__23/I                            Sp12to4                        0              3255   +INF  FALL       1
I__23/O                            Sp12to4                      848              4102   +INF  FALL       1
I__25/I                            Span4Mux_h                     0              4102   +INF  FALL       1
I__25/O                            Span4Mux_h                   543              4645   +INF  FALL       1
I__27/I                            LocalMux                       0              4645   +INF  FALL       1
I__27/O                            LocalMux                     768              5413   +INF  FALL       1
I__30/I                            InMux                          0              5413   +INF  FALL       1
I__30/O                            InMux                        503              5917   +INF  FALL       1
SS_ibuf_RNIBME_0_LC_15_15_4/in0    LogicCell40_SEQ_MODE_0000      0              5917   +INF  FALL       1
SS_ibuf_RNIBME_0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_0000   1285              7201   +INF  FALL       4
I__36/I                            LocalMux                       0              7201   +INF  FALL       1
I__36/O                            LocalMux                     768              7970   +INF  FALL       1
I__40/I                            InMux                          0              7970   +INF  FALL       1
I__40/O                            InMux                        503              8473   +INF  FALL       1
LEDGZ0_LC_15_14_0/in0              LogicCell40_SEQ_MODE_1001      0              8473   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__47/I                                           ClkMux                         0              5132  RISE       1
I__47/O                                           ClkMux                       887              6020  RISE       1
LEDGZ0_LC_15_14_0/clk                             LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOSI
Path End         : rx_7_LC_15_15_1/in0
Capture Clock    : rx_7_LC_15_15_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_test|SCK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6020
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             5808
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
MOSI                           spi_test                       0                 0   +INF  RISE       1
MOSI_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
MOSI_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
MOSI_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
MOSI_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__50/I                        Odrv12                         0              1000   +INF  FALL       1
I__50/O                        Odrv12                      1232              2232   +INF  FALL       1
I__51/I                        Span12Mux_v                    0              2232   +INF  FALL       1
I__51/O                        Span12Mux_v                 1073              3305   +INF  FALL       1
I__52/I                        Span12Mux_h                    0              3305   +INF  FALL       1
I__52/O                        Span12Mux_h                 1232              4536   +INF  FALL       1
I__53/I                        LocalMux                       0              4536   +INF  FALL       1
I__53/O                        LocalMux                     768              5305   +INF  FALL       1
I__54/I                        InMux                          0              5305   +INF  FALL       1
I__54/O                        InMux                        503              5808   +INF  FALL       1
rx_7_LC_15_15_1/in0            LogicCell40_SEQ_MODE_1000      0              5808   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__48/I                                           ClkMux                         0              5132  RISE       1
I__48/O                                           ClkMux                       887              6020  RISE       1
rx_7_LC_15_15_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDGZ0_LC_15_14_0/lcout
Path End         : LEDG
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_test|SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6020
+ Clock To Q                                    1391
+ Data Path Delay                               8287
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  15697
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__47/I                                           ClkMux                         0              5132  RISE       1
I__47/O                                           ClkMux                       887              6020  RISE       1
LEDGZ0_LC_15_14_0/clk                             LogicCell40_SEQ_MODE_1001      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDGZ0_LC_15_14_0/lcout         LogicCell40_SEQ_MODE_1001   1391              7410   +INF  RISE       2
I__56/I                         Odrv12                         0              7410   +INF  RISE       1
I__56/O                         Odrv12                      1073              8483   +INF  RISE       1
I__58/I                         Span12Mux_s9_v                 0              8483   +INF  RISE       1
I__58/O                         Span12Mux_s9_v               755              9238   +INF  RISE       1
I__59/I                         Sp12to4                        0              9238   +INF  RISE       1
I__59/O                         Sp12to4                      596              9834   +INF  RISE       1
I__60/I                         IoSpan4Mux                     0              9834   +INF  RISE       1
I__60/O                         IoSpan4Mux                   622             10457   +INF  RISE       1
I__61/I                         IoSpan4Mux                     0             10457   +INF  RISE       1
I__61/O                         IoSpan4Mux                   622             11079   +INF  RISE       1
I__62/I                         LocalMux                       0             11079   +INF  RISE       1
I__62/O                         LocalMux                    1099             12178   +INF  RISE       1
I__63/I                         IoInMux                        0             12178   +INF  RISE       1
I__63/O                         IoInMux                      662             12841   +INF  RISE       1
LEDG_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             12841   +INF  RISE       1
LEDG_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             13609   +INF  FALL       1
LEDG_obuf_iopad/DIN             IO_PAD                         0             13609   +INF  FALL       1
LEDG_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             15697   +INF  FALL       1
LEDG                            spi_test                       0             15697   +INF  FALL       1


++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SS
Path End         : LEDGZ0_LC_15_14_0/in1
Capture Clock    : LEDGZ0_LC_15_14_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_test|SCK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6020
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7304
---------------------------------------   ---- 
End-of-path arrival time (ps)             7304
 
Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
SS                           spi_test                       0                 0   +INF  RISE       1
SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
SS_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__21/I                      Odrv12                         0              1000   +INF  FALL       1
I__21/O                      Odrv12                      1232              2232   +INF  FALL       1
I__22/I                      Span12Mux_v                    0              2232   +INF  FALL       1
I__22/O                      Span12Mux_v                 1073              3305   +INF  FALL       1
I__24/I                      Span12Mux_h                    0              3305   +INF  FALL       1
I__24/O                      Span12Mux_h                 1232              4536   +INF  FALL       1
I__26/I                      Sp12to4                        0              4536   +INF  FALL       1
I__26/O                      Sp12to4                      848              5384   +INF  FALL       1
I__28/I                      Span4Mux_v                     0              5384   +INF  FALL       1
I__28/O                      Span4Mux_v                   649              6033   +INF  FALL       1
I__33/I                      LocalMux                       0              6033   +INF  FALL       1
I__33/O                      LocalMux                     768              6801   +INF  FALL       1
I__34/I                      InMux                          0              6801   +INF  FALL       1
I__34/O                      InMux                        503              7304   +INF  FALL       1
LEDGZ0_LC_15_14_0/in1        LogicCell40_SEQ_MODE_1001      0              7304   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__47/I                                           ClkMux                         0              5132  RISE       1
I__47/O                                           ClkMux                       887              6020  RISE       1
LEDGZ0_LC_15_14_0/clk                             LogicCell40_SEQ_MODE_1001      0              6020  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SS
Path End         : rx_7_LC_15_15_1/in1
Capture Clock    : rx_7_LC_15_15_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_test|SCK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6020
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5967
---------------------------------------   ---- 
End-of-path arrival time (ps)             5967
 
Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
SS                           spi_test                       0                 0   +INF  RISE       1
SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
SS_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__21/I                      Odrv12                         0              1000   +INF  FALL       1
I__21/O                      Odrv12                      1232              2232   +INF  FALL       1
I__22/I                      Span12Mux_v                    0              2232   +INF  FALL       1
I__22/O                      Span12Mux_v                 1073              3305   +INF  FALL       1
I__23/I                      Sp12to4                        0              3305   +INF  FALL       1
I__23/O                      Sp12to4                      848              4152   +INF  FALL       1
I__25/I                      Span4Mux_h                     0              4152   +INF  FALL       1
I__25/O                      Span4Mux_h                   543              4695   +INF  FALL       1
I__27/I                      LocalMux                       0              4695   +INF  FALL       1
I__27/O                      LocalMux                     768              5463   +INF  FALL       1
I__32/I                      InMux                          0              5463   +INF  FALL       1
I__32/O                      InMux                        503              5967   +INF  FALL       1
rx_7_LC_15_15_1/in1          LogicCell40_SEQ_MODE_1000      0              5967   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SCK                                               spi_test                       0                 0  RISE       1
SCK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SCK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
SCK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__45/I                                           gio2CtrlBuf                    0              4881  RISE       1
I__45/O                                           gio2CtrlBuf                    0              4881  RISE       1
I__46/I                                           GlobalMux                      0              4881  RISE       1
I__46/O                                           GlobalMux                    252              5132  RISE       1
I__48/I                                           ClkMux                         0              5132  RISE       1
I__48/O                                           ClkMux                       887              6020  RISE       1
rx_7_LC_15_15_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

