;		
; Generates FPU constant rom values. Run with real FPU, 
; result are to be used in fpu constants.
;
GENCCC macro
	fmovecr.x		#\1,\2
	move.l			#\1,d0
	fmove.d			\2,(a0,d0.w*8)
endm

Main

	; Initialize 
	lea.l			CCC,a0
	
	; Generate values
	GENCCC			0,fp0
	GENCCC			1,fp0
	GENCCC			2,fp0
	GENCCC			3,fp0
	GENCCC			4,fp0
	GENCCC			5,fp0
	GENCCC			6,fp0
	GENCCC			7,fp0
	GENCCC			8,fp0
	GENCCC			9,fp0
	GENCCC			10,fp0
	GENCCC			11,fp0
	GENCCC			12,fp0
	GENCCC			13,fp0
	GENCCC			14,fp0
	GENCCC			15,fp0
	GENCCC			16,fp0
	GENCCC			17,fp0
	GENCCC			18,fp0
	GENCCC			19,fp0
	GENCCC			20,fp0
	GENCCC			21,fp0
	GENCCC			22,fp0
	GENCCC			23,fp0
	GENCCC			24,fp0
	GENCCC			25,fp0
	GENCCC			26,fp0
	GENCCC			27,fp0
	GENCCC			28,fp0
	GENCCC			29,fp0
	GENCCC			30,fp0
	GENCCC			31,fp0
	GENCCC			32,fp0
	GENCCC			33,fp0
	GENCCC			34,fp0
	GENCCC			35,fp0
	GENCCC			36,fp0
	GENCCC			37,fp0
	GENCCC			38,fp0
	GENCCC			39,fp0
	GENCCC			40,fp0
	GENCCC			41,fp0
	GENCCC			42,fp0
	GENCCC			43,fp0
	GENCCC			44,fp0
	GENCCC			45,fp0
	GENCCC			46,fp0
	GENCCC			47,fp0
	GENCCC			48,fp0
	GENCCC			49,fp0
	GENCCC			50,fp0
	GENCCC			51,fp0
	GENCCC			52,fp0
	GENCCC			53,fp0
	GENCCC			54,fp0
	GENCCC			55,fp0
	GENCCC			56,fp0
	GENCCC			57,fp0
	GENCCC			58,fp0
	GENCCC			59,fp0
	GENCCC			60,fp0
	GENCCC			61,fp0
	GENCCC			62,fp0
	GENCCC			63,fp0
	GENCCC			64,fp0
	GENCCC			65,fp0
	GENCCC			66,fp0
	GENCCC			67,fp0
	GENCCC			68,fp0
	GENCCC			69,fp0
	GENCCC			70,fp0
	GENCCC			71,fp0
	GENCCC			72,fp0
	GENCCC			73,fp0
	GENCCC			74,fp0
	GENCCC			75,fp0
	GENCCC			76,fp0
	GENCCC			77,fp0
	GENCCC			78,fp0
	GENCCC			79,fp0
	GENCCC			80,fp0
	GENCCC			81,fp0
	GENCCC			82,fp0
	GENCCC			83,fp0
	GENCCC			84,fp0
	GENCCC			85,fp0
	GENCCC			86,fp0
	GENCCC			87,fp0
	GENCCC			88,fp0
	GENCCC			89,fp0
	GENCCC			90,fp0
	GENCCC			91,fp0
	GENCCC			92,fp0
	GENCCC			93,fp0
	GENCCC			94,fp0
	GENCCC			95,fp0
	GENCCC			96,fp0
	GENCCC			97,fp0
	GENCCC			98,fp0
	GENCCC			99,fp0
	GENCCC			100,fp0
	GENCCC			101,fp0
	GENCCC			102,fp0
	GENCCC			103,fp0
	GENCCC			104,fp0
	GENCCC			105,fp0
	GENCCC			106,fp0
	GENCCC			107,fp0
	GENCCC			108,fp0
	GENCCC			109,fp0
	GENCCC			110,fp0
	GENCCC			111,fp0
	GENCCC			112,fp0
	GENCCC			113,fp0
	GENCCC			114,fp0
	GENCCC			115,fp0
	GENCCC			116,fp0
	GENCCC			117,fp0
	GENCCC			118,fp0
	GENCCC			119,fp0
	GENCCC			120,fp0
	GENCCC			121,fp0
	GENCCC			122,fp0
	GENCCC			123,fp0
	GENCCC			124,fp0
	GENCCC			125,fp0
	GENCCC			126,fp0
	GENCCC			127,fp0
	
	; Done
	clr.w			$100
	clr.l			d0
	rts

CCC:
	dc.l 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	dc.l 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	dc.l 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	dc.l 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	dc.l 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	dc.l 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	dc.l 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	dc.l 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	dc.l 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	dc.l 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	dc.l 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	dc.l 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	dc.l 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	dc.l 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	dc.l 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	dc.l 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
	dc.l $fafacaca
