/* Machine description for AArch64 architecture.
   Copyright (C) 2009-2016 Free Software Foundation, Inc.
   Contributed by ARM Ltd.

   This file is part of GCC.

   GCC is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   any later version.

   GCC is distributed in the hope that it will be useful, but
   WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
   General Public License for more details.

   You should have received a copy of the GNU General Public License
   along with GCC; see the file COPYING3.  If not see
   <http://www.gnu.org/licenses/>.  */

CC_MODE (CCFP);
CC_MODE (CCFPE);
CC_MODE (CC_SWP);
CC_MODE (CC_NZ);    /* Only N and Z bits of condition flags are valid.  */
CC_MODE (CC_Z);     /* Only Z bit of condition flags is valid.  */
CC_MODE (CC_C);     /* Only C bit of condition flags is valid.  */

/* Half-precision floating point for __fp16.  */
FLOAT_MODE (HF, 2, 0);
ADJUST_FLOAT_FORMAT (HF, &ieee_half_format);

/* Vector modes.  */

VECTOR_BOOL_MODE (32);
VECTOR_BOOL_MODE (16);
VECTOR_BOOL_MODE (8);
VECTOR_BOOL_MODE (4);

ADJUST_BYTESIZE (V32BI, aarch64_sve_vg);
ADJUST_BYTESIZE (V16BI, aarch64_sve_vg);
ADJUST_BYTESIZE (V8BI, aarch64_sve_vg);
ADJUST_BYTESIZE (V4BI, aarch64_sve_vg);

ADJUST_NUNITS (V32BI, aarch64_sve_vg * 8);
ADJUST_NUNITS (V16BI, aarch64_sve_vg * 4);
ADJUST_NUNITS (V8BI, aarch64_sve_vg * 2);
ADJUST_NUNITS (V4BI, aarch64_sve_vg);

ADJUST_ALIGNMENT (V32BI, 2);
ADJUST_ALIGNMENT (V16BI, 2);
ADJUST_ALIGNMENT (V8BI, 2);
ADJUST_ALIGNMENT (V4BI, 2);

VECTOR_MODES (INT, 8);        /*       V8QI V4HI V2SI.  */
VECTOR_MODES (INT, 16);       /* V16QI V8HI V4SI V2DI.  */
VECTOR_MODES (FLOAT, 8);      /*                 V2SF.  */
VECTOR_MODES (FLOAT, 16);     /*            V4SF V2DF.  */
VECTOR_MODE (FLOAT, DF, 1);   /*                 V1DF.  */

/* Oct Int: 256-bit integer mode needed for 32-byte vector arguments.  */
INT_MODE (OI, 32);

/* Opaque integer modes for 3 or 4 Neon q-registers / 6 or 8 Neon d-registers
   (2 d-regs = 1 q-reg = TImode).  */
INT_MODE (CI, 48);
INT_MODE (XI, 64);

#define SVE_MODES(NVECS, VB, VH, VS, VD) \
  VECTOR_MODES (INT, 32 * NVECS); \
  VECTOR_MODES (FLOAT, 32 * NVECS); \
  \
  ADJUST_NUNITS (VB##QI, aarch64_sve_vg * NVECS * 8); \
  ADJUST_NUNITS (VH##HI, aarch64_sve_vg * NVECS * 4); \
  ADJUST_NUNITS (VS##SI, aarch64_sve_vg * NVECS * 2); \
  ADJUST_NUNITS (VD##DI, aarch64_sve_vg * NVECS); \
  ADJUST_NUNITS (VS##SF, aarch64_sve_vg * NVECS * 2); \
  ADJUST_NUNITS (VD##DF, aarch64_sve_vg * NVECS);

SVE_MODES (1, V32, V16, V8, V4)
SVE_MODES (2, V64, V32, V16, V8)
SVE_MODES (3, V96, V48, V24, V12)
SVE_MODES (4, V128, V64, V32, V16)

/* Quad float: 128-bit floating mode for long doubles.  */
FLOAT_MODE (TF, 16, ieee_quad_format);

/* A 4-tuple of SVE vectors.  This should only matter when SVE modes
   have a fixed rather than variable size.  */
#define MAX_BITSIZE_MODE_ANY_MODE (2048 * 4)

/* Coefficient 1 is multiplied by the number of 128-bit chunks in an
   SVE vector (referred to as "VQ") minus one.  */
#define NUM_POLY_INT_COEFFS 2
