[05/11 19:01:19      0s] 
[05/11 19:01:19      0s] Cadence Innovus(TM) Implementation System.
[05/11 19:01:19      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/11 19:01:19      0s] 
[05/11 19:01:19      0s] Version:	v17.10-p006_1, built Wed May 31 11:06:15 PDT 2017
[05/11 19:01:19      0s] Options:	
[05/11 19:01:19      0s] Date:		Sun May 11 19:01:19 2025
[05/11 19:01:19      0s] Host:		engnx04a.utdallas.edu (x86_64 w/Linux 4.18.0-553.46.1.el8_10.x86_64) (8cores*32cpus*AMD EPYC 7F32 8-Core Processor 512KB)
[05/11 19:01:19      0s] OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)
[05/11 19:01:19      0s] 
[05/11 19:01:19      0s] License:
[05/11 19:01:19      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[05/11 19:01:19      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/11 19:01:20      0s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory
[05/11 19:01:20      0s] 
[05/11 19:01:20      0s] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /proj/cad/cadence/innovus-17.10.000/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[05/11 19:01:20      0s] 
[05/11 19:01:20      0s] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[05/11 19:01:20      0s] 
[05/11 19:01:27      6s] @(#)CDS: Innovus v17.10-p006_1 (64bit) 05/31/2017 11:06 (Linux 2.6.18-194.el5)
[05/11 19:01:27      6s] @(#)CDS: NanoRoute 17.10-p006_1 NR170516-1601/17_10-UB (database version 2.30, 378.7.1) {superthreading v1.44}
[05/11 19:01:27      6s] @(#)CDS: AAE 17.10-p003 (64bit) 05/31/2017 (Linux 2.6.18-194.el5)
[05/11 19:01:27      6s] @(#)CDS: CTE 17.10-p002_1 () May 18 2017 07:46:32 ( )
[05/11 19:01:27      6s] @(#)CDS: SYNTECH 17.10-p001_1 () May 17 2017 01:24:45 ( )
[05/11 19:01:27      6s] @(#)CDS: CPE v17.10-p003
[05/11 19:01:27      6s] @(#)CDS: IQRC/TQRC 16.1.1-s140 (64bit) Fri Mar 17 16:46:12 PDT 2017 (Linux 2.6.18-194.el5)
[05/11 19:01:27      6s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[05/11 19:01:27      6s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/11 19:01:27      6s] @(#)CDS: RCDB 11.10
[05/11 19:01:27      6s] --- Running on engnx04a.utdallas.edu (x86_64 w/Linux 4.18.0-553.46.1.el8_10.x86_64) (8cores*32cpus*AMD EPYC 7F32 8-Core Processor 512KB) ---
[05/11 19:01:27      6s] Create and set the environment variable TMPDIR to /usr/tmp/innovus_temp_2749046_engnx04a.utdallas.edu_ebw220000_OTrva8.

[05/11 19:01:27      6s] Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.
[05/11 19:01:28      6s] 
[05/11 19:01:28      6s] **INFO:  MMMC transition support version v31-84 
[05/11 19:01:28      6s] 
[05/11 19:01:28      6s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/11 19:01:28      6s] <CMD> suppressMessage ENCEXT-2799
[05/11 19:01:28      7s] <CMD> getDrawView
[05/11 19:01:28      7s] <CMD> loadWorkspace -name Physical
[05/11 19:01:28      7s] <CMD> win
[05/11 19:03:38     12s] <CMD> set init_gnd_net GND!
[05/11 19:03:38     12s] <CMD> set init_lef_file ../gf65.lef
[05/11 19:03:38     12s] <CMD> set init_design_settop 0
[05/11 19:03:38     12s] <CMD> set init_verilog ../../synopsys/project6/uart_syn.v
[05/11 19:03:38     12s] <CMD> set init_pwr_net VDD!
[05/11 19:03:38     12s] <CMD> init_design
[05/11 19:03:38     12s] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[05/11 19:03:38     12s] 
[05/11 19:03:38     12s] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[05/11 19:03:38     12s] 
[05/11 19:03:38     12s] Loading LEF file ../gf65.lef ...
[05/11 19:03:38     12s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[05/11 19:03:38     12s] The LEF parser will ignore this statement.
[05/11 19:03:38     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../gf65.lef at line 1.
[05/11 19:03:38     12s] WARNING (LEFPARS-2077): A SPACING SAMENET section is defined but it is not legal in a LEF 5.7 version file.
[05/11 19:03:38     12s] It will be ignored which will probably cause real DRC violations to be ignored, and may
[05/11 19:03:38     12s] cause false DRC violations to occur.
[05/11 19:03:38     12s] 
[05/11 19:03:38     12s] To avoid this warning, and correctly handle these DRC rules, you should modify your
[05/11 19:03:38     12s] LEF to use the appropriate SAMENET keywords as described in the LEF/DEF 5.7
[05/11 19:03:38     12s] manual under the SPACING statements in the LAYER (Routing) and LAYER (Cut)
[05/11 19:03:38     12s] sections listed in the LEF Table of Contents. See file ../gf65.lef at line 114.
[05/11 19:03:38     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[05/11 19:03:38     12s] The LEF parser will ignore this statement.
[05/11 19:03:38     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../gf65.lef at line 187.
[05/11 19:03:38     12s] WARNING (LEFPARS-2023): OVERHANG statement will be translated into similar ENCLOSURE rule See file ../gf65.lef at line 188.
[05/11 19:03:38     12s] WARNING (LEFPARS-2024): METALOVERHANG statement is obsolete in version 5.6 and later.
[05/11 19:03:38     12s] The LEF parser will ignore this statement.
[05/11 19:03:38     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../gf65.lef at line 189.
[05/11 19:03:38     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[05/11 19:03:38     12s] The LEF parser will ignore this statement.
[05/11 19:03:38     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../gf65.lef at line 191.
[05/11 19:03:38     12s] WARNING (LEFPARS-2023): OVERHANG statement will be translated into similar ENCLOSURE rule See file ../gf65.lef at line 192.
[05/11 19:03:38     12s] WARNING (LEFPARS-2024): METALOVERHANG statement is obsolete in version 5.6 and later.
[05/11 19:03:38     12s] The LEF parser will ignore this statement.
[05/11 19:03:38     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../gf65.lef at line 193.
[05/11 19:03:38     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[05/11 19:03:38     12s] The LEF parser will ignore this statement.
[05/11 19:03:38     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../gf65.lef at line 202.
[05/11 19:03:38     12s] WARNING (LEFPARS-2023): OVERHANG statement will be translated into similar ENCLOSURE rule See file ../gf65.lef at line 203.
[05/11 19:03:38     12s] WARNING (LEFPARS-2024): METALOVERHANG statement is obsolete in version 5.6 and later.
[05/11 19:03:38     12s] The LEF parser will ignore this statement.
[05/11 19:03:38     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../gf65.lef at line 204.
[05/11 19:03:38     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[05/11 19:03:38     12s] The LEF parser will ignore this statement.
[05/11 19:03:38     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../gf65.lef at line 206.
[05/11 19:03:38     12s] WARNING (LEFPARS-2023): OVERHANG statement will be translated into similar ENCLOSURE rule See file ../gf65.lef at line 207.
[05/11 19:03:38     12s] WARNING (LEFPARS-2024): METALOVERHANG statement is obsolete in version 5.6 and later.
[05/11 19:03:38     12s] The LEF parser will ignore this statement.
[05/11 19:03:38     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../gf65.lef at line 208.
[05/11 19:03:38     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[05/11 19:03:38     12s] The LEF parser will ignore this statement.
[05/11 19:03:38     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../gf65.lef at line 217.
[05/11 19:03:38     12s] WARNING (LEFPARS-2023): OVERHANG statement will be translated into similar ENCLOSURE rule See file ../gf65.lef at line 218.
[05/11 19:03:38     12s] WARNING (LEFPARS-2024): METALOVERHANG statement is obsolete in version 5.6 and later.
[05/11 19:03:38     12s] The LEF parser will ignore this statement.
[05/11 19:03:38     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../gf65.lef at line 219.
[05/11 19:03:38     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[05/11 19:03:38     12s] The LEF parser will ignore this statement.
[05/11 19:03:38     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../gf65.lef at line 221.
[05/11 19:03:38     12s] WARNING (LEFPARS-2023): OVERHANG statement will be translated into similar ENCLOSURE rule See file ../gf65.lef at line 222.
[05/11 19:03:38     12s] WARNING (LEFPARS-2024): METALOVERHANG statement is obsolete in version 5.6 and later.
[05/11 19:03:38     12s] The LEF parser will ignore this statement.
[05/11 19:03:38     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../gf65.lef at line 223.
[05/11 19:03:38     12s] Set DBUPerIGU to M2 pitch 260.
[05/11 19:03:38     12s] 
[05/11 19:03:38     12s] viaInitial starts at Sun May 11 19:03:38 2025
viaInitial ends at Sun May 11 19:03:38 2025
*** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.22min, fe_real=2.32min, fe_mem=510.1M) ***
[05/11 19:03:38     12s] #% Begin Load netlist data ... (date=05/11 19:03:38, mem=490.6M)
[05/11 19:03:38     12s] *** Begin netlist parsing (mem=510.1M) ***
[05/11 19:03:38     12s] Created 0 new cells from 0 timing libraries.
[05/11 19:03:38     12s] Reading netlist ...
[05/11 19:03:38     12s] Backslashed names will retain backslash and a trailing blank character.
[05/11 19:03:38     12s] Reading verilog netlist '../../synopsys/project6/uart_syn.v'
[05/11 19:03:38     12s] 
[05/11 19:03:38     12s] *** Memory Usage v#1 (Current mem = 512.078M, initial mem = 186.555M) ***
[05/11 19:03:38     12s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=512.1M) ***
[05/11 19:03:38     12s] #% End Load netlist data ... (date=05/11 19:03:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=493.9M, current mem=493.9M)
[05/11 19:03:38     12s] Top level cell is UART.
[05/11 19:03:38     13s] Hooked 0 DB cells to tlib cells.
[05/11 19:03:38     13s] 12 empty module found.
[05/11 19:03:38     13s] Starting recursive module instantiation check.
[05/11 19:03:38     13s] No recursion found.
[05/11 19:03:38     13s] Building hierarchical netlist for Cell UART ...
[05/11 19:03:38     13s] *** Netlist is unique.
[05/11 19:03:38     13s] ** info: there are 21 modules.
[05/11 19:03:38     13s] ** info: there are 641 stdCell insts.
[05/11 19:03:38     13s] 
[05/11 19:03:38     13s] *** Memory Usage v#1 (Current mem = 537.742M, initial mem = 186.555M) ***
[05/11 19:03:38     13s] **WARN: (IMPFP-3961):	The techSite 'Core' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/11 19:03:38     13s] Type 'man IMPFP-3961' for more detail.
[05/11 19:03:38     13s] **WARN: (IMPFP-3961):	The techSite 'PortCellSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/11 19:03:38     13s] Type 'man IMPFP-3961' for more detail.
[05/11 19:03:38     13s] **WARN: (IMPFP-3961):	The techSite 'SBlockSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/11 19:03:38     13s] Type 'man IMPFP-3961' for more detail.
[05/11 19:03:38     13s] **WARN: (IMPFP-3961):	The techSite 'TDCoverSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/11 19:03:38     13s] Type 'man IMPFP-3961' for more detail.
[05/11 19:03:38     13s] Horizontal Layer M1 offset = 130 (guessed)
[05/11 19:03:38     13s] Vertical Layer M2 offset = 130 (derived)
[05/11 19:03:38     13s] Suggestion: specify LAYER OFFSET in LEF file
[05/11 19:03:38     13s] Reason: hard to extract LAYER OFFSET from standard cells
[05/11 19:03:38     13s] Set Default Net Delay as 1000 ps.
[05/11 19:03:38     13s] Set Default Net Load as 0.5 pF. 
[05/11 19:03:38     13s] Set Default Input Pin Transition as 0.1 ps.
[05/11 19:03:38     13s] **WARN: (IMPSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restoreDesign -mmmc_file <viewDef.tcl> to add the timing setup information.
[05/11 19:03:38     13s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[05/11 19:03:38     13s] Extraction setup Started 
[05/11 19:03:38     13s] 
[05/11 19:03:38     13s] *** Summary of all messages that are not suppressed in this session:
[05/11 19:03:38     13s] Severity  ID               Count  Summary                                  
[05/11 19:03:38     13s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/11 19:03:38     13s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[05/11 19:03:38     13s] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[05/11 19:03:38     13s] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[05/11 19:03:38     13s] *** Message Summary: 5 warning(s), 2 error(s)
[05/11 19:03:38     13s] 
[05/11 19:03:43     13s] <CMD> getIoFlowFlag
[05/11 19:05:51     18s] <CMD> setFPlanRowSpacingAndType 5.98 1
[05/11 19:05:51     18s] <CMD> setIoFlowFlag 0
[05/11 19:05:51     18s] <CMD> floorPlan -flip n -site CoreSite -r 1 0.7 5 5 5 5
[05/11 19:05:51     18s] Horizontal Layer M1 offset = 130 (guessed)
[05/11 19:05:51     18s] Vertical Layer M2 offset = 130 (derived)
[05/11 19:05:51     18s] Suggestion: specify LAYER OFFSET in LEF file
[05/11 19:05:51     18s] Reason: hard to extract LAYER OFFSET from standard cells
[05/11 19:05:51     18s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/11 19:05:51     18s] <CMD> uiSetTool select
[05/11 19:05:51     18s] <CMD> getIoFlowFlag
[05/11 19:05:51     18s] <CMD> fit
[05/11 19:05:53     18s] <CMD> pan -0.529 6.875
[05/11 19:06:11     18s] <CMD> fit
[05/11 19:06:32     19s] <CMD> clearGlobalNets
[05/11 19:06:32     19s] <CMD> globalNetConnect VDD! -type tiehi -inst *
[05/11 19:06:32     19s] <CMD> globalNetConnect GND! -type tielo -inst *
[05/11 19:06:45     20s] <CMD> set sprCreateIeRingOffset 1.0
[05/11 19:06:45     20s] <CMD> set sprCreateIeRingThreshold 1.0
[05/11 19:06:45     20s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/11 19:06:45     20s] <CMD> set sprCreateIeRingLayers {}
[05/11 19:06:45     20s] <CMD> set sprCreateIeRingOffset 1.0
[05/11 19:06:45     20s] <CMD> set sprCreateIeRingThreshold 1.0
[05/11 19:06:45     20s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/11 19:06:45     20s] <CMD> set sprCreateIeRingLayers {}
[05/11 19:06:45     20s] <CMD> set sprCreateIeStripeWidth 10.0
[05/11 19:06:45     20s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/11 19:06:45     20s] <CMD> set sprCreateIeStripeWidth 10.0
[05/11 19:06:45     20s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/11 19:06:45     20s] <CMD> set sprCreateIeRingOffset 1.0
[05/11 19:06:45     20s] <CMD> set sprCreateIeRingThreshold 1.0
[05/11 19:06:45     20s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/11 19:06:45     20s] <CMD> set sprCreateIeRingLayers {}
[05/11 19:06:45     20s] <CMD> set sprCreateIeStripeWidth 10.0
[05/11 19:06:45     20s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/11 19:07:29     22s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer M6 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/11 19:07:29     22s] The ring targets are set to core/block ring wires.
[05/11 19:07:29     22s] addRing command will consider rows while creating rings.
[05/11 19:07:29     22s] addRing command will disallow rings to go over rows.
[05/11 19:07:29     22s] addRing command will ignore shorts while creating rings.
[05/11 19:07:29     22s] <CMD> addRing -nets {GND! VDD!} -type core_rings -follow core -layer {top M1 bottom M1 left M2 right M2} -width {top 0.2 bottom 0.2 left 0.2 right 0.2} -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -offset {top 0.78 bottom 0.78 left 0.78 right 0.78} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/11 19:07:29     22s] 
[05/11 19:07:29     22s] Ring generation is complete.
[05/11 19:07:29     22s] vias are now being generated.
[05/11 19:07:29     22s] addRing created 8 wires.
[05/11 19:07:29     22s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/11 19:07:29     22s] +--------+----------------+----------------+
[05/11 19:07:29     22s] |  Layer |     Created    |     Deleted    |
[05/11 19:07:29     22s] +--------+----------------+----------------+
[05/11 19:07:29     22s] |   M1   |        4       |       NA       |
[05/11 19:07:29     22s] |   V1   |        8       |        0       |
[05/11 19:07:29     22s] |   M2   |        4       |       NA       |
[05/11 19:07:29     22s] +--------+----------------+----------------+
[05/11 19:08:43     25s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/11 19:08:43     25s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/11 19:08:43     25s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[05/11 19:08:52     25s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[05/11 19:08:52     25s] <CMD> setEndCapMode -reset
[05/11 19:08:52     25s] <CMD> setEndCapMode -boundary_tap false
[05/11 19:08:52     25s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[05/11 19:08:52     25s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/11 19:08:52     25s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/11 19:08:52     25s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/11 19:08:52     25s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/11 19:08:52     25s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/11 19:08:52     25s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/11 19:08:52     25s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {} -maxAllowedDelay 1
[05/11 19:08:52     25s] **WARN: (IMPOPT-6036):	-useCells list is empty.
[05/11 19:08:52     25s] <CMD> setPlaceMode -reset
[05/11 19:08:52     25s] <CMD> setPlaceMode -congEffort medium -timingDriven 0 -modulePlan 0 -clkGateAware 0 -powerDriven 0 -ignoreScan 0 -reorderScan 0 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[05/11 19:08:52     25s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/11 19:08:55     25s] <CMD> setPlaceMode -fp false
[05/11 19:08:55     25s] <CMD> placeDesign
[05/11 19:08:56     25s] *** Starting placeDesign default flow ***
[05/11 19:08:56     25s] Deleted 0 physical inst  (cell - / prefix -).
[05/11 19:08:56     25s] Extracting standard cell pins and blockage ...... 
[05/11 19:08:56     25s] Pin and blockage extraction finished
[05/11 19:08:56     25s] Extracting macro/IO cell pins and blockage ...... 
[05/11 19:08:56     25s] Pin and blockage extraction finished
[05/11 19:08:56     25s] *** Starting "NanoPlace(TM) placement v#1 (mem=851.6M)" ...
[05/11 19:08:56     25s] No user setting net weight.
[05/11 19:08:56     25s] Options: pinGuide congEffort=medium gpeffort=medium 
[05/11 19:08:56     25s] #std cell=641 (0 fixed + 641 movable) #block=0 (0 floating + 0 preplaced)
[05/11 19:08:56     25s] #ioInst=0 #net=653 #term=1815 #term/net=2.78, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=24
[05/11 19:08:56     25s] stdCell: 641 single + 0 double + 0 multi
[05/11 19:08:56     25s] Total standard cell length = 1.5306 (mm), area = 0.0092 (mm^2)
[05/11 19:08:56     25s] Core basic site is CoreSite
[05/11 19:08:56     25s] Estimated cell power/ground rail width = 0.373 um
[05/11 19:08:56     25s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/11 19:08:56     25s] Apply auto density screen in pre-place stage.
[05/11 19:08:56     25s] Auto density screen increases utilization from 0.675 to 0.679
[05/11 19:08:56     25s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 852.6M
[05/11 19:08:56     25s] Average module density = 0.679.
[05/11 19:08:56     25s] Density for the design = 0.679.
[05/11 19:08:56     25s]        = stdcell_area 5887 sites (9153 um^2) / alloc_area 8667 sites (13475 um^2).
[05/11 19:08:56     25s] Pin Density = 0.2081.
[05/11 19:08:56     25s]             = total # of pins 1815 / total area 8722.
[05/11 19:08:56     25s] Initial padding increases density from 0.679 to 0.679 for top
[05/11 19:08:56     25s] *Internal placement parameters: 0.050 | 8 | 0x000055
[05/11 19:08:56     25s] [adp] 0:1:0:1
[05/11 19:08:56     25s] Iteration  1: Total net bbox = 2.477e+03 (2.48e+03 0.00e+00)
[05/11 19:08:56     25s]               Est.  stn bbox = 2.939e+03 (2.94e+03 0.00e+00)
[05/11 19:08:56     25s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 852.6M
[05/11 19:08:56     25s] Iteration  2: Total net bbox = 4.319e+03 (2.48e+03 1.84e+03)
[05/11 19:08:56     25s]               Est.  stn bbox = 5.335e+03 (2.94e+03 2.40e+03)
[05/11 19:08:56     25s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 852.6M
[05/11 19:08:56     25s] Iteration  3: Total net bbox = 5.497e+03 (3.66e+03 1.84e+03)
[05/11 19:08:56     25s]               Est.  stn bbox = 6.760e+03 (4.36e+03 2.40e+03)
[05/11 19:08:56     25s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 852.6M
[05/11 19:08:56     25s] Iteration  4: Total net bbox = 7.747e+03 (3.19e+03 4.55e+03)
[05/11 19:08:56     25s]               Est.  stn bbox = 9.316e+03 (3.86e+03 5.45e+03)
[05/11 19:08:56     25s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 852.6M
[05/11 19:08:56     25s] Iteration  5: Total net bbox = 9.052e+03 (4.84e+03 4.21e+03)
[05/11 19:08:56     25s]               Est.  stn bbox = 1.078e+04 (5.68e+03 5.10e+03)
[05/11 19:08:56     25s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 852.6M
[05/11 19:08:56     26s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[05/11 19:08:56     26s] enableMT= 3
[05/11 19:08:56     26s] useHNameCompare= 3 (lazy mode)
[05/11 19:08:56     26s] doMTMainInit= 1
[05/11 19:08:56     26s] doMTFlushLazyWireDelete= 1
[05/11 19:08:56     26s] useFastLRoute= 0
[05/11 19:08:56     26s] useFastCRoute= 1
[05/11 19:08:56     26s] doMTNetInitAdjWires= 1
[05/11 19:08:56     26s] wireMPoolNoThreadCheck= 1
[05/11 19:08:56     26s] allMPoolNoThreadCheck= 1
[05/11 19:08:56     26s] doNotUseMPoolInCRoute= 1
[05/11 19:08:56     26s] doMTSprFixZeroViaCodes= 1
[05/11 19:08:56     26s] doMTDtrRoute1CleanupA= 1
[05/11 19:08:56     26s] doMTDtrRoute1CleanupB= 1
[05/11 19:08:56     26s] doMTWireLenCalc= 0
[05/11 19:08:56     26s] doSkipQALenRecalc= 1
[05/11 19:08:56     26s] doMTMainCleanup= 1
[05/11 19:08:56     26s] doMTMoveCellTermsToMSLayer= 1
[05/11 19:08:56     26s] doMTConvertWiresToNewViaCode= 1
[05/11 19:08:56     26s] doMTRemoveAntenna= 1
[05/11 19:08:56     26s] doMTCheckConnectivity= 1
[05/11 19:08:56     26s] enableRuntimeLog= 0
[05/11 19:08:56     26s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[05/11 19:08:56     26s] Iteration  6: Total net bbox = 1.069e+04 (4.67e+03 6.02e+03)
[05/11 19:08:56     26s]               Est.  stn bbox = 1.246e+04 (5.51e+03 6.96e+03)
[05/11 19:08:56     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 856.6M
[05/11 19:08:56     26s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[05/11 19:08:56     26s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[05/11 19:08:56     26s] Iteration  7: Total net bbox = 1.159e+04 (5.65e+03 5.94e+03)
[05/11 19:08:56     26s]               Est.  stn bbox = 1.340e+04 (6.53e+03 6.88e+03)
[05/11 19:08:56     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 856.6M
[05/11 19:08:56     26s] Iteration  8: Total net bbox = 1.238e+04 (5.66e+03 6.72e+03)
[05/11 19:08:56     26s]               Est.  stn bbox = 1.424e+04 (6.55e+03 7.69e+03)
[05/11 19:08:56     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 856.6M
[05/11 19:08:56     26s] Iteration  9: Total net bbox = 1.284e+04 (6.09e+03 6.75e+03)
[05/11 19:08:56     26s]               Est.  stn bbox = 1.471e+04 (6.99e+03 7.72e+03)
[05/11 19:08:56     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 856.6M
[05/11 19:08:56     26s] *** cost = 1.284e+04 (6.09e+03 6.75e+03) (cpu for global=0:00:00.1) real=0:00:00.0***
[05/11 19:08:56     26s] #spOpts: mergeVia=F 
[05/11 19:08:56     26s] Core basic site is CoreSite
[05/11 19:08:56     26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/11 19:08:56     26s] *** Starting refinePlace (0:00:26.0 mem=856.6M) ***
[05/11 19:08:56     26s] Total net bbox length = 1.290e+04 (6.156e+03 6.744e+03) (ext = 2.925e+02)
[05/11 19:08:56     26s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/11 19:08:56     26s] Starting refinePlace ...
[05/11 19:08:56     26s] default core: bins with density >  0.75 =    0 % ( 0 / 6 )
[05/11 19:08:56     26s] Density distribution unevenness ratio = 0.355%
[05/11 19:08:56     26s]   Spread Effort: high, standalone mode, useDDP on.
[05/11 19:08:56     26s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=856.6MB) @(0:00:26.1 - 0:00:26.1).
[05/11 19:08:56     26s] Move report: preRPlace moves 610 insts, mean move: 1.54 um, max move: 7.54 um
[05/11 19:08:56     26s] 	Max move on inst (UART_RX_Inst/r_Clock_Count_reg[14]): (20.02, 148.72) --> (12.48, 148.72)
[05/11 19:08:56     26s] 	Length: 32 sites, height: 1 rows, site name: CoreSite, cell type: DFF
[05/11 19:08:56     26s] wireLenOptFixPriorityInst 0 inst fixed
[05/11 19:08:56     26s] Placement tweakage begins.
[05/11 19:08:56     26s] wire length = 1.640e+04
[05/11 19:08:56     26s] wire length = 1.452e+04
[05/11 19:08:56     26s] Placement tweakage ends.
[05/11 19:08:56     26s] Move report: tweak moves 475 insts, mean move: 5.57 um, max move: 74.62 um
[05/11 19:08:56     26s] 	Max move on inst (UART_RX_Inst/U161): (155.48, 136.76) --> (80.86, 136.76)
[05/11 19:08:56     26s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/11 19:08:56     26s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=856.6MB) @(0:00:26.1 - 0:00:26.1).
[05/11 19:08:56     26s] Move report: Detail placement moves 617 insts, mean move: 4.21 um, max move: 70.72 um
[05/11 19:08:56     26s] 	Max move on inst (UART_RX_Inst/U161): (151.58, 136.76) --> (80.86, 136.76)
[05/11 19:08:56     26s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 856.6MB
[05/11 19:08:56     26s] Statistics of distance of Instance movement in refine placement:
[05/11 19:08:56     26s]   maximum (X+Y) =        70.72 um
[05/11 19:08:56     26s]   inst (UART_RX_Inst/U161) with max move: (151.58, 136.76) -> (80.86, 136.76)
[05/11 19:08:56     26s]   mean    (X+Y) =         4.21 um
[05/11 19:08:56     26s] Total instances flipped for WireLenOpt: 22
[05/11 19:08:56     26s] Total instances flipped, including legalization: 12
[05/11 19:08:56     26s] Summary Report:
[05/11 19:08:56     26s] Instances move: 617 (out of 641 movable)
[05/11 19:08:56     26s] Instances flipped: 12
[05/11 19:08:56     26s] Mean displacement: 4.21 um
[05/11 19:08:56     26s] Max displacement: 70.72 um (Instance: UART_RX_Inst/U161) (151.58, 136.76) -> (80.86, 136.76)
[05/11 19:08:56     26s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: NAND2
[05/11 19:08:56     26s] Total instances moved : 617
[05/11 19:08:56     26s] Total net bbox length = 1.230e+04 (5.818e+03 6.482e+03) (ext = 3.229e+02)
[05/11 19:08:56     26s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 856.6MB
[05/11 19:08:56     26s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=856.6MB) @(0:00:26.0 - 0:00:26.1).
[05/11 19:08:56     26s] *** Finished refinePlace (0:00:26.1 mem=856.6M) ***
[05/11 19:08:56     26s] *** End of Placement (cpu=0:00:00.2, real=0:00:00.0, mem=856.6M) ***
[05/11 19:08:56     26s] #spOpts: mergeVia=F 
[05/11 19:08:56     26s] Core basic site is CoreSite
[05/11 19:08:56     26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/11 19:08:56     26s] default core: bins with density >  0.75 =    0 % ( 0 / 6 )
[05/11 19:08:56     26s] Density distribution unevenness ratio = 1.162%
[05/11 19:08:56     26s] Starting IO pin assignment...
[05/11 19:08:56     26s] The design is not routed. Using flight-line based method for pin assignment.
[05/11 19:08:56     26s] Completed IO pin assignment.
[05/11 19:08:56     26s] *** Finishing placeDesign default flow ***
[05/11 19:08:56     26s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 866.7M **
[05/11 19:08:56     26s] *** Message Summary: 0 warning(s), 0 error(s)
[05/11 19:08:56     26s] 
[05/11 19:08:59     26s] <CMD> pan -0.793 9.254
[05/11 19:09:35     27s] <CMD> getFillerMode -quiet
[05/11 19:09:39     28s] <CMD> addFiller -cell FILLER -prefix FILLER
[05/11 19:09:39     28s] Core basic site is CoreSite
[05/11 19:09:39     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/11 19:09:39     28s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/11 19:09:39     28s] *INFO: Adding fillers to top-module.
[05/11 19:09:39     28s] *INFO:   Added 2835 filler insts (cell FILLER / prefix FILLER).
[05/11 19:09:39     28s] *INFO: Total 2835 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[05/11 19:09:39     28s] For 2835 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[05/11 19:09:47     28s] <CMD> getCTSMode -engine -quiet
[05/11 19:09:49     28s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/11 19:09:55     28s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[05/11 19:09:55     28s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[05/11 19:09:55     28s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/11 19:09:55     28s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[05/11 19:09:55     28s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/11 19:09:55     28s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/11 19:09:55     28s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/11 19:09:55     28s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/11 19:09:55     28s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/11 19:09:55     28s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[05/11 19:09:55     28s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[05/11 19:09:55     28s] Running Native NanoRoute ...
[05/11 19:09:55     28s] <CMD> routeDesign -globalDetail
[05/11 19:09:55     28s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 767.09 (MB), peak = 767.09 (MB)
[05/11 19:09:55     28s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/11 19:09:55     28s] #**INFO: setDesignMode -flowEffort standard
[05/11 19:09:55     28s] #**INFO: mulit-cut via swapping is disabled by user.
[05/11 19:09:55     28s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/11 19:09:55     28s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[05/11 19:09:55     28s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[05/11 19:09:55     28s] Core basic site is CoreSite
[05/11 19:09:55     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/11 19:09:55     28s] Initialize ViaPillar Halo for 3476 instances.
[05/11 19:09:55     28s] Begin checking placement ... (start mem=867.7M, init mem=867.7M)
[05/11 19:09:55     28s] *info: Placed = 3476          
[05/11 19:09:55     28s] *info: Unplaced = 0           
[05/11 19:09:55     28s] Placement Density:100.00%(13561/13561)
[05/11 19:09:55     28s] Placement Density (including fixed std cells):100.00%(13561/13561)
[05/11 19:09:55     28s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=867.7M)
[05/11 19:09:55     28s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[05/11 19:09:55     28s] #**INFO: honoring user setting for routeWithSiDriven set to false
[05/11 19:09:55     28s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/11 19:09:55     28s] 
[05/11 19:09:55     28s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/11 19:09:55     28s] *** Changed status on (0) nets in Clock.
[05/11 19:09:55     28s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=867.7M) ***
[05/11 19:09:55     28s] 
[05/11 19:09:55     28s] globalDetailRoute
[05/11 19:09:55     28s] 
[05/11 19:09:55     28s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[05/11 19:09:55     28s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/11 19:09:55     28s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/11 19:09:55     28s] #setNanoRouteMode -routeWithSiDriven false
[05/11 19:09:55     28s] #setNanoRouteMode -routeWithTimingDriven false
[05/11 19:09:55     28s] #Start globalDetailRoute on Sun May 11 19:09:55 2025
[05/11 19:09:55     28s] #
[05/11 19:09:55     28s] ### Net info: total nets: 683
[05/11 19:09:55     28s] ### Net info: dirty nets: 0
[05/11 19:09:55     28s] ### Net info: marked as disconnected nets: 0
[05/11 19:09:55     28s] ### Net info: fully routed nets: 0
[05/11 19:09:55     28s] ### Net info: trivial (single pin) nets: 0
[05/11 19:09:55     28s] ### Net info: unrouted nets: 683
[05/11 19:09:55     28s] ### Net info: re-extraction nets: 0
[05/11 19:09:55     28s] ### Net info: ignored nets: 0
[05/11 19:09:55     28s] ### Net info: skip routing nets: 0
[05/11 19:09:55     28s] ### import route signature (0) = 1700433730
[05/11 19:09:55     28s] #WARNING (NRDB-2005) SPECIAL_NET VDD! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[05/11 19:09:55     28s] #WARNING (NRDB-2005) SPECIAL_NET GND! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[05/11 19:09:55     28s] #NanoRoute Version 17.10-p006_1 NR170516-1601/17_10-UB
[05/11 19:09:55     28s] #RTESIG:78da8dce310bc230100560677fc59176a860f58ea449ba0aae2a455d8b426c03a59524fd
[05/11 19:09:55     28s] #       ff065c6beb7aefe3bd4bd2fbb102466a4798bf11654d70aa486141322789b42755c7e876
[05/11 19:09:55     28s] #       60eb243d5fae1c4b40c86c1f4c63dc16466f1c781382ed9bcd9708a1632383cc0717af93
[05/11 19:09:55     28s] #       464a84d7a3f306b2e73074938610f53222e4c05adbb4f383c47509c18db35d42f3e541a1
[05/11 19:09:55     28s] #       8b7f905c460595c07ebebdfa004e577a4c
[05/11 19:09:55     28s] #
[05/11 19:09:55     28s] #RTESIG:78da8dce310bc230100560677fc59176a860f58ea449ba0aae2a455d8b426c03a59524fd
[05/11 19:09:55     28s] #       ff065c6beb7aefe3bd4bd2fbb102466a4798bf11654d70aa486141322789b42755c7e876
[05/11 19:09:55     28s] #       60eb243d5fae1c4b40c86c1f4c63dc16466f1c781382ed9bcd9708a1632383cc0717af93
[05/11 19:09:55     28s] #       464a84d7a3f306b2e73074938610f53222e4c05adbb4f383c47509c18db35d42f3e541a1
[05/11 19:09:55     28s] #       8b7f905c460595c07ebebdfa004e577a4c
[05/11 19:09:55     28s] #
[05/11 19:09:55     28s] #Start routing data preparation on Sun May 11 19:09:55 2025
[05/11 19:09:55     28s] #
[05/11 19:09:55     28s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.1400.
[05/11 19:09:55     28s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 
[05/11 19:09:55     29s] # M1           H   Track-Pitch = 0.2600    Line-2-Via Pitch = 0.2300
[05/11 19:09:55     29s] # M2           V   Track-Pitch = 0.2600    Line-2-Via Pitch = 0.2400
[05/11 19:09:55     29s] # M3           H   Track-Pitch = 0.2600    Line-2-Via Pitch = 0.2400
[05/11 19:09:55     29s] # M4           V   Track-Pitch = 0.2600    Line-2-Via Pitch = 0.2400
[05/11 19:09:55     29s] # M5           H   Track-Pitch = 0.2600    Line-2-Via Pitch = 0.2400
[05/11 19:09:55     29s] # M6           V   Track-Pitch = 0.2600    Line-2-Via Pitch = 0.2400
[05/11 19:09:55     29s] #Regenerating Ggrids automatically.
[05/11 19:09:55     29s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.2600.
[05/11 19:09:55     29s] #Using automatically generated G-grids.
[05/11 19:09:55     29s] #Done routing data preparation.
[05/11 19:09:55     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 773.43 (MB), peak = 806.58 (MB)
[05/11 19:09:55     29s] #Merging special wires...
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Connectivity extraction summary:
[05/11 19:09:55     29s] #654 (95.75%) nets are without wires.
[05/11 19:09:55     29s] #29 nets are fixed|skipped|trivial (not extracted).
[05/11 19:09:55     29s] #Total number of nets = 683.
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Finished routing data preparation on Sun May 11 19:09:55 2025
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Cpu time = 00:00:00
[05/11 19:09:55     29s] #Elapsed time = 00:00:00
[05/11 19:09:55     29s] #Increased memory = 3.25 (MB)
[05/11 19:09:55     29s] #Total memory = 773.89 (MB)
[05/11 19:09:55     29s] #Peak memory = 806.58 (MB)
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Start global routing on Sun May 11 19:09:55 2025
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Number of eco nets is 0
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Start global routing data preparation on Sun May 11 19:09:55 2025
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Start routing resource analysis on Sun May 11 19:09:55 2025
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Routing resource analysis is done on Sun May 11 19:09:55 2025
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #  Resource Analysis:
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/11 19:09:55     29s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/11 19:09:55     29s] #  --------------------------------------------------------------
[05/11 19:09:55     29s] #  M1             H         661           0        1936    17.87%
[05/11 19:09:55     29s] #  M2             V         663           0        1936     0.00%
[05/11 19:09:55     29s] #  M3             H         661           0        1936     0.00%
[05/11 19:09:55     29s] #  M4             V         663           0        1936     0.00%
[05/11 19:09:55     29s] #  M5             H         661           0        1936     0.00%
[05/11 19:09:55     29s] #  M6             V         663           0        1936     0.00%
[05/11 19:09:55     29s] #  --------------------------------------------------------------
[05/11 19:09:55     29s] #  Total                   3972       0.00%       11616     2.98%
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Global routing data preparation is done on Sun May 11 19:09:55 2025
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 774.55 (MB), peak = 806.58 (MB)
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 774.55 (MB), peak = 806.58 (MB)
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #start global routing iteration 1...
[05/11 19:09:55     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 778.74 (MB), peak = 806.58 (MB)
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #start global routing iteration 2...
[05/11 19:09:55     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 779.77 (MB), peak = 806.58 (MB)
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Total number of trivial nets (e.g. < 2 pins) = 29 (skipped).
[05/11 19:09:55     29s] #Total number of routable nets = 654.
[05/11 19:09:55     29s] #Total number of nets in the design = 683.
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #654 routable nets have only global wires.
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Routed nets constraints summary:
[05/11 19:09:55     29s] #-----------------------------
[05/11 19:09:55     29s] #        Rules   Unconstrained  
[05/11 19:09:55     29s] #-----------------------------
[05/11 19:09:55     29s] #      Default             654  
[05/11 19:09:55     29s] #-----------------------------
[05/11 19:09:55     29s] #        Total             654  
[05/11 19:09:55     29s] #-----------------------------
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Routing constraints summary of the whole design:
[05/11 19:09:55     29s] #-----------------------------
[05/11 19:09:55     29s] #        Rules   Unconstrained  
[05/11 19:09:55     29s] #-----------------------------
[05/11 19:09:55     29s] #      Default             654  
[05/11 19:09:55     29s] #-----------------------------
[05/11 19:09:55     29s] #        Total             654  
[05/11 19:09:55     29s] #-----------------------------
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #                 OverCon          
[05/11 19:09:55     29s] #                  #Gcell    %Gcell
[05/11 19:09:55     29s] #     Layer           (1)   OverCon
[05/11 19:09:55     29s] #  --------------------------------
[05/11 19:09:55     29s] #  M1            0(0.00%)   (0.00%)
[05/11 19:09:55     29s] #  M2            0(0.00%)   (0.00%)
[05/11 19:09:55     29s] #  M3            0(0.00%)   (0.00%)
[05/11 19:09:55     29s] #  M4            0(0.00%)   (0.00%)
[05/11 19:09:55     29s] #  M5            0(0.00%)   (0.00%)
[05/11 19:09:55     29s] #  M6            0(0.00%)   (0.00%)
[05/11 19:09:55     29s] #  --------------------------------
[05/11 19:09:55     29s] #     Total      0(0.00%)   (0.00%)
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/11 19:09:55     29s] #  Overflow after GR: 0.00% H + 0.00% V
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] Global router needs be called before using this command...
[05/11 19:09:55     29s] #Complete Global Routing.
[05/11 19:09:55     29s] #Total wire length = 13883 um.
[05/11 19:09:55     29s] #Total half perimeter of net bounding box = 14512 um.
[05/11 19:09:55     29s] #Total wire length on LAYER M1 = 1026 um.
[05/11 19:09:55     29s] #Total wire length on LAYER M2 = 7181 um.
[05/11 19:09:55     29s] #Total wire length on LAYER M3 = 5644 um.
[05/11 19:09:55     29s] #Total wire length on LAYER M4 = 0 um.
[05/11 19:09:55     29s] #Total wire length on LAYER M5 = 32 um.
[05/11 19:09:55     29s] #Total wire length on LAYER M6 = 0 um.
[05/11 19:09:55     29s] #Total number of vias = 1493
[05/11 19:09:55     29s] #Up-Via Summary (total 1493):
[05/11 19:09:55     29s] #           
[05/11 19:09:55     29s] #-----------------------
[05/11 19:09:55     29s] # M1                222
[05/11 19:09:55     29s] # M2               1263
[05/11 19:09:55     29s] # M3                  4
[05/11 19:09:55     29s] # M4                  4
[05/11 19:09:55     29s] #-----------------------
[05/11 19:09:55     29s] #                  1493 
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Max overcon = 0 track.
[05/11 19:09:55     29s] #Total overcon = 0.00%.
[05/11 19:09:55     29s] #Worst layer Gcell overcon rate = 0.00%.
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Global routing statistics:
[05/11 19:09:55     29s] #Cpu time = 00:00:00
[05/11 19:09:55     29s] #Elapsed time = 00:00:00
[05/11 19:09:55     29s] #Increased memory = 5.88 (MB)
[05/11 19:09:55     29s] #Total memory = 779.77 (MB)
[05/11 19:09:55     29s] #Peak memory = 806.58 (MB)
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Finished global routing on Sun May 11 19:09:55 2025
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] ### route signature (4) = 1362364163
[05/11 19:09:55     29s] ### violation signature (2) = 1905142130
[05/11 19:09:55     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 777.04 (MB), peak = 806.58 (MB)
[05/11 19:09:55     29s] #Start Track Assignment.
[05/11 19:09:55     29s] #Done with 797 horizontal wires in 1 hboxes and 599 vertical wires in 1 hboxes.
[05/11 19:09:55     29s] #Done with 193 horizontal wires in 1 hboxes and 69 vertical wires in 1 hboxes.
[05/11 19:09:55     29s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Track assignment summary:
[05/11 19:09:55     29s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/11 19:09:55     29s] #------------------------------------------------------------------------
[05/11 19:09:55     29s] # M1          1030.12 	  0.00%  	  0.00% 	  0.00%
[05/11 19:09:55     29s] # M2          7147.63 	  0.01%  	  0.00% 	  0.00%
[05/11 19:09:55     29s] # M3          5565.13 	  0.22%  	  0.00% 	  0.00%
[05/11 19:09:55     29s] # M4             0.00 	  0.00%  	  0.00% 	  0.00%
[05/11 19:09:55     29s] # M5            31.73 	  0.00%  	  0.00% 	  0.00%
[05/11 19:09:55     29s] # M6             0.00 	  0.00%  	  0.00% 	  0.00%
[05/11 19:09:55     29s] #------------------------------------------------------------------------
[05/11 19:09:55     29s] # All       13774.61  	  0.10% 	  0.00% 	  0.00%
[05/11 19:09:55     29s] #Complete Track Assignment.
[05/11 19:09:55     29s] #Total wire length = 14455 um.
[05/11 19:09:55     29s] #Total half perimeter of net bounding box = 14512 um.
[05/11 19:09:55     29s] #Total wire length on LAYER M1 = 1019 um.
[05/11 19:09:55     29s] #Total wire length on LAYER M2 = 7554 um.
[05/11 19:09:55     29s] #Total wire length on LAYER M3 = 5849 um.
[05/11 19:09:55     29s] #Total wire length on LAYER M4 = 0 um.
[05/11 19:09:55     29s] #Total wire length on LAYER M5 = 33 um.
[05/11 19:09:55     29s] #Total wire length on LAYER M6 = 0 um.
[05/11 19:09:55     29s] #Total number of vias = 1493
[05/11 19:09:55     29s] #Up-Via Summary (total 1493):
[05/11 19:09:55     29s] #           
[05/11 19:09:55     29s] #-----------------------
[05/11 19:09:55     29s] # M1                222
[05/11 19:09:55     29s] # M2               1263
[05/11 19:09:55     29s] # M3                  4
[05/11 19:09:55     29s] # M4                  4
[05/11 19:09:55     29s] #-----------------------
[05/11 19:09:55     29s] #                  1493 
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] ### route signature (8) =  819808154
[05/11 19:09:55     29s] ### violation signature (6) = 1905142130
[05/11 19:09:55     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 779.04 (MB), peak = 806.58 (MB)
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/11 19:09:55     29s] #Cpu time = 00:00:00
[05/11 19:09:55     29s] #Elapsed time = 00:00:00
[05/11 19:09:55     29s] #Increased memory = 8.68 (MB)
[05/11 19:09:55     29s] #Total memory = 779.32 (MB)
[05/11 19:09:55     29s] #Peak memory = 806.58 (MB)
[05/11 19:09:55     29s] ### max drc and si pitch = 3980 (  1.9900 um) MT-safe pitch = 1408 (  0.7040 um) patch pitch = 8720 (  4.3600 um)
[05/11 19:09:55     29s] #
[05/11 19:09:55     29s] #Start Detail Routing..
[05/11 19:09:55     29s] #start initial detail routing ...
[05/11 19:09:56     29s] #   number of violations = 0
[05/11 19:09:56     29s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 813.71 (MB), peak = 813.71 (MB)
[05/11 19:09:56     29s] #start 1st optimization iteration ...
[05/11 19:09:56     29s] #   number of violations = 0
[05/11 19:09:56     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 813.71 (MB), peak = 813.71 (MB)
[05/11 19:09:56     29s] #Complete Detail Routing.
[05/11 19:09:56     29s] #Total wire length = 14596 um.
[05/11 19:09:56     29s] #Total half perimeter of net bounding box = 14512 um.
[05/11 19:09:56     29s] #Total wire length on LAYER M1 = 1010 um.
[05/11 19:09:56     29s] #Total wire length on LAYER M2 = 8000 um.
[05/11 19:09:56     29s] #Total wire length on LAYER M3 = 5566 um.
[05/11 19:09:56     29s] #Total wire length on LAYER M4 = 1 um.
[05/11 19:09:56     29s] #Total wire length on LAYER M5 = 19 um.
[05/11 19:09:56     29s] #Total wire length on LAYER M6 = 0 um.
[05/11 19:09:56     29s] #Total number of vias = 1420
[05/11 19:09:56     29s] #Up-Via Summary (total 1420):
[05/11 19:09:56     29s] #           
[05/11 19:09:56     29s] #-----------------------
[05/11 19:09:56     29s] # M1                186
[05/11 19:09:56     29s] # M2               1226
[05/11 19:09:56     29s] # M3                  4
[05/11 19:09:56     29s] # M4                  4
[05/11 19:09:56     29s] #-----------------------
[05/11 19:09:56     29s] #                  1420 
[05/11 19:09:56     29s] #
[05/11 19:09:56     29s] #Total number of DRC violations = 0
[05/11 19:09:56     29s] ### route signature (13) =  855819895
[05/11 19:09:56     29s] ### violation signature (11) = 1905142130
[05/11 19:09:56     29s] #Cpu time = 00:00:01
[05/11 19:09:56     29s] #Elapsed time = 00:00:01
[05/11 19:09:56     29s] #Increased memory = 0.61 (MB)
[05/11 19:09:56     29s] #Total memory = 779.93 (MB)
[05/11 19:09:56     29s] #Peak memory = 813.71 (MB)
[05/11 19:09:56     29s] ### max drc and si pitch = 3980 (  1.9900 um) MT-safe pitch = 1408 (  0.7040 um) patch pitch = 8720 (  4.3600 um)
[05/11 19:09:56     29s] #
[05/11 19:09:56     29s] #Start Post Route wire spreading..
[05/11 19:09:56     29s] ### max drc and si pitch = 3980 (  1.9900 um) MT-safe pitch = 1408 (  0.7040 um) patch pitch = 8720 (  4.3600 um)
[05/11 19:09:56     29s] #
[05/11 19:09:56     29s] #Start DRC checking..
[05/11 19:09:56     29s] #   number of violations = 0
[05/11 19:09:56     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 812.98 (MB), peak = 813.71 (MB)
[05/11 19:09:56     29s] #CELL_VIEW UART,init has no DRC violation.
[05/11 19:09:56     29s] #Total number of DRC violations = 0
[05/11 19:09:56     29s] ### route signature (19) =  796412248
[05/11 19:09:56     29s] ### violation signature (17) = 1905142130
[05/11 19:09:56     29s] #
[05/11 19:09:56     29s] #Start data preparation for wire spreading...
[05/11 19:09:56     29s] #
[05/11 19:09:56     29s] #Data preparation is done on Sun May 11 19:09:56 2025
[05/11 19:09:56     29s] #
[05/11 19:09:56     29s] #
[05/11 19:09:56     29s] #Start Post Route Wire Spread.
[05/11 19:09:56     29s] #Done with 324 horizontal wires in 1 hboxes and 143 vertical wires in 1 hboxes.
[05/11 19:09:56     29s] #Complete Post Route Wire Spread.
[05/11 19:09:56     29s] #
[05/11 19:09:56     29s] #Total wire length = 14871 um.
[05/11 19:09:56     29s] #Total half perimeter of net bounding box = 14512 um.
[05/11 19:09:56     29s] #Total wire length on LAYER M1 = 1018 um.
[05/11 19:09:56     29s] #Total wire length on LAYER M2 = 8080 um.
[05/11 19:09:56     29s] #Total wire length on LAYER M3 = 5753 um.
[05/11 19:09:56     29s] #Total wire length on LAYER M4 = 1 um.
[05/11 19:09:56     29s] #Total wire length on LAYER M5 = 19 um.
[05/11 19:09:56     29s] #Total wire length on LAYER M6 = 0 um.
[05/11 19:09:56     29s] #Total number of vias = 1420
[05/11 19:09:56     29s] #Up-Via Summary (total 1420):
[05/11 19:09:56     29s] #           
[05/11 19:09:56     29s] #-----------------------
[05/11 19:09:56     29s] # M1                186
[05/11 19:09:56     29s] # M2               1226
[05/11 19:09:56     29s] # M3                  4
[05/11 19:09:56     29s] # M4                  4
[05/11 19:09:56     29s] #-----------------------
[05/11 19:09:56     29s] #                  1420 
[05/11 19:09:56     29s] #
[05/11 19:09:56     29s] ### route signature (22) =  568867958
[05/11 19:09:56     29s] ### violation signature (20) = 1905142130
[05/11 19:09:56     29s] ### max drc and si pitch = 3980 (  1.9900 um) MT-safe pitch = 1408 (  0.7040 um) patch pitch = 8720 (  4.3600 um)
[05/11 19:09:56     29s] #
[05/11 19:09:56     29s] #Start DRC checking..
[05/11 19:09:56     30s] #   number of violations = 0
[05/11 19:09:56     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 813.46 (MB), peak = 813.71 (MB)
[05/11 19:09:56     30s] #CELL_VIEW UART,init has no DRC violation.
[05/11 19:09:56     30s] #Total number of DRC violations = 0
[05/11 19:09:56     30s] ### route signature (27) =  246713205
[05/11 19:09:56     30s] ### violation signature (25) = 1905142130
[05/11 19:09:56     30s] #   number of violations = 0
[05/11 19:09:56     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 782.68 (MB), peak = 813.71 (MB)
[05/11 19:09:56     30s] #CELL_VIEW UART,init has no DRC violation.
[05/11 19:09:56     30s] #Total number of DRC violations = 0
[05/11 19:09:56     30s] #Post Route wire spread is done.
[05/11 19:09:56     30s] #Total wire length = 14871 um.
[05/11 19:09:56     30s] #Total half perimeter of net bounding box = 14512 um.
[05/11 19:09:56     30s] #Total wire length on LAYER M1 = 1018 um.
[05/11 19:09:56     30s] #Total wire length on LAYER M2 = 8080 um.
[05/11 19:09:56     30s] #Total wire length on LAYER M3 = 5753 um.
[05/11 19:09:56     30s] #Total wire length on LAYER M4 = 1 um.
[05/11 19:09:56     30s] #Total wire length on LAYER M5 = 19 um.
[05/11 19:09:56     30s] #Total wire length on LAYER M6 = 0 um.
[05/11 19:09:56     30s] #Total number of vias = 1420
[05/11 19:09:56     30s] #Up-Via Summary (total 1420):
[05/11 19:09:56     30s] #           
[05/11 19:09:56     30s] #-----------------------
[05/11 19:09:56     30s] # M1                186
[05/11 19:09:56     30s] # M2               1226
[05/11 19:09:56     30s] # M3                  4
[05/11 19:09:56     30s] # M4                  4
[05/11 19:09:56     30s] #-----------------------
[05/11 19:09:56     30s] #                  1420 
[05/11 19:09:56     30s] #
[05/11 19:09:56     30s] ### route signature (29) =  246713205
[05/11 19:09:56     30s] ### violation signature (27) = 1905142130
[05/11 19:09:56     30s] #detailRoute Statistics:
[05/11 19:09:56     30s] #Cpu time = 00:00:01
[05/11 19:09:56     30s] #Elapsed time = 00:00:01
[05/11 19:09:56     30s] #Increased memory = 2.00 (MB)
[05/11 19:09:56     30s] #Total memory = 781.33 (MB)
[05/11 19:09:56     30s] #Peak memory = 813.71 (MB)
[05/11 19:09:56     30s] ### export route signature (30) =  246713205
[05/11 19:09:56     30s] #
[05/11 19:09:56     30s] #globalDetailRoute statistics:
[05/11 19:09:56     30s] #Cpu time = 00:00:01
[05/11 19:09:56     30s] #Elapsed time = 00:00:01
[05/11 19:09:56     30s] #Increased memory = 22.45 (MB)
[05/11 19:09:56     30s] #Total memory = 790.29 (MB)
[05/11 19:09:56     30s] #Peak memory = 813.71 (MB)
[05/11 19:09:56     30s] #Number of warnings = 23
[05/11 19:09:56     30s] #Total number of warnings = 24
[05/11 19:09:56     30s] #Number of fails = 0
[05/11 19:09:56     30s] #Total number of fails = 0
[05/11 19:09:56     30s] #Complete globalDetailRoute on Sun May 11 19:09:56 2025
[05/11 19:09:56     30s] #
[05/11 19:09:56     30s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 790.29 (MB), peak = 813.71 (MB)
[05/11 19:09:56     30s] 
[05/11 19:09:56     30s] *** Summary of all messages that are not suppressed in this session:
[05/11 19:09:56     30s] Severity  ID               Count  Summary                                  
[05/11 19:09:56     30s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/11 19:09:56     30s] *** Message Summary: 1 warning(s), 0 error(s)
[05/11 19:09:56     30s] 
[05/11 19:09:56     30s] ### 
[05/11 19:09:56     30s] ###   Scalability Statistics
[05/11 19:09:56     30s] ### 
[05/11 19:09:56     30s] ### ------------------------+----------------+----------------+----------------+
[05/11 19:09:56     30s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[05/11 19:09:56     30s] ### ------------------------+----------------+----------------+----------------+
[05/11 19:09:56     30s] ###   Data Preparation      |        00:00:00|        00:00:00|             1.0|
[05/11 19:09:56     30s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[05/11 19:09:56     30s] ###   Track Assignment      |        00:00:00|        00:00:00|             1.0|
[05/11 19:09:56     30s] ###   Detail Routing        |        00:00:01|        00:00:01|             1.0|
[05/11 19:09:56     30s] ###   Total                 |        00:00:01|        00:00:01|             1.0|
[05/11 19:09:56     30s] ### ------------------------+----------------+----------------+----------------+
[05/11 19:09:56     30s] ### 
[05/11 19:10:08     30s] <CMD> saveNetlist UART.v
[05/11 19:10:08     30s] Writing Netlist "UART.v" ...
[05/11 19:10:26     31s] <CMD> set dbgLefDefOutVersion 5.6
[05/11 19:10:26     31s] <CMD> global dbgLefDefOutVersion
[05/11 19:10:26     31s] <CMD> set dbgLefDefOutVersion 5.6
[05/11 19:10:26     31s] <CMD> defOut -floorplan -netlist -routing UART.def
[05/11 19:10:26     31s] Writing DEF file 'UART.def', current time is Sun May 11 19:10:26 2025 ...
[05/11 19:10:26     31s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[05/11 19:10:26     31s] **WARN: (IMPDF-1008):	The routing has wire-patches (that requires DEF 5.8 NETS RECT statements) in the signal routing that cannot be represented correctly in DEF 5.6 or 5.7. They will be converted to SPECIALNETS routing RECT shapes instead. This output is suitable for RC extraction tools, but this DEF should not be read back into Innovus as the routing data will not be correct. You should use DEF 5.8 to represent this routing data correctly by using "set dbgLefDefOutVersion 5.8".
[05/11 19:10:26     31s] Type 'man IMPDF-1008' for more detail.
[05/11 19:10:26     31s] DEF file 'UART.def' is written, current time is Sun May 11 19:10:26 2025 ...
[05/11 19:10:26     31s] <CMD> set dbgLefDefOutVersion 5.8
[05/11 19:10:26     31s] <CMD> set dbgLefDefOutVersion 5.8
[05/11 19:38:26     85s] <CMD> getMultiCpuUsage -localCpu
[05/11 19:38:26     85s] <CMD> get_verify_drc_mode -disable_rules -quiet
[05/11 19:38:26     85s] <CMD> get_verify_drc_mode -quiet -area
[05/11 19:38:26     85s] <CMD> get_verify_drc_mode -quiet -layer_range
[05/11 19:38:26     85s] <CMD> get_verify_drc_mode -check_implant -quiet
[05/11 19:38:26     85s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[05/11 19:38:26     85s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[05/11 19:38:26     85s] <CMD> get_verify_drc_mode -check_only -quiet
[05/11 19:38:26     85s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[05/11 19:38:26     85s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[05/11 19:38:26     85s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[05/11 19:38:26     85s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[05/11 19:38:26     85s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[05/11 19:38:26     85s] <CMD> get_verify_drc_mode -limit -quiet
[05/11 19:38:30     85s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report UART.drc.rpt -limit 1000
[05/11 19:38:30     85s] <CMD> verify_drc
[05/11 19:38:30     85s] #-report UART.drc.rpt                    # string, default="", user setting
[05/11 19:38:30     85s]  *** Starting Verify DRC (MEM: 899.0) ***
[05/11 19:38:30     85s] 
[05/11 19:38:30     85s]   VERIFY DRC ...... Starting Verification
[05/11 19:38:30     85s]   VERIFY DRC ...... Initializing
[05/11 19:38:30     85s]   VERIFY DRC ...... Deleting Existing Violations
[05/11 19:38:30     85s]   VERIFY DRC ...... Creating Sub-Areas
[05/11 19:38:30     85s]   VERIFY DRC ...... Using new threading
[05/11 19:38:30     85s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 86.480 86.480} 1 of 4
[05/11 19:38:30     85s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/11 19:38:30     85s]   VERIFY DRC ...... Sub-Area: {86.480 0.000 172.380 86.480} 2 of 4
[05/11 19:38:30     85s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/11 19:38:30     85s]   VERIFY DRC ...... Sub-Area: {0.000 86.480 86.480 171.860} 3 of 4
[05/11 19:38:30     85s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/11 19:38:30     85s]   VERIFY DRC ...... Sub-Area: {86.480 86.480 172.380 171.860} 4 of 4
[05/11 19:38:30     85s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/11 19:38:30     85s] 
[05/11 19:38:30     85s]   Verification Complete : 0 Viols.
[05/11 19:38:30     85s] 
[05/11 19:38:30     85s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 61.6M) ***
[05/11 19:38:30     85s] 
[05/11 19:38:30     85s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[05/11 19:38:31     86s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report UART.drc.rpt -limit 1000
[05/11 19:38:31     86s] <CMD> verify_drc
[05/11 19:38:31     86s] #-report UART.drc.rpt                    # string, default="", user setting
[05/11 19:38:31     86s]  *** Starting Verify DRC (MEM: 960.5) ***
[05/11 19:38:31     86s] 
[05/11 19:38:31     86s]   VERIFY DRC ...... Starting Verification
[05/11 19:38:31     86s]   VERIFY DRC ...... Initializing
[05/11 19:38:31     86s]   VERIFY DRC ...... Deleting Existing Violations
[05/11 19:38:31     86s]   VERIFY DRC ...... Creating Sub-Areas
[05/11 19:38:31     86s]   VERIFY DRC ...... Using new threading
[05/11 19:38:31     86s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 86.480 86.480} 1 of 4
[05/11 19:38:31     86s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/11 19:38:31     86s]   VERIFY DRC ...... Sub-Area: {86.480 0.000 172.380 86.480} 2 of 4
[05/11 19:38:31     86s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/11 19:38:31     86s]   VERIFY DRC ...... Sub-Area: {0.000 86.480 86.480 171.860} 3 of 4
[05/11 19:38:31     86s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/11 19:38:31     86s]   VERIFY DRC ...... Sub-Area: {86.480 86.480 172.380 171.860} 4 of 4
[05/11 19:38:31     86s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/11 19:38:31     86s] 
[05/11 19:38:31     86s]   Verification Complete : 0 Viols.
[05/11 19:38:31     86s] 
[05/11 19:38:31     86s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[05/11 19:38:31     86s] 
[05/11 19:38:31     86s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[05/11 19:38:32     86s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report UART.drc.rpt -limit 1000
[05/11 19:38:32     86s] <CMD> verify_drc
[05/11 19:38:32     86s] #-report UART.drc.rpt                    # string, default="", user setting
[05/11 19:38:32     86s]  *** Starting Verify DRC (MEM: 960.5) ***
[05/11 19:38:32     86s] 
[05/11 19:38:32     86s]   VERIFY DRC ...... Starting Verification
[05/11 19:38:32     86s]   VERIFY DRC ...... Initializing
[05/11 19:38:32     86s]   VERIFY DRC ...... Deleting Existing Violations
[05/11 19:38:32     86s]   VERIFY DRC ...... Creating Sub-Areas
[05/11 19:38:32     86s]   VERIFY DRC ...... Using new threading
[05/11 19:38:32     86s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 86.480 86.480} 1 of 4
[05/11 19:38:32     86s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/11 19:38:32     86s]   VERIFY DRC ...... Sub-Area: {86.480 0.000 172.380 86.480} 2 of 4
[05/11 19:38:32     86s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/11 19:38:32     86s]   VERIFY DRC ...... Sub-Area: {0.000 86.480 86.480 171.860} 3 of 4
[05/11 19:38:32     86s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/11 19:38:32     86s]   VERIFY DRC ...... Sub-Area: {86.480 86.480 172.380 171.860} 4 of 4
[05/11 19:38:32     86s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/11 19:38:32     86s] 
[05/11 19:38:32     86s]   Verification Complete : 0 Viols.
[05/11 19:38:32     86s] 
[05/11 19:38:32     86s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[05/11 19:38:32     86s] 
[05/11 19:38:32     86s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[05/11 19:38:37     86s] <CMD> get_verify_drc_mode -disable_rules -quiet
[05/11 19:38:37     86s] <CMD> get_verify_drc_mode -quiet -area
[05/11 19:38:37     86s] <CMD> get_verify_drc_mode -quiet -layer_range
[05/11 19:38:37     86s] <CMD> get_verify_drc_mode -check_implant -quiet
[05/11 19:38:37     86s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[05/11 19:38:37     86s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[05/11 19:38:37     86s] <CMD> get_verify_drc_mode -check_only -quiet
[05/11 19:38:37     86s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[05/11 19:38:37     86s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[05/11 19:38:37     86s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[05/11 19:38:37     86s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[05/11 19:38:37     86s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[05/11 19:38:37     86s] <CMD> get_verify_drc_mode -limit -quiet
[05/11 19:38:41     86s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report UART.drc.rpt -limit 1000
[05/11 19:38:41     86s] <CMD> verify_drc
[05/11 19:38:41     86s] #-report UART.drc.rpt                    # string, default="", user setting
[05/11 19:38:41     86s]  *** Starting Verify DRC (MEM: 1053.7) ***
[05/11 19:38:41     86s] 
[05/11 19:38:41     86s]   VERIFY DRC ...... Starting Verification
[05/11 19:38:41     86s]   VERIFY DRC ...... Initializing
[05/11 19:38:41     86s]   VERIFY DRC ...... Deleting Existing Violations
[05/11 19:38:41     86s]   VERIFY DRC ...... Creating Sub-Areas
[05/11 19:38:41     86s]   VERIFY DRC ...... Using new threading
[05/11 19:38:41     86s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 86.480 86.480} 1 of 4
[05/11 19:38:41     86s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/11 19:38:41     86s]   VERIFY DRC ...... Sub-Area: {86.480 0.000 172.380 86.480} 2 of 4
[05/11 19:38:41     86s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/11 19:38:41     86s]   VERIFY DRC ...... Sub-Area: {0.000 86.480 86.480 171.860} 3 of 4
[05/11 19:38:41     86s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/11 19:38:41     86s]   VERIFY DRC ...... Sub-Area: {86.480 86.480 172.380 171.860} 4 of 4
[05/11 19:38:41     86s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/11 19:38:41     86s] 
[05/11 19:38:41     86s]   Verification Complete : 0 Viols.
[05/11 19:38:41     86s] 
[05/11 19:38:41     86s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 33.9M) ***
[05/11 19:38:41     86s] 
[05/11 19:38:41     86s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[05/11 19:38:43     87s] <CMD> pan 69.273 6.610
[05/11 19:56:58    124s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/11 19:56:58    124s] <CMD> verifyGeometry
[05/11 19:56:59    124s]  *** Starting Verify Geometry (MEM: 1087.6) ***
[05/11 19:56:59    124s] 
[05/11 19:56:59    124s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/11 19:56:59    124s]   VERIFY GEOMETRY ...... Starting Verification
[05/11 19:56:59    124s]   VERIFY GEOMETRY ...... Initializing
[05/11 19:56:59    124s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/11 19:56:59    124s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/11 19:56:59    124s]                   ...... bin size: 1840
[05/11 19:56:59    124s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[05/11 19:56:59    124s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/11 19:56:59    124s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/11 19:56:59    124s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/11 19:56:59    124s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/11 19:56:59    124s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[05/11 19:56:59    124s] VG: elapsed time: 0.00
[05/11 19:56:59    124s] Begin Summary ...
[05/11 19:56:59    124s]   Cells       : 0
[05/11 19:56:59    124s]   SameNet     : 0
[05/11 19:56:59    124s]   Wiring      : 0
[05/11 19:56:59    124s]   Antenna     : 0
[05/11 19:56:59    124s]   Short       : 0
[05/11 19:56:59    124s]   Overlap     : 0
[05/11 19:56:59    124s] End Summary
[05/11 19:56:59    124s] 
[05/11 19:56:59    124s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/11 19:56:59    124s] 
[05/11 19:56:59    124s] **********End: VERIFY GEOMETRY**********
[05/11 19:56:59    124s]  *** verify geometry (CPU: 0:00:00.1  MEM: 1.9M)
[05/11 19:56:59    124s] 
[05/11 19:56:59    124s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/11 19:57:05    125s] <CMD> pan 42.881 8.576
[05/11 19:57:07    125s] <CMD> pan 21.470 12.671
[05/11 19:57:13    125s] <CMD> getCTSMode -engine -quiet
[05/11 19:57:19    125s] <CMD> getCTSMode -engine -quiet
[05/11 19:58:42    128s] <CMD> getCTSMode -engine -quiet
[05/11 20:10:31    152s] <CMD> getCTSMode -engine -quiet
[05/11 20:58:20    247s] <CMD> pan -16.839 -36.991
[05/11 20:58:20    247s] <CMD> pan 4.969 -53.002
[05/11 22:18:17    403s] <CMD> saveNetlist UART.v
[05/11 22:18:17    403s] Writing Netlist "UART.v" ...
