@E: MF274 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/new/top.v":23:7:23:9|The number of registers used to synthesize RAMs in 'view:work.top(verilog)' (450760) is larger than the total number of registers available on the chip ice40hx8kct256 (7680).
