{"vcs1":{"timestamp_begin":1730993154.273527087, "rt":2.83, "ut":1.44, "st":0.31}}
{"vcselab":{"timestamp_begin":1730993157.199147563, "rt":0.99, "ut":0.24, "st":0.19}}
{"link":{"timestamp_begin":1730993158.274720109, "rt":0.40, "ut":0.11, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730993153.432332587}
{"VCS_COMP_START_TIME": 1730993153.432332587}
{"VCS_COMP_END_TIME": 1730993160.235048931}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 334748}}
{"stitch_vcselab": {"peak_mem": 231600}}
