irun -timescale 1ns/1fs -override_precision -sdf_precision 1fs TESTBED.v -define POST -debug -v ~iclabta01/umc018/Verilog/umc18_neg.v -v ~iclabta01/umc018/Verilog/umc18io3v5v.v -v ../04_MEM/RA1SH.v -v ../04_MEM/RA2SH.v -incdir /usr/synthesis/dw/sim_ver/ -maxdelays -nontcglitch -loadpli1 debpli:novas_pli_boot