

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Sun Aug 13 15:36:01 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dense
* Solution:       S5
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 31.958 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37| 1.480 us | 1.480 us |   37|   37|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |        2|        2|         1|          -|          -|     3|    no    |
        |- Dense_Loop          |       11|       11|        10|          1|          1|     3|    yes   |
        |- Sum_Loop            |        8|        8|         5|          2|          1|     3|    yes   |
        |- Prediction_Loop     |        9|        9|         8|          1|          1|     3|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     259|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     47|    2751|    4516|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     236|    -|
|Register         |        0|      -|     624|     128|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     47|    3375|    5139|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |dense_fadd_32ns_3bkb_U1   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U2   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U3   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U4   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U5   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U6   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U7   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U8   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fdiv_32ns_3dEe_U17  |dense_fdiv_32ns_3dEe  |        0|      0|  217|  779|    0|
    |dense_fexp_32ns_3eOg_U18  |dense_fexp_32ns_3eOg  |        0|      7|   94|  929|    0|
    |dense_fmul_32ns_3cud_U9   |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U10  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U11  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U12  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U13  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U14  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U15  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U16  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_mux_32_32_1_1_U19   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U20   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U21   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U22   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U23   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U24   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U25   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U26   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     47| 2751| 4516|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln26_fu_383_p2       |     +    |      0|  0|  10|           2|           1|
    |d_fu_483_p2              |     +    |      0|  0|  10|           2|           1|
    |i_fu_590_p2              |     +    |      0|  0|  10|           2|           1|
    |j_fu_615_p2              |     +    |      0|  0|  10|           2|           1|
    |icmp_ln10_fu_584_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln16_fu_609_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln26_1_fu_389_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln26_2_fu_403_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln26_fu_441_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_fu_477_p2      |   icmp   |      0|  0|   8|           2|           2|
    |select_ln26_1_fu_409_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_2_fu_417_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln26_3_fu_425_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_4_fu_433_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln26_fu_395_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 259|          32|         121|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter7         |   9|          2|    1|          2|
    |ap_phi_mux_d_0_phi_fu_218_p4    |   9|          2|    2|          4|
    |ap_phi_mux_i_0_i_phi_fu_242_p4  |   9|          2|    2|          4|
    |ap_phi_mux_j_0_i_phi_fu_253_p4  |   9|          2|    2|          4|
    |d_0_reg_214                     |   9|          2|    2|          4|
    |dense_array_2_1_fu_126          |   9|          2|   32|         64|
    |dense_array_2_2_fu_130          |   9|          2|   32|         64|
    |dense_array_2_fu_122            |   9|          2|   32|         64|
    |grp_fu_261_p0                   |  15|          3|   32|         96|
    |grp_fu_261_p1                   |  15|          3|   32|         96|
    |grp_fu_348_p1                   |  15|          3|   32|         96|
    |i_0_i_reg_238                   |   9|          2|    2|          4|
    |j_0_i_reg_249                   |   9|          2|    2|          4|
    |phi_ln26_reg_203                |   9|          2|    2|          4|
    |sum_0_i_reg_226                 |   9|          2|   32|         64|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 236|         51|  244|        592|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7          |   1|   0|    1|          0|
    |d_0_reg_214                      |   2|   0|    2|          0|
    |d_reg_726                        |   2|   0|    2|          0|
    |dense_array_0_0_fu_110           |  32|   0|   32|          0|
    |dense_array_1_0_fu_114           |  32|   0|   32|          0|
    |dense_array_2_0_fu_118           |  32|   0|   32|          0|
    |dense_array_2_1_fu_126           |  32|   0|   32|          0|
    |dense_array_2_2_fu_130           |  32|   0|   32|          0|
    |dense_array_2_fu_122             |  32|   0|   32|          0|
    |i_0_i_reg_238                    |   2|   0|    2|          0|
    |i_reg_837                        |   2|   0|    2|          0|
    |icmp_ln10_reg_833                |   1|   0|    1|          0|
    |icmp_ln10_reg_833_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln16_reg_847                |   1|   0|    1|          0|
    |icmp_ln29_reg_722                |   1|   0|    1|          0|
    |j_0_i_reg_249                    |   2|   0|    2|          0|
    |j_reg_851                        |   2|   0|    2|          0|
    |phi_ln26_reg_203                 |   2|   0|    2|          0|
    |reg_368                          |  32|   0|   32|          0|
    |sum_0_i_reg_226                  |  32|   0|   32|          0|
    |tmp_2_6_reg_803                  |  32|   0|   32|          0|
    |tmp_2_7_reg_818                  |  32|   0|   32|          0|
    |d_0_reg_214                      |  64|  32|    2|          0|
    |j_0_i_reg_249                    |  64|  32|    2|          0|
    |tmp_2_6_reg_803                  |  64|  32|   32|          0|
    |tmp_2_7_reg_818                  |  64|  32|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 624| 128|  436|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     dense    | return value |
|flat_array_0         |  in |   32|   ap_none  | flat_array_0 |    pointer   |
|flat_array_1         |  in |   32|   ap_none  | flat_array_1 |    pointer   |
|flat_array_2         |  in |   32|   ap_none  | flat_array_2 |    pointer   |
|flat_array_3         |  in |   32|   ap_none  | flat_array_3 |    pointer   |
|flat_array_4         |  in |   32|   ap_none  | flat_array_4 |    pointer   |
|flat_array_5         |  in |   32|   ap_none  | flat_array_5 |    pointer   |
|flat_array_6         |  in |   32|   ap_none  | flat_array_6 |    pointer   |
|flat_array_7         |  in |   32|   ap_none  | flat_array_7 |    pointer   |
|prediction_0         | out |   32|   ap_vld   | prediction_0 |    pointer   |
|prediction_0_ap_vld  | out |    1|   ap_vld   | prediction_0 |    pointer   |
|prediction_1         | out |   32|   ap_vld   | prediction_1 |    pointer   |
|prediction_1_ap_vld  | out |    1|   ap_vld   | prediction_1 |    pointer   |
|prediction_2         | out |   32|   ap_vld   | prediction_2 |    pointer   |
|prediction_2_ap_vld  | out |    1|   ap_vld   | prediction_2 |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

