
---------- Begin Simulation Statistics ----------
final_tick                                22808807000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 236584                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693688                       # Number of bytes of host memory used
host_op_rate                                   237252                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    42.27                       # Real time elapsed on the host
host_tick_rate                              539614082                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10028311                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022809                       # Number of seconds simulated
sim_ticks                                 22808807000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.735813                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300303                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               304148                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7165                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603901                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                129                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             423                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              294                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716872                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6955                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10028311                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.280881                       # CPI: cycles per instruction
system.cpu.discardedOps                         15371                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2169573                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5801192                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1454444                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8322926                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.438427                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         22808807                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2830172     28.22%     28.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20549      0.20%     28.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                5721878     57.06%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1455694     14.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10028311                       # Class of committed instruction
system.cpu.tickCycles                        14485881                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        44330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        121541                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           41                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        79749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          190                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160708                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            190                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  22808807000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26724                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37524                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6800                       # Transaction distribution
system.membus.trans_dist::ReadExReq             50493                       # Transaction distribution
system.membus.trans_dist::ReadExResp            50493                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26724                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       198758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 198758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14686848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14686848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77217                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77217    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               77217                       # Request fanout histogram
system.membus.respLayer1.occupancy          717085750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           421733000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  22808807000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             30466                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        88958                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          266                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           35031                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            50501                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           50501                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           468                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29998                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       240473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        93952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     16887424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16981376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           44514                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4803072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           125481                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001905                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043601                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 125242     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    239      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             125481                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          367508000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         402499995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2340000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  22808807000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  121                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3624                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3745                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 121                       # number of overall hits
system.l2.overall_hits::.cpu.data                3624                       # number of overall hits
system.l2.overall_hits::total                    3745                       # number of overall hits
system.l2.demand_misses::.cpu.inst                347                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              76875                       # number of demand (read+write) misses
system.l2.demand_misses::total                  77222                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               347                       # number of overall misses
system.l2.overall_misses::.cpu.data             76875                       # number of overall misses
system.l2.overall_misses::total                 77222                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36309000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8268887000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8305196000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36309000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8268887000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8305196000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            80499                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80967                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           80499                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80967                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.741453                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.954981                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.953747                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.741453                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.954981                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.953747                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104636.887608                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107562.757724                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107549.610215                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104636.887608                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107562.757724                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107549.610215                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37524                       # number of writebacks
system.l2.writebacks::total                     37524                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         76870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             77217                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        76870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            77217                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29369000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6730923000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6760292000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29369000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6730923000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6760292000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.741453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.954919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.953685                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.741453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.954919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.953685                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84636.887608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87562.417068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87549.270238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84636.887608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87562.417068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87549.270238                       # average overall mshr miss latency
system.l2.replacements                          44514                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        51434                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            51434                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        51434                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        51434                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          253                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              253                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          253                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          253                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           50493                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               50493                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5557766000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5557766000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         50501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             50501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110070.029509                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110070.029509                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        50493                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          50493                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4547906000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4547906000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999842                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999842                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90070.029509                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90070.029509                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            121                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                121                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          347                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              347                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36309000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36309000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.741453                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.741453                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104636.887608                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104636.887608                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          347                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          347                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29369000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29369000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.741453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.741453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84636.887608                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84636.887608                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3616                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3616                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        26382                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           26382                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2711121000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2711121000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        29998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         29998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.879459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.879459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102764.043666                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102764.043666                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        26377                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        26377                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2183017000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2183017000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.879292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.879292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82762.141259                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82762.141259                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  22808807000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27139.791542                       # Cycle average of tags in use
system.l2.tags.total_refs                      160662                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     77282                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.078906                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      40.073310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       108.856578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26990.861653                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.823696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.828241                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          877                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31805                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2647954                       # Number of tag accesses
system.l2.tags.data_accesses                  2647954                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22808807000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          44416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9839360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9883776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        44416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4803072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4803072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           76870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               77217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        37524                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              37524                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1947318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         431384246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             433331564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1947318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1947318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      210579712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            210579712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      210579712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1947318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        431384246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            643911275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     75048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    153740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002939419500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4638                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4638                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              266775                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              70445                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       77217                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37524                       # Number of write requests accepted
system.mem_ctrls.readBursts                    154434                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    75048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4662                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2306427250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  772170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5202064750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14934.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33684.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   142353                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   68471                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                154434                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                75048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   62834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   71235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    787.742745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   658.777926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.899211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          166      0.89%      0.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2082     11.17%     12.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          917      4.92%     16.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          882      4.73%     21.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          991      5.32%     27.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1037      5.56%     32.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          642      3.44%     36.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          744      3.99%     40.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11182     59.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18643                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.295817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.440270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.471898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4637     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4638                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.177878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.162940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4242     91.46%     91.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              159      3.43%     94.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              192      4.14%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.15%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.04%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.06%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               29      0.63%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4638                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9883776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4802112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9883776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4803072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       433.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       210.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    433.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    210.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22800787000                       # Total gap between requests
system.mem_ctrls.avgGap                     198715.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        44416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9839360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4802112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1947317.981164030265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 431384245.567951023579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 210537622.594640731812                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       153740                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        75048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21367500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5180697250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 526265013250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30788.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33697.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7012378.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             63481740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             33741345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           547623720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          193923000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1800280560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3943738800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5437538880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12020328045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        527.003804                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14078036250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    761540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7969230750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             69629280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             37008840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           555035040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          197749260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1800280560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4509035730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4961499360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12130238070                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        531.822557                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12835657250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    761540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9211609750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     22808807000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22808807000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1038670                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1038670                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1038670                       # number of overall hits
system.cpu.icache.overall_hits::total         1038670                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          468                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            468                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          468                       # number of overall misses
system.cpu.icache.overall_misses::total           468                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41338000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41338000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41338000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41338000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1039138                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1039138                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1039138                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1039138                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000450                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000450                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000450                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000450                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88329.059829                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88329.059829                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88329.059829                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88329.059829                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          266                       # number of writebacks
system.cpu.icache.writebacks::total               266                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          468                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          468                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          468                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          468                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40402000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40402000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40402000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40402000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000450                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000450                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000450                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000450                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86329.059829                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86329.059829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86329.059829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86329.059829                       # average overall mshr miss latency
system.cpu.icache.replacements                    266                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1038670                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1038670                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          468                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           468                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41338000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41338000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1039138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1039138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000450                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000450                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88329.059829                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88329.059829                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          468                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          468                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40402000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40402000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86329.059829                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86329.059829                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22808807000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           193.224235                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1039138                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               468                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2220.380342                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   193.224235                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.754782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.754782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          202                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2078744                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2078744                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22808807000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22808807000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22808807000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7042241                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7042241                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7042365                       # number of overall hits
system.cpu.dcache.overall_hits::total         7042365                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        99259                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99259                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       100748                       # number of overall misses
system.cpu.dcache.overall_misses::total        100748                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10708314000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10708314000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10708314000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10708314000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7141500                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7141500                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7143113                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7143113                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013899                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013899                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014104                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014104                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 107882.549693                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 107882.549693                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 106288.104975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106288.104975                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        51434                       # number of writebacks
system.cpu.dcache.writebacks::total             51434                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19512                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19512                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        79747                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        79747                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        80499                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        80499                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8508482000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8508482000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8586633000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8586633000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011167                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011167                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011269                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011269                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106693.443014                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106693.443014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 106667.573510                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106667.573510                       # average overall mshr miss latency
system.cpu.dcache.replacements                  79475                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5656290                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5656290                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2884333000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2884333000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5686012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5686012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 97043.705000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 97043.705000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          476                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          476                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2799030000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2799030000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005143                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005143                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 95706.421391                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95706.421391                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1385951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1385951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        69537                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69537                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7823981000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7823981000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455488                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455488                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.047776                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047776                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 112515.365920                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112515.365920                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19036                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19036                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        50501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        50501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5709452000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5709452000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 113056.216709                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 113056.216709                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          124                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           124                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1489                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1489                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.923125                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.923125                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          752                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          752                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     78151000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     78151000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.466212                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.466212                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103924.202128                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103924.202128                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22808807000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           940.315359                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7122940                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             80499                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             88.484826                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   940.315359                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.918277                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.918277                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          864                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14366877                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14366877                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22808807000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22808807000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
