###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        71888   # Number of WRITE/WRITEP commands
num_reads_done                 =      1932391   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1614729   # Number of read row buffer hits
num_read_cmds                  =      1932373   # Number of READ/READP commands
num_writes_done                =        71899   # Number of read requests issued
num_write_row_hits             =        49447   # Number of write row buffer hits
num_act_cmds                   =       343268   # Number of ACT commands
num_pre_cmds                   =       343244   # Number of PRE commands
num_ondemand_pres              =       317575   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9586159   # Cyles of rank active rank.0
rank_active_cycles.1           =      9444586   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       413841   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       555414   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1859946   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        67017   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        20887   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        13172   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10262   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7097   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4591   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3354   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2430   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2015   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13521   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           13   # Write cmd latency (cycles)
write_latency[80-99]           =           40   # Write cmd latency (cycles)
write_latency[100-119]         =           50   # Write cmd latency (cycles)
write_latency[120-139]         =           65   # Write cmd latency (cycles)
write_latency[140-159]         =           86   # Write cmd latency (cycles)
write_latency[160-179]         =          116   # Write cmd latency (cycles)
write_latency[180-199]         =          134   # Write cmd latency (cycles)
write_latency[200-]            =        71378   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           20   # Read request latency (cycles)
read_latency[20-39]            =       407756   # Read request latency (cycles)
read_latency[40-59]            =       171793   # Read request latency (cycles)
read_latency[60-79]            =       162241   # Read request latency (cycles)
read_latency[80-99]            =       110593   # Read request latency (cycles)
read_latency[100-119]          =        91134   # Read request latency (cycles)
read_latency[120-139]          =        81241   # Read request latency (cycles)
read_latency[140-159]          =        67377   # Read request latency (cycles)
read_latency[160-179]          =        57784   # Read request latency (cycles)
read_latency[180-199]          =        50958   # Read request latency (cycles)
read_latency[200-]             =       731494   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.58865e+08   # Write energy
read_energy                    =  7.79133e+09   # Read energy
act_energy                     =  9.39181e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.98644e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.66599e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98176e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.89342e+09   # Active standby energy rank.1
average_read_latency           =      300.165   # Average read request latency (cycles)
average_interarrival           =      4.98923   # Average request interarrival latency (cycles)
total_energy                   =  2.21345e+10   # Total energy (pJ)
average_power                  =      2213.45   # Average power (mW)
average_bandwidth              =      17.1033   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        67908   # Number of WRITE/WRITEP commands
num_reads_done                 =      1916269   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1543235   # Number of read row buffer hits
num_read_cmds                  =      1916262   # Number of READ/READP commands
num_writes_done                =        67940   # Number of read requests issued
num_write_row_hits             =        46047   # Number of write row buffer hits
num_act_cmds                   =       397692   # Number of ACT commands
num_pre_cmds                   =       397669   # Number of PRE commands
num_ondemand_pres              =       372352   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9529278   # Cyles of rank active rank.0
rank_active_cycles.1           =      9514055   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       470722   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       485945   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1842516   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        59615   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        22099   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        13903   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10652   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7540   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5102   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3717   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2643   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2114   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14361   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =           14   # Write cmd latency (cycles)
write_latency[60-79]           =           24   # Write cmd latency (cycles)
write_latency[80-99]           =           41   # Write cmd latency (cycles)
write_latency[100-119]         =           80   # Write cmd latency (cycles)
write_latency[120-139]         =          109   # Write cmd latency (cycles)
write_latency[140-159]         =          133   # Write cmd latency (cycles)
write_latency[160-179]         =          178   # Write cmd latency (cycles)
write_latency[180-199]         =          220   # Write cmd latency (cycles)
write_latency[200-]            =        67104   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       408470   # Read request latency (cycles)
read_latency[40-59]            =       178645   # Read request latency (cycles)
read_latency[60-79]            =       187180   # Read request latency (cycles)
read_latency[80-99]            =       127554   # Read request latency (cycles)
read_latency[100-119]          =       105845   # Read request latency (cycles)
read_latency[120-139]          =        94614   # Read request latency (cycles)
read_latency[140-159]          =        76613   # Read request latency (cycles)
read_latency[160-179]          =        64751   # Read request latency (cycles)
read_latency[180-199]          =        55526   # Read request latency (cycles)
read_latency[200-]             =       617061   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.38997e+08   # Write energy
read_energy                    =  7.72637e+09   # Read energy
act_energy                     =  1.08809e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.25947e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.33254e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94627e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.93677e+09   # Active standby energy rank.1
average_read_latency           =      235.504   # Average read request latency (cycles)
average_interarrival           =       5.0396   # Average request interarrival latency (cycles)
total_energy                   =  2.22003e+10   # Total energy (pJ)
average_power                  =      2220.03   # Average power (mW)
average_bandwidth              =      16.9319   # Average bandwidth
