// Seed: 592578813
module module_0 ();
  wire id_1;
  assign module_2.id_27 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  output wire id_2;
  not primCall (id_1, id_4);
  inout wire id_1;
  wire id_6;
endmodule
module module_2 #(
    parameter id_15 = 32'd90,
    parameter id_17 = 32'd53,
    parameter id_7  = 32'd35
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_3;
  initial begin : LABEL_0
    if (1)
      if (-1) begin : LABEL_1
        $signed(41);
        ;
      end else assign id_4 = 1;
  end
  wire  id_5  ,  id_6  ,  _id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  _id_15  ,  id_16  ,  _id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ;
  logic [id_15 : -1 'b0] id_22 = 1;
  wire id_23;
  module_0 modCall_1 ();
  struct packed {
    id_24 id_25;
    logic [-1 : id_7  ^  id_17] id_26;
  } [1 : -1] id_27 = -1'd0;
endmodule
