INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/new/stepper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stepper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol data_resultRDY, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:195]
INFO: [VRFC 10-2458] undeclared symbol exception, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:280]
WARNING: [VRFC 10-2938] 'exception' is already implicitly declared on line 280 [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:286]
WARNING: [VRFC 10-3380] identifier 'am_multdiv' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:99]
WARNING: [VRFC 10-3380] identifier 'alu_ne' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:106]
WARNING: [VRFC 10-3380] identifier 'alu_ilt' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:107]
WARNING: [VRFC 10-3380] identifier 'alu_a_bypass' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:109]
WARNING: [VRFC 10-3380] identifier 'jump_calc' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:111]
WARNING: [VRFC 10-3380] identifier 'ctrl_dx_out' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:112]
WARNING: [VRFC 10-3380] identifier 'dx_out_A' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:113]
WARNING: [VRFC 10-3380] identifier 'fd_rs' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:121]
WARNING: [VRFC 10-3380] identifier 'fd_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:122]
WARNING: [VRFC 10-3380] identifier 'fd_rs' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:123]
WARNING: [VRFC 10-3380] identifier 'fd_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:124]
WARNING: [VRFC 10-3380] identifier 'fd_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:125]
WARNING: [VRFC 10-3380] identifier 'fd_rs' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:126]
WARNING: [VRFC 10-3380] identifier 'fd_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:128]
WARNING: [VRFC 10-3380] identifier 'alu_ne' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:135]
WARNING: [VRFC 10-3380] identifier 'alu_ilt' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:138]
WARNING: [VRFC 10-3380] identifier 'alu_a_bypass' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:139]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:165]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:166]
WARNING: [VRFC 10-3380] identifier 'ctrl_mw_out' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:167]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:168]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:169]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:170]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:171]
WARNING: [VRFC 10-3380] identifier 'pw_ready' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:172]
WARNING: [VRFC 10-3380] identifier 'sw_reg' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:174]
WARNING: [VRFC 10-3380] identifier 'sw_data' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:179]
WARNING: [VRFC 10-3380] identifier 'pw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:221]
WARNING: [VRFC 10-3380] identifier 'pw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:222]
WARNING: [VRFC 10-3380] identifier 'xm_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:224]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:225]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:226]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:228]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:229]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:230]
WARNING: [VRFC 10-3380] identifier 'ctrl_lw_d' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:231]
WARNING: [VRFC 10-3380] identifier 'pw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:236]
WARNING: [VRFC 10-3380] identifier 'pw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:237]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:239]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:240]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:242]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:243]
WARNING: [VRFC 10-3380] identifier 'ctrl_lw_d' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:244]
WARNING: [VRFC 10-3380] identifier 'xm_alu_of' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:246]
WARNING: [VRFC 10-3380] identifier 'mw_alu_of' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:247]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:316]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:317]
WARNING: [VRFC 10-3380] identifier 'mw_out_D' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:318]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:320]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:321]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:322]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:323]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:324]
WARNING: [VRFC 10-3380] identifier 'ctrl_lw_d' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/counter_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/multdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/tff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/cla_adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/not_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/mult_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/dffe_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe_ref
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2458] undeclared symbol of_out, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/mult.v:11]
INFO: [VRFC 10-2458] undeclared symbol alu_in_A, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/mult.v:42]
INFO: [VRFC 10-2458] undeclared symbol alu_in_B, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/mult.v:43]
WARNING: [VRFC 10-3380] identifier 'of' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/mult.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2458] undeclared symbol hilo_out, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v:18]
INFO: [VRFC 10-2458] undeclared symbol isNotEqual, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v:28]
INFO: [VRFC 10-2458] undeclared symbol isLessThan, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v:28]
INFO: [VRFC 10-2458] undeclared symbol of, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v:28]
WARNING: [VRFC 10-2938] 'isNotEqual' is already implicitly declared on line 28 [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v:42]
WARNING: [VRFC 10-3380] identifier 'hilo' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2458] undeclared symbol nA0, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:7]
INFO: [VRFC 10-2458] undeclared symbol nA1, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:8]
INFO: [VRFC 10-2458] undeclared symbol nA2, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:9]
INFO: [VRFC 10-2458] undeclared symbol nA3, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:10]
INFO: [VRFC 10-2458] undeclared symbol nA4, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:11]
INFO: [VRFC 10-2458] undeclared symbol a0, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:20]
INFO: [VRFC 10-2458] undeclared symbol a1, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:21]
INFO: [VRFC 10-2458] undeclared symbol a2, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:22]
INFO: [VRFC 10-2458] undeclared symbol a3, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:23]
INFO: [VRFC 10-2458] undeclared symbol a4, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:24]
INFO: [VRFC 10-2458] undeclared symbol a5, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:25]
INFO: [VRFC 10-2458] undeclared symbol a6, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:26]
INFO: [VRFC 10-2458] undeclared symbol a7, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:27]
INFO: [VRFC 10-2458] undeclared symbol a8, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:29]
INFO: [VRFC 10-2458] undeclared symbol a9, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:30]
INFO: [VRFC 10-2458] undeclared symbol a10, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:31]
INFO: [VRFC 10-2458] undeclared symbol a11, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:32]
INFO: [VRFC 10-2458] undeclared symbol a12, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:33]
INFO: [VRFC 10-2458] undeclared symbol a13, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:34]
INFO: [VRFC 10-2458] undeclared symbol a14, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:35]
INFO: [VRFC 10-2458] undeclared symbol a15, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:36]
INFO: [VRFC 10-2458] undeclared symbol a16, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:38]
INFO: [VRFC 10-2458] undeclared symbol a17, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:39]
INFO: [VRFC 10-2458] undeclared symbol a18, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:40]
INFO: [VRFC 10-2458] undeclared symbol a19, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:41]
INFO: [VRFC 10-2458] undeclared symbol a20, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:42]
INFO: [VRFC 10-2458] undeclared symbol a21, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:43]
INFO: [VRFC 10-2458] undeclared symbol a22, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:44]
INFO: [VRFC 10-2458] undeclared symbol a23, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:45]
INFO: [VRFC 10-2458] undeclared symbol a24, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:47]
INFO: [VRFC 10-2458] undeclared symbol a25, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:48]
INFO: [VRFC 10-2458] undeclared symbol a26, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:49]
INFO: [VRFC 10-2458] undeclared symbol a27, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:50]
INFO: [VRFC 10-2458] undeclared symbol a28, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:51]
INFO: [VRFC 10-2458] undeclared symbol a29, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:52]
INFO: [VRFC 10-2458] undeclared symbol a30, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:53]
INFO: [VRFC 10-2458] undeclared symbol a31, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/Downloads/Wrapper_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_8_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol to_stall, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:70]
WARNING: [VRFC 10-2938] 'to_stall' is already implicitly declared on line 70 [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:100]
INFO: [VRFC 10-2458] undeclared symbol data_resultRDY, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:165]
INFO: [VRFC 10-2458] undeclared symbol exception, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:250]
WARNING: [VRFC 10-2938] 'exception' is already implicitly declared on line 250 [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:256]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:76]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:77]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:79]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:80]
WARNING: [VRFC 10-3380] identifier 'jump_calc' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:81]
WARNING: [VRFC 10-3380] identifier 'ctrl_dx_out' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:82]
WARNING: [VRFC 10-3380] identifier 'dx_out_A' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:83]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:90]
WARNING: [VRFC 10-3380] identifier 'fd_rs' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:91]
WARNING: [VRFC 10-3380] identifier 'fd_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:92]
WARNING: [VRFC 10-3380] identifier 'fd_rs' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:93]
WARNING: [VRFC 10-3380] identifier 'fd_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:94]
WARNING: [VRFC 10-3380] identifier 'fd_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:95]
WARNING: [VRFC 10-3380] identifier 'fd_rs' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:96]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:97]
WARNING: [VRFC 10-3380] identifier 'fd_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:98]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:104]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:105]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:106]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:107]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:108]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:109]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:135]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:136]
WARNING: [VRFC 10-3380] identifier 'ctrl_mw_out' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:137]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:138]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:139]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:140]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:141]
WARNING: [VRFC 10-3380] identifier 'pw_ready' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:142]
WARNING: [VRFC 10-3380] identifier 'sw_reg' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:144]
WARNING: [VRFC 10-3380] identifier 'sw_data' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:149]
WARNING: [VRFC 10-3380] identifier 'pw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:191]
WARNING: [VRFC 10-3380] identifier 'pw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:192]
WARNING: [VRFC 10-3380] identifier 'xm_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:194]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:195]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:196]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:198]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:199]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:200]
WARNING: [VRFC 10-3380] identifier 'ctrl_lw_d' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:201]
WARNING: [VRFC 10-3380] identifier 'pw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:206]
WARNING: [VRFC 10-3380] identifier 'pw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:207]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:209]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:210]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:212]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:213]
WARNING: [VRFC 10-3380] identifier 'ctrl_lw_d' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:214]
WARNING: [VRFC 10-3380] identifier 'xm_alu_of' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:216]
WARNING: [VRFC 10-3380] identifier 'mw_alu_of' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:217]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:286]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:287]
WARNING: [VRFC 10-3380] identifier 'mw_out_D' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:288]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:290]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:291]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:292]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:293]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:294]
WARNING: [VRFC 10-3380] identifier 'ctrl_lw_d' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:295]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'processor' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/counter_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'counter_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/counter_32.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/register.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/alu.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/multdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multdiv
WARNING: [VRFC 10-3609] overwriting previous definition of module 'multdiv' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/multdiv.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/RAM.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/tff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tff
WARNING: [VRFC 10-3609] overwriting previous definition of module 'tff' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/tff.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'barrel_shifter' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/barrel_shifter.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/cla_adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cla_adder_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/cla_adder_32.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/regfile.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/multdiv_tb_brady.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multdiv_tb_brady
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/shift16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift16
WARNING: [VRFC 10-3609] overwriting previous definition of module 'shift16' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/shift16.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/shift8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift8
WARNING: [VRFC 10-3609] overwriting previous definition of module 'shift8' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/shift8.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/comp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/not_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'not_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/not_32.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_16
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux_16' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_16.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/shift4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'shift4' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/shift4.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_32.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/shift2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'shift2' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/shift2.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/multdiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multdiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/shift1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'shift1' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/shift1.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/mult_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_ctrl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mult_ctrl' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/mult_ctrl.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/ROM.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'counter' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/counter.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/dffe_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe_ref
WARNING: [VRFC 10-3609] overwriting previous definition of module 'dffe_ref' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/dffe_ref.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'or_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/or_32.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'full_adder' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/full_adder.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/Wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/Wrapper_tb.v:163]
WARNING: [VRFC 10-3380] identifier 'reg_to_test' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/Wrapper_tb.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2458] undeclared symbol of_out, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/mult.v:11]
INFO: [VRFC 10-2458] undeclared symbol alu_in_A, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/mult.v:42]
INFO: [VRFC 10-2458] undeclared symbol alu_in_B, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/mult.v:43]
WARNING: [VRFC 10-3380] identifier 'of' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/mult.v:11]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mult' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/mult.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2458] undeclared symbol hilo_out, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/div.v:18]
INFO: [VRFC 10-2458] undeclared symbol isNotEqual, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/div.v:28]
INFO: [VRFC 10-2458] undeclared symbol isLessThan, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/div.v:28]
INFO: [VRFC 10-2458] undeclared symbol of, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/div.v:28]
WARNING: [VRFC 10-2938] 'isNotEqual' is already implicitly declared on line 28 [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/div.v:42]
WARNING: [VRFC 10-3380] identifier 'hilo' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/div.v:18]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'div' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/div.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/comp_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2458] undeclared symbol nA0, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:7]
INFO: [VRFC 10-2458] undeclared symbol nA1, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:8]
INFO: [VRFC 10-2458] undeclared symbol nA2, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:9]
INFO: [VRFC 10-2458] undeclared symbol nA3, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:10]
INFO: [VRFC 10-2458] undeclared symbol nA4, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:11]
INFO: [VRFC 10-2458] undeclared symbol a0, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:20]
INFO: [VRFC 10-2458] undeclared symbol a1, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:21]
INFO: [VRFC 10-2458] undeclared symbol a2, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:22]
INFO: [VRFC 10-2458] undeclared symbol a3, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:23]
INFO: [VRFC 10-2458] undeclared symbol a4, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:24]
INFO: [VRFC 10-2458] undeclared symbol a5, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:25]
INFO: [VRFC 10-2458] undeclared symbol a6, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:26]
INFO: [VRFC 10-2458] undeclared symbol a7, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:27]
INFO: [VRFC 10-2458] undeclared symbol a8, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:29]
INFO: [VRFC 10-2458] undeclared symbol a9, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:30]
INFO: [VRFC 10-2458] undeclared symbol a10, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:31]
INFO: [VRFC 10-2458] undeclared symbol a11, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:32]
INFO: [VRFC 10-2458] undeclared symbol a12, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:33]
INFO: [VRFC 10-2458] undeclared symbol a13, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:34]
INFO: [VRFC 10-2458] undeclared symbol a14, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:35]
INFO: [VRFC 10-2458] undeclared symbol a15, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:36]
INFO: [VRFC 10-2458] undeclared symbol a16, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:38]
INFO: [VRFC 10-2458] undeclared symbol a17, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:39]
INFO: [VRFC 10-2458] undeclared symbol a18, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:40]
INFO: [VRFC 10-2458] undeclared symbol a19, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:41]
INFO: [VRFC 10-2458] undeclared symbol a20, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:42]
INFO: [VRFC 10-2458] undeclared symbol a21, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:43]
INFO: [VRFC 10-2458] undeclared symbol a22, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:44]
INFO: [VRFC 10-2458] undeclared symbol a23, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:45]
INFO: [VRFC 10-2458] undeclared symbol a24, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:47]
INFO: [VRFC 10-2458] undeclared symbol a25, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:48]
INFO: [VRFC 10-2458] undeclared symbol a26, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:49]
INFO: [VRFC 10-2458] undeclared symbol a27, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:50]
INFO: [VRFC 10-2458] undeclared symbol a28, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:51]
INFO: [VRFC 10-2458] undeclared symbol a29, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:52]
INFO: [VRFC 10-2458] undeclared symbol a30, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:53]
INFO: [VRFC 10-2458] undeclared symbol a31, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:54]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'decoder' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux_4' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_4.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cla_adder' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/cla_adder.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Wrapper' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/Wrapper.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux_2' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_2.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/comp_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_2
INFO: [VRFC 10-2458] undeclared symbol notGT1, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/comp_2.v:15]
INFO: [VRFC 10-2458] undeclared symbol w4, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/comp_2.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux_8' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_8.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'and_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/and_32.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_32_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'counter' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/counter.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2458] undeclared symbol of_out, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/mult.v:11]
INFO: [VRFC 10-2458] undeclared symbol alu_in_A, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/mult.v:42]
INFO: [VRFC 10-2458] undeclared symbol alu_in_B, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/mult.v:43]
WARNING: [VRFC 10-3380] identifier 'of' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/mult.v:11]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mult' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/mult.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/RAM.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Wrapper' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/Wrapper.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/regfile.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/new/stepper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stepper
WARNING: [VRFC 10-3609] overwriting previous definition of module 'stepper' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/new/stepper.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'shift2' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift2.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/multdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multdiv
WARNING: [VRFC 10-3609] overwriting previous definition of module 'multdiv' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/multdiv.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/comp_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_2
INFO: [VRFC 10-2458] undeclared symbol notGT1, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/comp_2.v:15]
INFO: [VRFC 10-2458] undeclared symbol w4, assumed default net type wire [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/comp_2.v:18]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [VRFC 10-3609] overwriting previous definition of module 'comp_2' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/comp_2.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'full_adder' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/full_adder.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile_tb' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/regfile_tb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
WARNING: [VRFC 10-2938] 'isNotEqual' is already implicitly declared on line 28 [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v:42]
WARNING: [VRFC 10-3380] identifier 'hilo' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v:18]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'div' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'counter_tb' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/counter_tb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/mult_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_ctrl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mult_ctrl' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/mult_ctrl.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux_2' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_2.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'barrel_shifter' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/barrel_shifter.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/not_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'not_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/not_32.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'decoder' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux_8' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_8.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/cla_adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cla_adder_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/cla_adder_32.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux_4' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_4.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'or_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/or_32.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/comp_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_8
WARNING: [VRFC 10-3609] overwriting previous definition of module 'comp_8' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/comp_8.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_16
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux_16' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_16.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/dffe_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe_ref
WARNING: [VRFC 10-3609] overwriting previous definition of module 'dffe_ref' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/dffe_ref.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift8
WARNING: [VRFC 10-3609] overwriting previous definition of module 'shift8' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift8.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_8_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8_2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux_8_2' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_8_2.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'and_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/and_32.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'shift4' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift4.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/ROM.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/multdiv_tb_brady.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multdiv_tb_brady
WARNING: [VRFC 10-3609] overwriting previous definition of module 'multdiv_tb_brady' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/multdiv_tb_brady.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
WARNING: [VRFC 10-2938] 'to_stall' is already implicitly declared on line 70 [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:100]
WARNING: [VRFC 10-2938] 'exception' is already implicitly declared on line 250 [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:256]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:76]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:77]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:79]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:80]
WARNING: [VRFC 10-3380] identifier 'jump_calc' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:81]
WARNING: [VRFC 10-3380] identifier 'ctrl_dx_out' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:82]
WARNING: [VRFC 10-3380] identifier 'dx_out_A' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:83]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:90]
WARNING: [VRFC 10-3380] identifier 'fd_rs' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:91]
WARNING: [VRFC 10-3380] identifier 'fd_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:92]
WARNING: [VRFC 10-3380] identifier 'fd_rs' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:93]
WARNING: [VRFC 10-3380] identifier 'fd_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:94]
WARNING: [VRFC 10-3380] identifier 'fd_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:95]
WARNING: [VRFC 10-3380] identifier 'fd_rs' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:96]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:97]
WARNING: [VRFC 10-3380] identifier 'fd_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:98]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:104]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:105]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:106]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:107]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:108]
WARNING: [VRFC 10-3380] identifier 'dx_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:109]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:135]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:136]
WARNING: [VRFC 10-3380] identifier 'ctrl_mw_out' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:137]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:138]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:139]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:140]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:141]
WARNING: [VRFC 10-3380] identifier 'pw_ready' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:142]
WARNING: [VRFC 10-3380] identifier 'sw_reg' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:144]
WARNING: [VRFC 10-3380] identifier 'sw_data' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:149]
WARNING: [VRFC 10-3380] identifier 'pw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:191]
WARNING: [VRFC 10-3380] identifier 'pw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:192]
WARNING: [VRFC 10-3380] identifier 'xm_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:194]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:195]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:196]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:198]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:199]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:200]
WARNING: [VRFC 10-3380] identifier 'ctrl_lw_d' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:201]
WARNING: [VRFC 10-3380] identifier 'pw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:206]
WARNING: [VRFC 10-3380] identifier 'pw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:207]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:209]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:210]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:212]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:213]
WARNING: [VRFC 10-3380] identifier 'ctrl_lw_d' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:214]
WARNING: [VRFC 10-3380] identifier 'xm_alu_of' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:216]
WARNING: [VRFC 10-3380] identifier 'mw_alu_of' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:217]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:286]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:287]
WARNING: [VRFC 10-3380] identifier 'mw_out_D' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:288]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:290]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:291]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:292]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:293]
WARNING: [VRFC 10-3380] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:294]
WARNING: [VRFC 10-3380] identifier 'ctrl_lw_d' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:295]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'processor' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cla_adder' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/cla_adder.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/comp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'comp_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/comp_32.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/tff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tff
WARNING: [VRFC 10-3609] overwriting previous definition of module 'tff' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/tff.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift16
WARNING: [VRFC 10-3609] overwriting previous definition of module 'shift16' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift16.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/counter_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'counter_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/counter_32.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/multdiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multdiv_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'multdiv_tb' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/multdiv_tb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'shift1' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift1.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/alu.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_32.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu_tb' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/alu_tb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_32_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32_bus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux_32_bus' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_32_bus.v:1]
