// Seed: 2722483454
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wand id_3,
    input tri id_4,
    input uwire id_5,
    input supply0 id_6,
    output tri1 id_7,
    input tri1 id_8,
    output wand id_9,
    output uwire id_10,
    output supply1 id_11,
    input supply1 id_12,
    input wor id_13,
    input uwire id_14,
    output supply0 id_15,
    input supply0 id_16,
    input supply1 id_17,
    output supply1 id_18,
    input tri0 id_19,
    output tri0 id_20,
    input uwire id_21,
    output uwire id_22,
    output wand id_23,
    input supply1 id_24,
    input supply0 id_25,
    input wor id_26
);
  wire id_28;
  ;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri0 id_3
);
  logic id_5;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_0,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_2,
      id_0
  );
  assign modCall_1.id_11 = 0;
  logic id_6 = -1;
  wire  id_7;
  ;
  assign id_6 = -1;
endmodule
