
*** Running vivado
    with args -log fifo_64x512.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_64x512.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fifo_64x512.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 296.047 ; gain = 85.988
INFO: [Synth 8-638] synthesizing module 'fifo_64x512' [c:/cygwin64/home/saute/yarr_sim/project_sim/project_sim.srcs/sources_1/ip/fifo_64x512/synth/fifo_64x512.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'fifo_64x512' (29#1) [c:/cygwin64/home/saute/yarr_sim/project_sim/project_sim.srcs/sources_1/ip/fifo_64x512/synth/fifo_64x512.vhd:77]
Finished RTL Elaboration : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 508.512 ; gain = 298.453
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 508.512 ; gain = 298.453
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 613.168 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 613.168 ; gain = 403.109
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 613.168 ; gain = 403.109
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 613.168 ; gain = 403.109
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:17 . Memory (MB): peak = 613.168 ; gain = 403.109
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 613.168 ; gain = 403.109
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:28 . Memory (MB): peak = 613.168 ; gain = 403.109
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:28 . Memory (MB): peak = 613.168 ; gain = 403.109
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:28 . Memory (MB): peak = 631.852 ; gain = 421.793
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 631.852 ; gain = 421.793
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 631.852 ; gain = 421.793
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 631.852 ; gain = 421.793
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 631.852 ; gain = 421.793
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 631.852 ; gain = 421.793
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 631.852 ; gain = 421.793

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     7|
|2     |LUT1     |     2|
|3     |LUT2     |    43|
|4     |LUT3     |    12|
|5     |LUT4     |    32|
|6     |LUT5     |    26|
|7     |LUT6     |     8|
|8     |MUXCY    |    20|
|9     |RAMB36E1 |     1|
|10    |FDCE     |   136|
|11    |FDPE     |    24|
|12    |FDRE     |    68|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 631.852 ; gain = 421.793
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 1069.918 ; gain = 854.797
