Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 18:53:01 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_16/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.657       -9.395                     23                 2753       -0.089       -0.934                     52                 2753        1.725        0.000                       0                  2754  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.657       -9.395                     23                 2753       -0.089       -0.934                     52                 2753        1.725        0.000                       0                  2754  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           23  Failing Endpoints,  Worst Slack       -0.657ns,  Total Violation       -9.395ns
Hold  :           52  Failing Endpoints,  Worst Slack       -0.089ns,  Total Violation       -0.934ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.657ns  (required time - arrival time)
  Source:                 genblk1[47].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 2.052ns (44.852%)  route 2.523ns (55.148%))
  Logic Levels:           21  (CARRY8=12 LUT2=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 5.746 - 4.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.210ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.190ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2753, estimated)     1.234     2.195    genblk1[47].reg_in/CLK
    SLICE_X121Y505       FDRE                                         r  genblk1[47].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y505       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.272 r  genblk1[47].reg_in/reg_out_reg[1]/Q
                         net (fo=5, estimated)        0.162     2.434    conv/mul20/reg_out_reg[0]_i_228_0[1]
    SLICE_X120Y505       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     2.484 r  conv/mul20/reg_out[0]_i_438/O
                         net (fo=2, estimated)        0.096     2.580    conv/mul20/reg_out[0]_i_438_n_0
    SLICE_X121Y505       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.703 r  conv/mul20/reg_out[0]_i_442/O
                         net (fo=1, routed)           0.022     2.725    conv/mul20/reg_out[0]_i_442_n_0
    SLICE_X121Y505       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.884 r  conv/mul20/reg_out_reg[0]_i_228/CO[7]
                         net (fo=1, estimated)        0.026     2.910    conv/mul20/reg_out_reg[0]_i_228_n_0
    SLICE_X121Y506       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.986 r  conv/mul20/reg_out_reg[0]_i_517/O[1]
                         net (fo=3, estimated)        0.315     3.301    genblk1[48].reg_in/z[0]
    SLICE_X122Y507       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     3.352 r  genblk1[48].reg_in/reg_out[0]_i_521/O
                         net (fo=1, routed)           0.009     3.361    conv/add000167/reg_out_reg[0]_i_166_1[0]
    SLICE_X122Y507       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[4])
                                                      0.209     3.570 r  conv/add000167/reg_out_reg[0]_i_311/CO[4]
                         net (fo=5, estimated)        0.297     3.867    conv/add000167/reg_out_reg[0]_i_311_n_3
    SLICE_X125Y509       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     3.918 r  conv/add000167/reg_out[0]_i_315/O
                         net (fo=1, routed)           0.022     3.940    conv/add000167/reg_out[0]_i_315_n_0
    SLICE_X125Y509       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     4.071 r  conv/add000167/reg_out_reg[0]_i_166/O[6]
                         net (fo=1, estimated)        0.227     4.298    conv/add000167/reg_out_reg[0]_i_166_n_9
    SLICE_X124Y506       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.334 r  conv/add000167/reg_out[0]_i_64/O
                         net (fo=1, routed)           0.010     4.344    conv/add000167/reg_out[0]_i_64_n_0
    SLICE_X124Y506       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.459 r  conv/add000167/reg_out_reg[0]_i_23/CO[7]
                         net (fo=1, estimated)        0.026     4.485    conv/add000167/reg_out_reg[0]_i_23_n_0
    SLICE_X124Y507       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.541 r  conv/add000167/reg_out_reg[23]_i_79/O[0]
                         net (fo=2, estimated)        0.224     4.765    conv/add000167/reg_out_reg[23]_i_79_n_15
    SLICE_X125Y506       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.804 r  conv/add000167/reg_out[23]_i_82/O
                         net (fo=1, routed)           0.015     4.819    conv/add000167/reg_out[23]_i_82_n_0
    SLICE_X125Y506       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.936 r  conv/add000167/reg_out_reg[23]_i_57/CO[7]
                         net (fo=1, estimated)        0.026     4.962    conv/add000167/reg_out_reg[23]_i_57_n_0
    SLICE_X125Y507       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.018 r  conv/add000167/reg_out_reg[23]_i_56/O[0]
                         net (fo=1, estimated)        0.242     5.260    conv/add000167/reg_out_reg[23]_i_56_n_15
    SLICE_X125Y503       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.297 r  conv/add000167/reg_out[23]_i_32/O
                         net (fo=1, routed)           0.016     5.313    conv/add000167/reg_out[23]_i_32_n_0
    SLICE_X125Y503       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.213     5.526 r  conv/add000167/reg_out_reg[23]_i_17/CO[4]
                         net (fo=2, estimated)        0.225     5.751    conv/add000167/reg_out_reg[23]_i_17_n_3
    SLICE_X125Y500       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     5.788 r  conv/add000167/reg_out[23]_i_18/O
                         net (fo=1, routed)           0.025     5.813    conv/add000167/reg_out[23]_i_18_n_0
    SLICE_X125Y500       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[4])
                                                      0.159     5.972 r  conv/add000167/reg_out_reg[23]_i_10/CO[4]
                         net (fo=2, estimated)        0.270     6.242    conv/add000167/reg_out_reg[23]_i_10_n_3
    SLICE_X125Y497       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_O[5])
                                                      0.084     6.326 r  conv/add000167/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, estimated)        0.231     6.557    conv/add000167/tmp07[0]_42[21]
    SLICE_X124Y497       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     6.606 r  conv/add000167/reg_out[23]_i_4/O
                         net (fo=1, routed)           0.011     6.617    conv/add000168/reg_out_reg[23][0]
    SLICE_X124Y497       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     6.744 r  conv/add000168/reg_out_reg[23]_i_1/O[6]
                         net (fo=1, routed)           0.026     6.770    reg_out/D[23]
    SLICE_X124Y497       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2753, estimated)     1.076     5.746    reg_out/CLK
    SLICE_X124Y497       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.377     6.124    
                         clock uncertainty           -0.035     6.088    
    SLICE_X124Y497       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.113    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.113    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                 -0.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.089ns  (arrival time - required time)
  Source:                 demux/genblk1[225].z_reg[225][3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[225].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.098ns (routing 0.190ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.210ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2753, estimated)     1.098     1.768    demux/CLK
    SLICE_X130Y478       FDRE                                         r  demux/genblk1[225].z_reg[225][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y478       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.827 r  demux/genblk1[225].z_reg[225][3]/Q
                         net (fo=1, estimated)        0.075     1.902    genblk1[225].reg_in/D[3]
    SLICE_X130Y480       FDRE                                         r  genblk1[225].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2753, estimated)     1.279     2.240    genblk1[225].reg_in/CLK
    SLICE_X130Y480       FDRE                                         r  genblk1[225].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.311     1.929    
    SLICE_X130Y480       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.991    genblk1[225].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                 -0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X121Y491  demux/genblk1[32].z_reg[32][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X132Y469  demux/genblk1[325].z_reg[325][7]/C



