

================================================================
== Vivado HLS Report for 'apply_rotary_pos_emb'
================================================================
* Date:           Fri Dec  6 10:14:55 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    13122|    13122| 0.131 ms | 0.131 ms |  13122|  13122|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- APPLY_ROTARY_POS_EMB_LOOP_1   |     2336|     2336|       146|          -|          -|    16|    no    |
        | + APPLY_ROTARY_POS_EMB_LOOP_3  |      144|      144|         3|          -|          -|    48|    no    |
        |- APPLY_ROTARY_POS_EMB_LOOP_4   |    10784|    10784|       674|          -|          -|    16|    no    |
        | + APPLY_ROTARY_POS_EMB_LOOP_6  |      672|      672|         7|          -|          -|    96|    no    |
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      8|       0|    515|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |       12|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    197|    -|
|Register         |        -|      -|     892|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       12|      8|     892|    712|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        4|      3|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_tab_V_5_U    |apply_rotary_pos_g8j  |        1|  0|   0|    0|    96|   17|     1|         1632|
    |sin_tab_V_5_U    |apply_rotary_pos_hbi  |        1|  0|   0|    0|    96|   17|     1|         1632|
    |rotated_q_0_V_U  |apply_rotary_pos_ibs  |        5|  0|   0|    0|  1536|   40|     1|        61440|
    |rotated_k_0_V_U  |apply_rotary_pos_ibs  |        5|  0|   0|    0|  1536|   40|     1|        61440|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |       12|  0|   0|    0|  3264|  114|     4|       126144|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_4_fu_1579_p2  |     *    |      2|  0|  29|          40|          17|
    |mul_ln1118_5_fu_1725_p2  |     *    |      2|  0|  29|          17|          40|
    |mul_ln1118_6_fu_1733_p2  |     *    |      2|  0|  29|          17|          40|
    |mul_ln1118_fu_1567_p2    |     *    |      2|  0|  29|          40|          17|
    |add_ln1116_fu_1546_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln1192_1_fu_1738_p2  |     +    |      0|  0|  63|          56|          56|
    |add_ln1192_fu_1585_p2    |     +    |      0|  0|  63|          56|          56|
    |add_ln1265_fu_1425_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln170_fu_1394_p2     |     +    |      0|  0|  15|           6|           1|
    |add_ln171_fu_1415_p2     |     +    |      0|  0|  15|           7|           6|
    |add_ln182_fu_1530_p2     |     +    |      0|  0|  15|           7|           1|
    |add_ln203_fu_1404_p2     |     +    |      0|  0|  12|          12|          12|
    |i_2_fu_1456_p2           |     +    |      0|  0|  15|           5|           1|
    |i_fu_1352_p2             |     +    |      0|  0|  15|           5|           1|
    |sub_ln1116_fu_1518_p2    |     -    |      0|  0|  12|          12|          12|
    |sub_ln1265_fu_1378_p2    |     -    |      0|  0|  12|          12|          12|
    |sub_ln703_35_fu_1443_p2  |     -    |      0|  0|  47|           1|          40|
    |sub_ln703_fu_1436_p2     |     -    |      0|  0|  47|           1|          40|
    |icmp_ln168_fu_1346_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln170_fu_1388_p2    |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln180_fu_1450_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln182_fu_1524_p2    |   icmp   |      0|  0|  11|           7|           7|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      8|  0| 515|         341|         401|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  59|         14|    1|         14|
    |i14_0_reg_1314          |   9|          2|    5|         10|
    |i_0_reg_1292            |   9|          2|    5|         10|
    |input_k_0_V_address0    |  15|          3|   11|         33|
    |input_q_0_V_address0    |  15|          3|   11|         33|
    |k16_0_0_reg_1326        |   9|          2|    7|         14|
    |k_0_0_reg_1303          |   9|          2|    6|         12|
    |rotated_k_0_V_address0  |  21|          4|   11|         44|
    |rotated_k_0_V_d0        |  15|          3|   40|        120|
    |rotated_q_0_V_address0  |  21|          4|   11|         44|
    |rotated_q_0_V_d0        |  15|          3|   40|        120|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 197|         42|  148|        454|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln170_reg_1770             |   6|   0|    6|          0|
    |add_ln182_reg_1983             |   7|   0|    7|          0|
    |ap_CS_fsm                      |  13|   0|   13|          0|
    |cos_tab_V_5_load_reg_2023      |  17|   0|   17|          0|
    |i14_0_reg_1314                 |   5|   0|    5|          0|
    |i_0_reg_1292                   |   5|   0|    5|          0|
    |i_2_reg_1810                   |   5|   0|    5|          0|
    |i_reg_1756                     |   5|   0|    5|          0|
    |input_k_0_V_addr_2_reg_1993    |  11|   0|   11|          0|
    |k16_0_0_reg_1326               |   7|   0|    7|          0|
    |k_0_0_reg_1303                 |   6|   0|    6|          0|
    |mul_ln1118_4_reg_2053          |  56|   0|   56|          0|
    |mul_ln1118_5_reg_2066          |  56|   0|   56|          0|
    |mul_ln1118_6_reg_2071          |  56|   0|   56|          0|
    |mul_ln1118_reg_2043            |  56|   0|   56|          0|
    |output_k_0_V_addr_reg_1998     |  11|   0|   11|          0|
    |output_q_32_0_0_V_1_reg_1820   |   4|   0|    4|          0|
    |output_q_33_0_0_V_1_reg_1825   |   4|   0|    4|          0|
    |output_q_34_0_0_V_1_reg_1830   |   4|   0|    4|          0|
    |output_q_35_0_0_V_1_reg_1835   |   4|   0|    4|          0|
    |output_q_36_0_0_V_1_reg_1840   |   4|   0|    4|          0|
    |output_q_37_0_0_V_1_reg_1845   |   4|   0|    4|          0|
    |output_q_38_0_0_V_1_reg_1850   |   4|   0|    4|          0|
    |output_q_39_0_0_V_1_reg_1855   |   4|   0|    4|          0|
    |output_q_40_0_0_V_1_reg_1860   |   4|   0|    4|          0|
    |output_q_41_0_0_V_1_reg_1865   |   4|   0|    4|          0|
    |output_q_42_0_0_V_1_reg_1870   |   4|   0|    4|          0|
    |output_q_43_0_0_V_1_reg_1875   |   4|   0|    4|          0|
    |output_q_44_0_0_V_1_reg_1880   |   4|   0|    4|          0|
    |output_q_45_0_0_V_1_reg_1885   |   4|   0|    4|          0|
    |output_q_46_0_0_V_1_reg_1890   |   4|   0|    4|          0|
    |output_q_47_0_0_V_1_reg_1895   |   4|   0|    4|          0|
    |output_q_48_0_0_V_1_reg_1900   |   4|   0|    4|          0|
    |output_q_49_0_0_V_1_reg_1905   |   4|   0|    4|          0|
    |output_q_50_0_0_V_1_reg_1910   |   4|   0|    4|          0|
    |output_q_51_0_0_V_1_reg_1915   |   4|   0|    4|          0|
    |output_q_52_0_0_V_1_reg_1920   |   4|   0|    4|          0|
    |output_q_53_0_0_V_1_reg_1925   |   4|   0|    4|          0|
    |output_q_54_0_0_V_1_reg_1930   |   4|   0|    4|          0|
    |output_q_55_0_0_V_1_reg_1935   |   4|   0|    4|          0|
    |output_q_56_0_0_V_1_reg_1940   |   4|   0|    4|          0|
    |output_q_57_0_0_V_1_reg_1945   |   4|   0|    4|          0|
    |output_q_58_0_0_V_1_reg_1950   |   4|   0|    4|          0|
    |output_q_59_0_0_V_1_reg_1955   |   4|   0|    4|          0|
    |output_q_60_0_0_V_1_reg_1960   |   4|   0|    4|          0|
    |output_q_61_0_0_V_1_reg_1965   |   4|   0|    4|          0|
    |output_q_62_0_0_V_1_reg_1970   |   4|   0|    4|          0|
    |output_q_63_0_0_V_1_reg_1975   |   4|   0|    4|          0|
    |reg_1338                       |  40|   0|   40|          0|
    |reg_1342                       |  40|   0|   40|          0|
    |rotated_k_0_V_addr_2_reg_2008  |  11|   0|   11|          0|
    |rotated_k_0_V_load_reg_2061    |  40|   0|   40|          0|
    |rotated_q_0_V_load_reg_2033    |  40|   0|   40|          0|
    |sext_ln1118_5_reg_2038         |  56|   0|   56|          0|
    |sext_ln1118_7_reg_2048         |  56|   0|   56|          0|
    |sext_ln1265_reg_1791           |  64|   0|   64|          0|
    |sext_ln203_reg_1775            |  64|   0|   64|          0|
    |sin_tab_V_5_load_reg_2028      |  17|   0|   17|          0|
    |sub_ln1116_reg_1815            |   7|   0|   12|          5|
    |sub_ln1265_reg_1761            |   7|   0|   12|          5|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 892|   0|  902|         10|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_done                     | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|input_q_0_V_address0        | out |   11|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_ce0             | out |    1|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_q0              |  in |   40|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_address1        | out |   11|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_ce1             | out |    1|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_q1              |  in |   40|  ap_memory |      input_q_0_V     |     array    |
|input_k_0_V_address0        | out |   11|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_ce0             | out |    1|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_q0              |  in |   40|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_address1        | out |   11|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_ce1             | out |    1|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_q1              |  in |   40|  ap_memory |      input_k_0_V     |     array    |
|output_q_0_0_V_address0     | out |    5|  ap_memory |    output_q_0_0_V    |     array    |
|output_q_0_0_V_ce0          | out |    1|  ap_memory |    output_q_0_0_V    |     array    |
|output_q_0_0_V_we0          | out |    1|  ap_memory |    output_q_0_0_V    |     array    |
|output_q_0_0_V_d0           | out |   40|  ap_memory |    output_q_0_0_V    |     array    |
|output_q_1_0_V_address0     | out |    5|  ap_memory |    output_q_1_0_V    |     array    |
|output_q_1_0_V_ce0          | out |    1|  ap_memory |    output_q_1_0_V    |     array    |
|output_q_1_0_V_we0          | out |    1|  ap_memory |    output_q_1_0_V    |     array    |
|output_q_1_0_V_d0           | out |   40|  ap_memory |    output_q_1_0_V    |     array    |
|output_q_2_0_V_address0     | out |    5|  ap_memory |    output_q_2_0_V    |     array    |
|output_q_2_0_V_ce0          | out |    1|  ap_memory |    output_q_2_0_V    |     array    |
|output_q_2_0_V_we0          | out |    1|  ap_memory |    output_q_2_0_V    |     array    |
|output_q_2_0_V_d0           | out |   40|  ap_memory |    output_q_2_0_V    |     array    |
|output_q_3_0_V_address0     | out |    5|  ap_memory |    output_q_3_0_V    |     array    |
|output_q_3_0_V_ce0          | out |    1|  ap_memory |    output_q_3_0_V    |     array    |
|output_q_3_0_V_we0          | out |    1|  ap_memory |    output_q_3_0_V    |     array    |
|output_q_3_0_V_d0           | out |   40|  ap_memory |    output_q_3_0_V    |     array    |
|output_q_4_0_V_address0     | out |    5|  ap_memory |    output_q_4_0_V    |     array    |
|output_q_4_0_V_ce0          | out |    1|  ap_memory |    output_q_4_0_V    |     array    |
|output_q_4_0_V_we0          | out |    1|  ap_memory |    output_q_4_0_V    |     array    |
|output_q_4_0_V_d0           | out |   40|  ap_memory |    output_q_4_0_V    |     array    |
|output_q_5_0_V_address0     | out |    5|  ap_memory |    output_q_5_0_V    |     array    |
|output_q_5_0_V_ce0          | out |    1|  ap_memory |    output_q_5_0_V    |     array    |
|output_q_5_0_V_we0          | out |    1|  ap_memory |    output_q_5_0_V    |     array    |
|output_q_5_0_V_d0           | out |   40|  ap_memory |    output_q_5_0_V    |     array    |
|output_q_6_0_V_address0     | out |    5|  ap_memory |    output_q_6_0_V    |     array    |
|output_q_6_0_V_ce0          | out |    1|  ap_memory |    output_q_6_0_V    |     array    |
|output_q_6_0_V_we0          | out |    1|  ap_memory |    output_q_6_0_V    |     array    |
|output_q_6_0_V_d0           | out |   40|  ap_memory |    output_q_6_0_V    |     array    |
|output_q_7_0_V_address0     | out |    5|  ap_memory |    output_q_7_0_V    |     array    |
|output_q_7_0_V_ce0          | out |    1|  ap_memory |    output_q_7_0_V    |     array    |
|output_q_7_0_V_we0          | out |    1|  ap_memory |    output_q_7_0_V    |     array    |
|output_q_7_0_V_d0           | out |   40|  ap_memory |    output_q_7_0_V    |     array    |
|output_q_8_0_V_address0     | out |    5|  ap_memory |    output_q_8_0_V    |     array    |
|output_q_8_0_V_ce0          | out |    1|  ap_memory |    output_q_8_0_V    |     array    |
|output_q_8_0_V_we0          | out |    1|  ap_memory |    output_q_8_0_V    |     array    |
|output_q_8_0_V_d0           | out |   40|  ap_memory |    output_q_8_0_V    |     array    |
|output_q_9_0_V_address0     | out |    5|  ap_memory |    output_q_9_0_V    |     array    |
|output_q_9_0_V_ce0          | out |    1|  ap_memory |    output_q_9_0_V    |     array    |
|output_q_9_0_V_we0          | out |    1|  ap_memory |    output_q_9_0_V    |     array    |
|output_q_9_0_V_d0           | out |   40|  ap_memory |    output_q_9_0_V    |     array    |
|output_q_10_0_V_address0    | out |    5|  ap_memory |    output_q_10_0_V   |     array    |
|output_q_10_0_V_ce0         | out |    1|  ap_memory |    output_q_10_0_V   |     array    |
|output_q_10_0_V_we0         | out |    1|  ap_memory |    output_q_10_0_V   |     array    |
|output_q_10_0_V_d0          | out |   40|  ap_memory |    output_q_10_0_V   |     array    |
|output_q_11_0_V_address0    | out |    5|  ap_memory |    output_q_11_0_V   |     array    |
|output_q_11_0_V_ce0         | out |    1|  ap_memory |    output_q_11_0_V   |     array    |
|output_q_11_0_V_we0         | out |    1|  ap_memory |    output_q_11_0_V   |     array    |
|output_q_11_0_V_d0          | out |   40|  ap_memory |    output_q_11_0_V   |     array    |
|output_q_12_0_V_address0    | out |    5|  ap_memory |    output_q_12_0_V   |     array    |
|output_q_12_0_V_ce0         | out |    1|  ap_memory |    output_q_12_0_V   |     array    |
|output_q_12_0_V_we0         | out |    1|  ap_memory |    output_q_12_0_V   |     array    |
|output_q_12_0_V_d0          | out |   40|  ap_memory |    output_q_12_0_V   |     array    |
|output_q_13_0_V_address0    | out |    5|  ap_memory |    output_q_13_0_V   |     array    |
|output_q_13_0_V_ce0         | out |    1|  ap_memory |    output_q_13_0_V   |     array    |
|output_q_13_0_V_we0         | out |    1|  ap_memory |    output_q_13_0_V   |     array    |
|output_q_13_0_V_d0          | out |   40|  ap_memory |    output_q_13_0_V   |     array    |
|output_q_14_0_V_address0    | out |    5|  ap_memory |    output_q_14_0_V   |     array    |
|output_q_14_0_V_ce0         | out |    1|  ap_memory |    output_q_14_0_V   |     array    |
|output_q_14_0_V_we0         | out |    1|  ap_memory |    output_q_14_0_V   |     array    |
|output_q_14_0_V_d0          | out |   40|  ap_memory |    output_q_14_0_V   |     array    |
|output_q_15_0_V_address0    | out |    5|  ap_memory |    output_q_15_0_V   |     array    |
|output_q_15_0_V_ce0         | out |    1|  ap_memory |    output_q_15_0_V   |     array    |
|output_q_15_0_V_we0         | out |    1|  ap_memory |    output_q_15_0_V   |     array    |
|output_q_15_0_V_d0          | out |   40|  ap_memory |    output_q_15_0_V   |     array    |
|output_q_16_0_V_address0    | out |    5|  ap_memory |    output_q_16_0_V   |     array    |
|output_q_16_0_V_ce0         | out |    1|  ap_memory |    output_q_16_0_V   |     array    |
|output_q_16_0_V_we0         | out |    1|  ap_memory |    output_q_16_0_V   |     array    |
|output_q_16_0_V_d0          | out |   40|  ap_memory |    output_q_16_0_V   |     array    |
|output_q_17_0_V_address0    | out |    5|  ap_memory |    output_q_17_0_V   |     array    |
|output_q_17_0_V_ce0         | out |    1|  ap_memory |    output_q_17_0_V   |     array    |
|output_q_17_0_V_we0         | out |    1|  ap_memory |    output_q_17_0_V   |     array    |
|output_q_17_0_V_d0          | out |   40|  ap_memory |    output_q_17_0_V   |     array    |
|output_q_18_0_V_address0    | out |    5|  ap_memory |    output_q_18_0_V   |     array    |
|output_q_18_0_V_ce0         | out |    1|  ap_memory |    output_q_18_0_V   |     array    |
|output_q_18_0_V_we0         | out |    1|  ap_memory |    output_q_18_0_V   |     array    |
|output_q_18_0_V_d0          | out |   40|  ap_memory |    output_q_18_0_V   |     array    |
|output_q_19_0_V_address0    | out |    5|  ap_memory |    output_q_19_0_V   |     array    |
|output_q_19_0_V_ce0         | out |    1|  ap_memory |    output_q_19_0_V   |     array    |
|output_q_19_0_V_we0         | out |    1|  ap_memory |    output_q_19_0_V   |     array    |
|output_q_19_0_V_d0          | out |   40|  ap_memory |    output_q_19_0_V   |     array    |
|output_q_20_0_V_address0    | out |    5|  ap_memory |    output_q_20_0_V   |     array    |
|output_q_20_0_V_ce0         | out |    1|  ap_memory |    output_q_20_0_V   |     array    |
|output_q_20_0_V_we0         | out |    1|  ap_memory |    output_q_20_0_V   |     array    |
|output_q_20_0_V_d0          | out |   40|  ap_memory |    output_q_20_0_V   |     array    |
|output_q_21_0_V_address0    | out |    5|  ap_memory |    output_q_21_0_V   |     array    |
|output_q_21_0_V_ce0         | out |    1|  ap_memory |    output_q_21_0_V   |     array    |
|output_q_21_0_V_we0         | out |    1|  ap_memory |    output_q_21_0_V   |     array    |
|output_q_21_0_V_d0          | out |   40|  ap_memory |    output_q_21_0_V   |     array    |
|output_q_22_0_V_address0    | out |    5|  ap_memory |    output_q_22_0_V   |     array    |
|output_q_22_0_V_ce0         | out |    1|  ap_memory |    output_q_22_0_V   |     array    |
|output_q_22_0_V_we0         | out |    1|  ap_memory |    output_q_22_0_V   |     array    |
|output_q_22_0_V_d0          | out |   40|  ap_memory |    output_q_22_0_V   |     array    |
|output_q_23_0_V_address0    | out |    5|  ap_memory |    output_q_23_0_V   |     array    |
|output_q_23_0_V_ce0         | out |    1|  ap_memory |    output_q_23_0_V   |     array    |
|output_q_23_0_V_we0         | out |    1|  ap_memory |    output_q_23_0_V   |     array    |
|output_q_23_0_V_d0          | out |   40|  ap_memory |    output_q_23_0_V   |     array    |
|output_q_24_0_V_address0    | out |    5|  ap_memory |    output_q_24_0_V   |     array    |
|output_q_24_0_V_ce0         | out |    1|  ap_memory |    output_q_24_0_V   |     array    |
|output_q_24_0_V_we0         | out |    1|  ap_memory |    output_q_24_0_V   |     array    |
|output_q_24_0_V_d0          | out |   40|  ap_memory |    output_q_24_0_V   |     array    |
|output_q_25_0_V_address0    | out |    5|  ap_memory |    output_q_25_0_V   |     array    |
|output_q_25_0_V_ce0         | out |    1|  ap_memory |    output_q_25_0_V   |     array    |
|output_q_25_0_V_we0         | out |    1|  ap_memory |    output_q_25_0_V   |     array    |
|output_q_25_0_V_d0          | out |   40|  ap_memory |    output_q_25_0_V   |     array    |
|output_q_26_0_V_address0    | out |    5|  ap_memory |    output_q_26_0_V   |     array    |
|output_q_26_0_V_ce0         | out |    1|  ap_memory |    output_q_26_0_V   |     array    |
|output_q_26_0_V_we0         | out |    1|  ap_memory |    output_q_26_0_V   |     array    |
|output_q_26_0_V_d0          | out |   40|  ap_memory |    output_q_26_0_V   |     array    |
|output_q_27_0_V_address0    | out |    5|  ap_memory |    output_q_27_0_V   |     array    |
|output_q_27_0_V_ce0         | out |    1|  ap_memory |    output_q_27_0_V   |     array    |
|output_q_27_0_V_we0         | out |    1|  ap_memory |    output_q_27_0_V   |     array    |
|output_q_27_0_V_d0          | out |   40|  ap_memory |    output_q_27_0_V   |     array    |
|output_q_28_0_V_address0    | out |    5|  ap_memory |    output_q_28_0_V   |     array    |
|output_q_28_0_V_ce0         | out |    1|  ap_memory |    output_q_28_0_V   |     array    |
|output_q_28_0_V_we0         | out |    1|  ap_memory |    output_q_28_0_V   |     array    |
|output_q_28_0_V_d0          | out |   40|  ap_memory |    output_q_28_0_V   |     array    |
|output_q_29_0_V_address0    | out |    5|  ap_memory |    output_q_29_0_V   |     array    |
|output_q_29_0_V_ce0         | out |    1|  ap_memory |    output_q_29_0_V   |     array    |
|output_q_29_0_V_we0         | out |    1|  ap_memory |    output_q_29_0_V   |     array    |
|output_q_29_0_V_d0          | out |   40|  ap_memory |    output_q_29_0_V   |     array    |
|output_q_30_0_V_address0    | out |    5|  ap_memory |    output_q_30_0_V   |     array    |
|output_q_30_0_V_ce0         | out |    1|  ap_memory |    output_q_30_0_V   |     array    |
|output_q_30_0_V_we0         | out |    1|  ap_memory |    output_q_30_0_V   |     array    |
|output_q_30_0_V_d0          | out |   40|  ap_memory |    output_q_30_0_V   |     array    |
|output_q_31_0_V_address0    | out |    5|  ap_memory |    output_q_31_0_V   |     array    |
|output_q_31_0_V_ce0         | out |    1|  ap_memory |    output_q_31_0_V   |     array    |
|output_q_31_0_V_we0         | out |    1|  ap_memory |    output_q_31_0_V   |     array    |
|output_q_31_0_V_d0          | out |   40|  ap_memory |    output_q_31_0_V   |     array    |
|output_q_32_0_0_V_address0  | out |    4|  ap_memory |   output_q_32_0_0_V  |     array    |
|output_q_32_0_0_V_ce0       | out |    1|  ap_memory |   output_q_32_0_0_V  |     array    |
|output_q_32_0_0_V_we0       | out |    1|  ap_memory |   output_q_32_0_0_V  |     array    |
|output_q_32_0_0_V_d0        | out |   40|  ap_memory |   output_q_32_0_0_V  |     array    |
|output_q_33_0_0_V_address0  | out |    4|  ap_memory |   output_q_33_0_0_V  |     array    |
|output_q_33_0_0_V_ce0       | out |    1|  ap_memory |   output_q_33_0_0_V  |     array    |
|output_q_33_0_0_V_we0       | out |    1|  ap_memory |   output_q_33_0_0_V  |     array    |
|output_q_33_0_0_V_d0        | out |   40|  ap_memory |   output_q_33_0_0_V  |     array    |
|output_q_34_0_0_V_address0  | out |    4|  ap_memory |   output_q_34_0_0_V  |     array    |
|output_q_34_0_0_V_ce0       | out |    1|  ap_memory |   output_q_34_0_0_V  |     array    |
|output_q_34_0_0_V_we0       | out |    1|  ap_memory |   output_q_34_0_0_V  |     array    |
|output_q_34_0_0_V_d0        | out |   40|  ap_memory |   output_q_34_0_0_V  |     array    |
|output_q_35_0_0_V_address0  | out |    4|  ap_memory |   output_q_35_0_0_V  |     array    |
|output_q_35_0_0_V_ce0       | out |    1|  ap_memory |   output_q_35_0_0_V  |     array    |
|output_q_35_0_0_V_we0       | out |    1|  ap_memory |   output_q_35_0_0_V  |     array    |
|output_q_35_0_0_V_d0        | out |   40|  ap_memory |   output_q_35_0_0_V  |     array    |
|output_q_36_0_0_V_address0  | out |    4|  ap_memory |   output_q_36_0_0_V  |     array    |
|output_q_36_0_0_V_ce0       | out |    1|  ap_memory |   output_q_36_0_0_V  |     array    |
|output_q_36_0_0_V_we0       | out |    1|  ap_memory |   output_q_36_0_0_V  |     array    |
|output_q_36_0_0_V_d0        | out |   40|  ap_memory |   output_q_36_0_0_V  |     array    |
|output_q_37_0_0_V_address0  | out |    4|  ap_memory |   output_q_37_0_0_V  |     array    |
|output_q_37_0_0_V_ce0       | out |    1|  ap_memory |   output_q_37_0_0_V  |     array    |
|output_q_37_0_0_V_we0       | out |    1|  ap_memory |   output_q_37_0_0_V  |     array    |
|output_q_37_0_0_V_d0        | out |   40|  ap_memory |   output_q_37_0_0_V  |     array    |
|output_q_38_0_0_V_address0  | out |    4|  ap_memory |   output_q_38_0_0_V  |     array    |
|output_q_38_0_0_V_ce0       | out |    1|  ap_memory |   output_q_38_0_0_V  |     array    |
|output_q_38_0_0_V_we0       | out |    1|  ap_memory |   output_q_38_0_0_V  |     array    |
|output_q_38_0_0_V_d0        | out |   40|  ap_memory |   output_q_38_0_0_V  |     array    |
|output_q_39_0_0_V_address0  | out |    4|  ap_memory |   output_q_39_0_0_V  |     array    |
|output_q_39_0_0_V_ce0       | out |    1|  ap_memory |   output_q_39_0_0_V  |     array    |
|output_q_39_0_0_V_we0       | out |    1|  ap_memory |   output_q_39_0_0_V  |     array    |
|output_q_39_0_0_V_d0        | out |   40|  ap_memory |   output_q_39_0_0_V  |     array    |
|output_q_40_0_0_V_address0  | out |    4|  ap_memory |   output_q_40_0_0_V  |     array    |
|output_q_40_0_0_V_ce0       | out |    1|  ap_memory |   output_q_40_0_0_V  |     array    |
|output_q_40_0_0_V_we0       | out |    1|  ap_memory |   output_q_40_0_0_V  |     array    |
|output_q_40_0_0_V_d0        | out |   40|  ap_memory |   output_q_40_0_0_V  |     array    |
|output_q_41_0_0_V_address0  | out |    4|  ap_memory |   output_q_41_0_0_V  |     array    |
|output_q_41_0_0_V_ce0       | out |    1|  ap_memory |   output_q_41_0_0_V  |     array    |
|output_q_41_0_0_V_we0       | out |    1|  ap_memory |   output_q_41_0_0_V  |     array    |
|output_q_41_0_0_V_d0        | out |   40|  ap_memory |   output_q_41_0_0_V  |     array    |
|output_q_42_0_0_V_address0  | out |    4|  ap_memory |   output_q_42_0_0_V  |     array    |
|output_q_42_0_0_V_ce0       | out |    1|  ap_memory |   output_q_42_0_0_V  |     array    |
|output_q_42_0_0_V_we0       | out |    1|  ap_memory |   output_q_42_0_0_V  |     array    |
|output_q_42_0_0_V_d0        | out |   40|  ap_memory |   output_q_42_0_0_V  |     array    |
|output_q_43_0_0_V_address0  | out |    4|  ap_memory |   output_q_43_0_0_V  |     array    |
|output_q_43_0_0_V_ce0       | out |    1|  ap_memory |   output_q_43_0_0_V  |     array    |
|output_q_43_0_0_V_we0       | out |    1|  ap_memory |   output_q_43_0_0_V  |     array    |
|output_q_43_0_0_V_d0        | out |   40|  ap_memory |   output_q_43_0_0_V  |     array    |
|output_q_44_0_0_V_address0  | out |    4|  ap_memory |   output_q_44_0_0_V  |     array    |
|output_q_44_0_0_V_ce0       | out |    1|  ap_memory |   output_q_44_0_0_V  |     array    |
|output_q_44_0_0_V_we0       | out |    1|  ap_memory |   output_q_44_0_0_V  |     array    |
|output_q_44_0_0_V_d0        | out |   40|  ap_memory |   output_q_44_0_0_V  |     array    |
|output_q_45_0_0_V_address0  | out |    4|  ap_memory |   output_q_45_0_0_V  |     array    |
|output_q_45_0_0_V_ce0       | out |    1|  ap_memory |   output_q_45_0_0_V  |     array    |
|output_q_45_0_0_V_we0       | out |    1|  ap_memory |   output_q_45_0_0_V  |     array    |
|output_q_45_0_0_V_d0        | out |   40|  ap_memory |   output_q_45_0_0_V  |     array    |
|output_q_46_0_0_V_address0  | out |    4|  ap_memory |   output_q_46_0_0_V  |     array    |
|output_q_46_0_0_V_ce0       | out |    1|  ap_memory |   output_q_46_0_0_V  |     array    |
|output_q_46_0_0_V_we0       | out |    1|  ap_memory |   output_q_46_0_0_V  |     array    |
|output_q_46_0_0_V_d0        | out |   40|  ap_memory |   output_q_46_0_0_V  |     array    |
|output_q_47_0_0_V_address0  | out |    4|  ap_memory |   output_q_47_0_0_V  |     array    |
|output_q_47_0_0_V_ce0       | out |    1|  ap_memory |   output_q_47_0_0_V  |     array    |
|output_q_47_0_0_V_we0       | out |    1|  ap_memory |   output_q_47_0_0_V  |     array    |
|output_q_47_0_0_V_d0        | out |   40|  ap_memory |   output_q_47_0_0_V  |     array    |
|output_q_48_0_0_V_address0  | out |    4|  ap_memory |   output_q_48_0_0_V  |     array    |
|output_q_48_0_0_V_ce0       | out |    1|  ap_memory |   output_q_48_0_0_V  |     array    |
|output_q_48_0_0_V_we0       | out |    1|  ap_memory |   output_q_48_0_0_V  |     array    |
|output_q_48_0_0_V_d0        | out |   40|  ap_memory |   output_q_48_0_0_V  |     array    |
|output_q_49_0_0_V_address0  | out |    4|  ap_memory |   output_q_49_0_0_V  |     array    |
|output_q_49_0_0_V_ce0       | out |    1|  ap_memory |   output_q_49_0_0_V  |     array    |
|output_q_49_0_0_V_we0       | out |    1|  ap_memory |   output_q_49_0_0_V  |     array    |
|output_q_49_0_0_V_d0        | out |   40|  ap_memory |   output_q_49_0_0_V  |     array    |
|output_q_50_0_0_V_address0  | out |    4|  ap_memory |   output_q_50_0_0_V  |     array    |
|output_q_50_0_0_V_ce0       | out |    1|  ap_memory |   output_q_50_0_0_V  |     array    |
|output_q_50_0_0_V_we0       | out |    1|  ap_memory |   output_q_50_0_0_V  |     array    |
|output_q_50_0_0_V_d0        | out |   40|  ap_memory |   output_q_50_0_0_V  |     array    |
|output_q_51_0_0_V_address0  | out |    4|  ap_memory |   output_q_51_0_0_V  |     array    |
|output_q_51_0_0_V_ce0       | out |    1|  ap_memory |   output_q_51_0_0_V  |     array    |
|output_q_51_0_0_V_we0       | out |    1|  ap_memory |   output_q_51_0_0_V  |     array    |
|output_q_51_0_0_V_d0        | out |   40|  ap_memory |   output_q_51_0_0_V  |     array    |
|output_q_52_0_0_V_address0  | out |    4|  ap_memory |   output_q_52_0_0_V  |     array    |
|output_q_52_0_0_V_ce0       | out |    1|  ap_memory |   output_q_52_0_0_V  |     array    |
|output_q_52_0_0_V_we0       | out |    1|  ap_memory |   output_q_52_0_0_V  |     array    |
|output_q_52_0_0_V_d0        | out |   40|  ap_memory |   output_q_52_0_0_V  |     array    |
|output_q_53_0_0_V_address0  | out |    4|  ap_memory |   output_q_53_0_0_V  |     array    |
|output_q_53_0_0_V_ce0       | out |    1|  ap_memory |   output_q_53_0_0_V  |     array    |
|output_q_53_0_0_V_we0       | out |    1|  ap_memory |   output_q_53_0_0_V  |     array    |
|output_q_53_0_0_V_d0        | out |   40|  ap_memory |   output_q_53_0_0_V  |     array    |
|output_q_54_0_0_V_address0  | out |    4|  ap_memory |   output_q_54_0_0_V  |     array    |
|output_q_54_0_0_V_ce0       | out |    1|  ap_memory |   output_q_54_0_0_V  |     array    |
|output_q_54_0_0_V_we0       | out |    1|  ap_memory |   output_q_54_0_0_V  |     array    |
|output_q_54_0_0_V_d0        | out |   40|  ap_memory |   output_q_54_0_0_V  |     array    |
|output_q_55_0_0_V_address0  | out |    4|  ap_memory |   output_q_55_0_0_V  |     array    |
|output_q_55_0_0_V_ce0       | out |    1|  ap_memory |   output_q_55_0_0_V  |     array    |
|output_q_55_0_0_V_we0       | out |    1|  ap_memory |   output_q_55_0_0_V  |     array    |
|output_q_55_0_0_V_d0        | out |   40|  ap_memory |   output_q_55_0_0_V  |     array    |
|output_q_56_0_0_V_address0  | out |    4|  ap_memory |   output_q_56_0_0_V  |     array    |
|output_q_56_0_0_V_ce0       | out |    1|  ap_memory |   output_q_56_0_0_V  |     array    |
|output_q_56_0_0_V_we0       | out |    1|  ap_memory |   output_q_56_0_0_V  |     array    |
|output_q_56_0_0_V_d0        | out |   40|  ap_memory |   output_q_56_0_0_V  |     array    |
|output_q_57_0_0_V_address0  | out |    4|  ap_memory |   output_q_57_0_0_V  |     array    |
|output_q_57_0_0_V_ce0       | out |    1|  ap_memory |   output_q_57_0_0_V  |     array    |
|output_q_57_0_0_V_we0       | out |    1|  ap_memory |   output_q_57_0_0_V  |     array    |
|output_q_57_0_0_V_d0        | out |   40|  ap_memory |   output_q_57_0_0_V  |     array    |
|output_q_58_0_0_V_address0  | out |    4|  ap_memory |   output_q_58_0_0_V  |     array    |
|output_q_58_0_0_V_ce0       | out |    1|  ap_memory |   output_q_58_0_0_V  |     array    |
|output_q_58_0_0_V_we0       | out |    1|  ap_memory |   output_q_58_0_0_V  |     array    |
|output_q_58_0_0_V_d0        | out |   40|  ap_memory |   output_q_58_0_0_V  |     array    |
|output_q_59_0_0_V_address0  | out |    4|  ap_memory |   output_q_59_0_0_V  |     array    |
|output_q_59_0_0_V_ce0       | out |    1|  ap_memory |   output_q_59_0_0_V  |     array    |
|output_q_59_0_0_V_we0       | out |    1|  ap_memory |   output_q_59_0_0_V  |     array    |
|output_q_59_0_0_V_d0        | out |   40|  ap_memory |   output_q_59_0_0_V  |     array    |
|output_q_60_0_0_V_address0  | out |    4|  ap_memory |   output_q_60_0_0_V  |     array    |
|output_q_60_0_0_V_ce0       | out |    1|  ap_memory |   output_q_60_0_0_V  |     array    |
|output_q_60_0_0_V_we0       | out |    1|  ap_memory |   output_q_60_0_0_V  |     array    |
|output_q_60_0_0_V_d0        | out |   40|  ap_memory |   output_q_60_0_0_V  |     array    |
|output_q_61_0_0_V_address0  | out |    4|  ap_memory |   output_q_61_0_0_V  |     array    |
|output_q_61_0_0_V_ce0       | out |    1|  ap_memory |   output_q_61_0_0_V  |     array    |
|output_q_61_0_0_V_we0       | out |    1|  ap_memory |   output_q_61_0_0_V  |     array    |
|output_q_61_0_0_V_d0        | out |   40|  ap_memory |   output_q_61_0_0_V  |     array    |
|output_q_62_0_0_V_address0  | out |    4|  ap_memory |   output_q_62_0_0_V  |     array    |
|output_q_62_0_0_V_ce0       | out |    1|  ap_memory |   output_q_62_0_0_V  |     array    |
|output_q_62_0_0_V_we0       | out |    1|  ap_memory |   output_q_62_0_0_V  |     array    |
|output_q_62_0_0_V_d0        | out |   40|  ap_memory |   output_q_62_0_0_V  |     array    |
|output_q_63_0_0_V_address0  | out |    4|  ap_memory |   output_q_63_0_0_V  |     array    |
|output_q_63_0_0_V_ce0       | out |    1|  ap_memory |   output_q_63_0_0_V  |     array    |
|output_q_63_0_0_V_we0       | out |    1|  ap_memory |   output_q_63_0_0_V  |     array    |
|output_q_63_0_0_V_d0        | out |   40|  ap_memory |   output_q_63_0_0_V  |     array    |
|output_k_0_V_address0       | out |   11|  ap_memory |     output_k_0_V     |     array    |
|output_k_0_V_ce0            | out |    1|  ap_memory |     output_k_0_V     |     array    |
|output_k_0_V_we0            | out |    1|  ap_memory |     output_k_0_V     |     array    |
|output_k_0_V_d0             | out |   40|  ap_memory |     output_k_0_V     |     array    |
+----------------------------+-----+-----+------------+----------------------+--------------+

