// Seed: 1464057618
module module_0 (
    input wire id_0,
    input wor id_1,
    input wand id_2,
    output tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input wire id_8,
    input supply0 id_9,
    input wand id_10,
    input tri id_11,
    input tri1 id_12
);
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd86,
    parameter id_9 = 32'd94
) (
    input tri1 id_0,
    input tri0 id_1,
    input wor id_2,
    input wire _id_3,
    input supply1 id_4
    , id_12,
    output wand id_5,
    input uwire id_6,
    inout tri id_7,
    output tri0 id_8
    , id_13,
    output tri _id_9,
    output wire id_10
);
  tri0 id_14, id_15;
  assign id_14 = -1;
  logic id_16;
  ;
  wire id_17, id_18[id_3 : id_9], id_19;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_2,
      id_7,
      id_8,
      id_4,
      id_7,
      id_1,
      id_7,
      id_6,
      id_2,
      id_7,
      id_2
  );
endmodule
