<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2024.2 (Version 2024.2.0.13)</text>
<text>Date: Mon Nov 24 14:07:17 2025
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPF300TS</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>IND</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>TMR_TOP</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\tcl_monster\libero_projects\tmr\miv_tmr_mpf300\synthesis\TMR_TOP.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>25071</cell>
 <cell>299544</cell>
 <cell>8.37</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>12405</cell>
 <cell>299544</cell>
 <cell>4.14</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>1536</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>16</cell>
 <cell>512</cell>
 <cell>3.12</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>16</cell>
 <cell>512</cell>
 <cell>3.12</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>256</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>21</cell>
 <cell>2772</cell>
 <cell>0.76</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>0</cell>
 <cell>952</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>0</cell>
 <cell>924</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>2</cell>
 <cell>48</cell>
 <cell>4.17</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>16</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>24819</cell>
 <cell>12153</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>252</cell>
 <cell>252</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>25071</cell>
 <cell>12405</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>9</cell>
 <cell>24</cell>
</row>
<row>
 <cell>17</cell>
 <cell>12</cell>
</row>
<row>
 <cell>30</cell>
 <cell>3</cell>
</row>
<row>
 <cell>31</cell>
 <cell>3</cell>
</row>
<row>
 <cell>32</cell>
 <cell>12</cell>
</row>
<row>
 <cell>33</cell>
 <cell>12</cell>
</row>
<row>
 <cell>64</cell>
 <cell>3</cell>
</row>
<row>
 <cell>65</cell>
 <cell>6</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>75</cell>
</row>
</table>
<section><name>Detailed 4LUT Groups Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>90</cell>
</row>
<row>
 <cell>22</cell>
 <cell>3</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>93</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>14</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>12367</cell>
 <cell>INT_NET</cell>
 <cell>Net   : NN_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: I_1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>2019</cell>
 <cell>INT_NET</cell>
 <cell>Net   : RST_N_IN_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: I_2/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>2491</cell>
 <cell>INT_NET</cell>
 <cell>Net   : RST_N_IN_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: RST_N_IN_ibuf</cell>
</row>
<row>
 <cell>246</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/cpu_debug_mode_net</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode_1_voter_SYN_VL</cell>
</row>
<row>
 <cell>245</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/cpu_debug_mode_net</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode_1_voter_SYN_VL</cell>
</row>
<row>
 <cell>244</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/cpu_debug_mode_net</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode_1_voter_SYN_VL</cell>
</row>
<row>
 <cell>195</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_mul_cnt_0_sqmuxa_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_mul_cnt_0_sqmuxa</cell>
</row>
<row>
 <cell>195</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_mul_cnt_0_sqmuxa_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_mul_cnt_0_sqmuxa</cell>
</row>
<row>
 <cell>195</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_mul_cnt_0_sqmuxa_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_mul_cnt_0_sqmuxa</cell>
</row>
<row>
 <cell>192</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNI5Q1IR_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNI5Q1IR</cell>
</row>
<row>
 <cell>192</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNIFETFQ_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNIFETFQ</cell>
</row>
<row>
 <cell>192</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNIR56K41_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNIR56K41</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>2491</cell>
 <cell>INT_NET</cell>
 <cell>Net   : RST_N_IN_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: RST_N_IN_ibuf</cell>
</row>
<row>
 <cell>246</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/cpu_debug_mode_net</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode_1_voter_SYN_VL</cell>
</row>
<row>
 <cell>245</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/cpu_debug_mode_net</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode_1_voter_SYN_VL</cell>
</row>
<row>
 <cell>244</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/cpu_debug_mode_net</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode_1_voter_SYN_VL</cell>
</row>
<row>
 <cell>195</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_mul_cnt_0_sqmuxa_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_mul_cnt_0_sqmuxa</cell>
</row>
<row>
 <cell>195</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_mul_cnt_0_sqmuxa_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_mul_cnt_0_sqmuxa</cell>
</row>
<row>
 <cell>195</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_mul_cnt_0_sqmuxa_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_mul_cnt_0_sqmuxa</cell>
</row>
<row>
 <cell>192</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNI5Q1IR_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNI5Q1IR</cell>
</row>
<row>
 <cell>192</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNIFETFQ_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNIFETFQ</cell>
</row>
<row>
 <cell>192</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNIR56K41_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNIR56K41</cell>
</row>
</table>
</doc>
