ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "../../CM7/Core/Src/main.c"
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB154:
   1:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM7/Core/Src/main.c **** /**
   3:../../CM7/Core/Src/main.c ****   ******************************************************************************
   4:../../CM7/Core/Src/main.c ****   * @file           : main.c
   5:../../CM7/Core/Src/main.c ****   * @brief          : Main program body
   6:../../CM7/Core/Src/main.c ****   ******************************************************************************
   7:../../CM7/Core/Src/main.c ****   * @attention
   8:../../CM7/Core/Src/main.c ****   *
   9:../../CM7/Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:../../CM7/Core/Src/main.c ****   * All rights reserved.
  11:../../CM7/Core/Src/main.c ****   *
  12:../../CM7/Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../CM7/Core/Src/main.c ****   * in the root directory of this software component.
  14:../../CM7/Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM7/Core/Src/main.c ****   *
  16:../../CM7/Core/Src/main.c ****   ******************************************************************************
  17:../../CM7/Core/Src/main.c ****   */
  18:../../CM7/Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM7/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM7/Core/Src/main.c **** #include "main.h"
  21:../../CM7/Core/Src/main.c **** #include "string.h"
  22:../../CM7/Core/Src/main.c **** #include "cmsis_os.h"
  23:../../CM7/Core/Src/main.c **** 
  24:../../CM7/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:../../CM7/Core/Src/main.c **** 
  27:../../CM7/Core/Src/main.c **** /* USER CODE END Includes */
  28:../../CM7/Core/Src/main.c **** 
  29:../../CM7/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:../../CM7/Core/Src/main.c **** 
  32:../../CM7/Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 2


  33:../../CM7/Core/Src/main.c **** 
  34:../../CM7/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:../../CM7/Core/Src/main.c **** 
  37:../../CM7/Core/Src/main.c **** #ifndef HSEM_ID_0
  38:../../CM7/Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  39:../../CM7/Core/Src/main.c **** #endif
  40:../../CM7/Core/Src/main.c **** 
  41:../../CM7/Core/Src/main.c **** /* USER CODE END PD */
  42:../../CM7/Core/Src/main.c **** 
  43:../../CM7/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:../../CM7/Core/Src/main.c **** 
  46:../../CM7/Core/Src/main.c **** /* USER CODE END PM */
  47:../../CM7/Core/Src/main.c **** 
  48:../../CM7/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  49:../../CM7/Core/Src/main.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  50:../../CM7/Core/Src/main.c **** #pragma location=0x30000000
  51:../../CM7/Core/Src/main.c **** ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx DMA Descriptors */
  52:../../CM7/Core/Src/main.c **** #pragma location=0x30000200
  53:../../CM7/Core/Src/main.c **** ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx DMA Descriptors */
  54:../../CM7/Core/Src/main.c **** 
  55:../../CM7/Core/Src/main.c **** #elif defined ( __CC_ARM )  /* MDK ARM Compiler */
  56:../../CM7/Core/Src/main.c **** 
  57:../../CM7/Core/Src/main.c **** __attribute__((at(0x30000000))) ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx D
  58:../../CM7/Core/Src/main.c **** __attribute__((at(0x30000200))) ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx D
  59:../../CM7/Core/Src/main.c **** 
  60:../../CM7/Core/Src/main.c **** #elif defined ( __GNUC__ ) /* GNU Compiler */
  61:../../CM7/Core/Src/main.c **** ETH_DMADescTypeDef DMARxDscrTab[ETH_RX_DESC_CNT] __attribute__((section(".RxDecripSection"))); /* E
  62:../../CM7/Core/Src/main.c **** ETH_DMADescTypeDef DMATxDscrTab[ETH_TX_DESC_CNT] __attribute__((section(".TxDecripSection")));   /*
  63:../../CM7/Core/Src/main.c **** 
  64:../../CM7/Core/Src/main.c **** #endif
  65:../../CM7/Core/Src/main.c **** 
  66:../../CM7/Core/Src/main.c **** ETH_TxPacketConfig TxConfig;
  67:../../CM7/Core/Src/main.c **** 
  68:../../CM7/Core/Src/main.c **** ETH_HandleTypeDef heth;
  69:../../CM7/Core/Src/main.c **** 
  70:../../CM7/Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  71:../../CM7/Core/Src/main.c **** 
  72:../../CM7/Core/Src/main.c **** UART_HandleTypeDef huart3;
  73:../../CM7/Core/Src/main.c **** 
  74:../../CM7/Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  75:../../CM7/Core/Src/main.c **** 
  76:../../CM7/Core/Src/main.c **** /* Definitions for defaultTask */
  77:../../CM7/Core/Src/main.c **** osThreadId_t defaultTaskHandle;
  78:../../CM7/Core/Src/main.c **** const osThreadAttr_t defaultTask_attributes = {
  79:../../CM7/Core/Src/main.c ****   .name = "defaultTask",
  80:../../CM7/Core/Src/main.c ****   .stack_size = 128 * 4,
  81:../../CM7/Core/Src/main.c ****   .priority = (osPriority_t) osPriorityNormal,
  82:../../CM7/Core/Src/main.c **** };
  83:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PV */
  84:../../CM7/Core/Src/main.c **** 
  85:../../CM7/Core/Src/main.c **** /* USER CODE END PV */
  86:../../CM7/Core/Src/main.c **** 
  87:../../CM7/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  88:../../CM7/Core/Src/main.c **** void SystemClock_Config(void);
  89:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void);
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 3


  90:../../CM7/Core/Src/main.c **** static void MX_ETH_Init(void);
  91:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  92:../../CM7/Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  93:../../CM7/Core/Src/main.c **** static void MX_RTC_Init(void);
  94:../../CM7/Core/Src/main.c **** void StartDefaultTask(void *argument);
  95:../../CM7/Core/Src/main.c **** 
  96:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  97:../../CM7/Core/Src/main.c **** 
  98:../../CM7/Core/Src/main.c **** /* USER CODE END PFP */
  99:../../CM7/Core/Src/main.c **** 
 100:../../CM7/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 101:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 0 */
 102:../../CM7/Core/Src/main.c **** 
 103:../../CM7/Core/Src/main.c **** /* USER CODE END 0 */
 104:../../CM7/Core/Src/main.c **** 
 105:../../CM7/Core/Src/main.c **** /**
 106:../../CM7/Core/Src/main.c ****   * @brief  The application entry point.
 107:../../CM7/Core/Src/main.c ****   * @retval int
 108:../../CM7/Core/Src/main.c ****   */
 109:../../CM7/Core/Src/main.c **** int main(void)
 110:../../CM7/Core/Src/main.c **** {
 111:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 112:../../CM7/Core/Src/main.c **** 
 113:../../CM7/Core/Src/main.c ****   /* USER CODE END 1 */
 114:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_0 */
 115:../../CM7/Core/Src/main.c ****   int32_t timeout;
 116:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
 117:../../CM7/Core/Src/main.c **** 
 118:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
 119:../../CM7/Core/Src/main.c ****   /* Wait until CPU2 boots and enters in stop mode or timeout*/
 120:../../CM7/Core/Src/main.c ****   timeout = 0xFFFF;
 121:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 122:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 123:../../CM7/Core/Src/main.c ****   {
 124:../../CM7/Core/Src/main.c ****   Error_Handler();
 125:../../CM7/Core/Src/main.c ****   }
 126:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
 127:../../CM7/Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 128:../../CM7/Core/Src/main.c **** 
 129:../../CM7/Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 130:../../CM7/Core/Src/main.c ****   HAL_Init();
 131:../../CM7/Core/Src/main.c **** 
 132:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Init */
 133:../../CM7/Core/Src/main.c **** 
 134:../../CM7/Core/Src/main.c ****   /* USER CODE END Init */
 135:../../CM7/Core/Src/main.c **** 
 136:../../CM7/Core/Src/main.c ****   /* Configure the system clock */
 137:../../CM7/Core/Src/main.c ****   SystemClock_Config();
 138:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 139:../../CM7/Core/Src/main.c **** /* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
 140:../../CM7/Core/Src/main.c **** HSEM notification */
 141:../../CM7/Core/Src/main.c **** /*HW semaphore Clock enable*/
 142:../../CM7/Core/Src/main.c **** __HAL_RCC_HSEM_CLK_ENABLE();
 143:../../CM7/Core/Src/main.c **** /*Take HSEM */
 144:../../CM7/Core/Src/main.c **** HAL_HSEM_FastTake(HSEM_ID_0);
 145:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 146:../../CM7/Core/Src/main.c **** HAL_HSEM_Release(HSEM_ID_0,0);
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 4


 147:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 148:../../CM7/Core/Src/main.c **** timeout = 0xFFFF;
 149:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 150:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 151:../../CM7/Core/Src/main.c **** {
 152:../../CM7/Core/Src/main.c **** Error_Handler();
 153:../../CM7/Core/Src/main.c **** }
 154:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_2 */
 155:../../CM7/Core/Src/main.c **** 
 156:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 157:../../CM7/Core/Src/main.c **** 
 158:../../CM7/Core/Src/main.c ****   /* USER CODE END SysInit */
 159:../../CM7/Core/Src/main.c **** 
 160:../../CM7/Core/Src/main.c ****   /* Initialize all configured peripherals */
 161:../../CM7/Core/Src/main.c ****   MX_GPIO_Init();
 162:../../CM7/Core/Src/main.c ****   MX_ETH_Init();
 163:../../CM7/Core/Src/main.c ****   MX_USART3_UART_Init();
 164:../../CM7/Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 165:../../CM7/Core/Src/main.c ****   MX_RTC_Init();
 166:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 167:../../CM7/Core/Src/main.c **** 
 168:../../CM7/Core/Src/main.c ****   /* USER CODE END 2 */
 169:../../CM7/Core/Src/main.c **** 
 170:../../CM7/Core/Src/main.c ****   /* Init scheduler */
 171:../../CM7/Core/Src/main.c ****   osKernelInitialize();
 172:../../CM7/Core/Src/main.c **** 
 173:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 174:../../CM7/Core/Src/main.c ****   /* add mutexes, ... */
 175:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 176:../../CM7/Core/Src/main.c **** 
 177:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 178:../../CM7/Core/Src/main.c ****   /* add semaphores, ... */
 179:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 180:../../CM7/Core/Src/main.c **** 
 181:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 182:../../CM7/Core/Src/main.c ****   /* start timers, add new ones, ... */
 183:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 184:../../CM7/Core/Src/main.c **** 
 185:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 186:../../CM7/Core/Src/main.c ****   /* add queues, ... */
 187:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 188:../../CM7/Core/Src/main.c **** 
 189:../../CM7/Core/Src/main.c ****   /* Create the thread(s) */
 190:../../CM7/Core/Src/main.c ****   /* creation of defaultTask */
 191:../../CM7/Core/Src/main.c ****   defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 192:../../CM7/Core/Src/main.c **** 
 193:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 194:../../CM7/Core/Src/main.c ****   /* add threads, ... */
 195:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 196:../../CM7/Core/Src/main.c **** 
 197:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_EVENTS */
 198:../../CM7/Core/Src/main.c ****   /* add events, ... */
 199:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_EVENTS */
 200:../../CM7/Core/Src/main.c **** 
 201:../../CM7/Core/Src/main.c ****   /* Start scheduler */
 202:../../CM7/Core/Src/main.c ****   osKernelStart();
 203:../../CM7/Core/Src/main.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 5


 204:../../CM7/Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 205:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 206:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 207:../../CM7/Core/Src/main.c ****   while (1)
 208:../../CM7/Core/Src/main.c ****   {
 209:../../CM7/Core/Src/main.c ****     /* USER CODE END WHILE */
 210:../../CM7/Core/Src/main.c **** 
 211:../../CM7/Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 212:../../CM7/Core/Src/main.c ****   }
 213:../../CM7/Core/Src/main.c ****   /* USER CODE END 3 */
 214:../../CM7/Core/Src/main.c **** }
 215:../../CM7/Core/Src/main.c **** 
 216:../../CM7/Core/Src/main.c **** /**
 217:../../CM7/Core/Src/main.c ****   * @brief System Clock Configuration
 218:../../CM7/Core/Src/main.c ****   * @retval None
 219:../../CM7/Core/Src/main.c ****   */
 220:../../CM7/Core/Src/main.c **** void SystemClock_Config(void)
 221:../../CM7/Core/Src/main.c **** {
 222:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 223:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 224:../../CM7/Core/Src/main.c **** 
 225:../../CM7/Core/Src/main.c ****   /** Supply configuration update enable
 226:../../CM7/Core/Src/main.c ****   */
 227:../../CM7/Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 228:../../CM7/Core/Src/main.c **** 
 229:../../CM7/Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 230:../../CM7/Core/Src/main.c ****   */
 231:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 232:../../CM7/Core/Src/main.c **** 
 233:../../CM7/Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 234:../../CM7/Core/Src/main.c **** 
 235:../../CM7/Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 236:../../CM7/Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 237:../../CM7/Core/Src/main.c ****   */
 238:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 239:../../CM7/Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE;
 240:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 241:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 242:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 243:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 244:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 245:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 246:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 247:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 24;
 248:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 249:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 250:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 251:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 252:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 253:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 254:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 255:../../CM7/Core/Src/main.c ****   {
 256:../../CM7/Core/Src/main.c ****     Error_Handler();
 257:../../CM7/Core/Src/main.c ****   }
 258:../../CM7/Core/Src/main.c **** 
 259:../../CM7/Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 260:../../CM7/Core/Src/main.c ****   */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 6


 261:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 262:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 263:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 264:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 265:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 266:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 267:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 268:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 269:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 270:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 271:../../CM7/Core/Src/main.c **** 
 272:../../CM7/Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 273:../../CM7/Core/Src/main.c ****   {
 274:../../CM7/Core/Src/main.c ****     Error_Handler();
 275:../../CM7/Core/Src/main.c ****   }
 276:../../CM7/Core/Src/main.c **** }
 277:../../CM7/Core/Src/main.c **** 
 278:../../CM7/Core/Src/main.c **** /**
 279:../../CM7/Core/Src/main.c ****   * @brief ETH Initialization Function
 280:../../CM7/Core/Src/main.c ****   * @param None
 281:../../CM7/Core/Src/main.c ****   * @retval None
 282:../../CM7/Core/Src/main.c ****   */
 283:../../CM7/Core/Src/main.c **** static void MX_ETH_Init(void)
 284:../../CM7/Core/Src/main.c **** {
 285:../../CM7/Core/Src/main.c **** 
 286:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 0 */
 287:../../CM7/Core/Src/main.c **** 
 288:../../CM7/Core/Src/main.c ****   /* USER CODE END ETH_Init 0 */
 289:../../CM7/Core/Src/main.c **** 
 290:../../CM7/Core/Src/main.c ****    static uint8_t MACAddr[6];
 291:../../CM7/Core/Src/main.c **** 
 292:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 1 */
 293:../../CM7/Core/Src/main.c **** 
 294:../../CM7/Core/Src/main.c ****   /* USER CODE END ETH_Init 1 */
 295:../../CM7/Core/Src/main.c ****   heth.Instance = ETH;
 296:../../CM7/Core/Src/main.c ****   MACAddr[0] = 0x00;
 297:../../CM7/Core/Src/main.c ****   MACAddr[1] = 0x80;
 298:../../CM7/Core/Src/main.c ****   MACAddr[2] = 0xE1;
 299:../../CM7/Core/Src/main.c ****   MACAddr[3] = 0x00;
 300:../../CM7/Core/Src/main.c ****   MACAddr[4] = 0x00;
 301:../../CM7/Core/Src/main.c ****   MACAddr[5] = 0x00;
 302:../../CM7/Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 303:../../CM7/Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 304:../../CM7/Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 305:../../CM7/Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 306:../../CM7/Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 307:../../CM7/Core/Src/main.c **** 
 308:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN MACADDRESS */
 309:../../CM7/Core/Src/main.c **** 
 310:../../CM7/Core/Src/main.c ****   /* USER CODE END MACADDRESS */
 311:../../CM7/Core/Src/main.c **** 
 312:../../CM7/Core/Src/main.c ****   if (HAL_ETH_Init(&heth) != HAL_OK)
 313:../../CM7/Core/Src/main.c ****   {
 314:../../CM7/Core/Src/main.c ****     Error_Handler();
 315:../../CM7/Core/Src/main.c ****   }
 316:../../CM7/Core/Src/main.c **** 
 317:../../CM7/Core/Src/main.c ****   memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 7


 318:../../CM7/Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 319:../../CM7/Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 320:../../CM7/Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 321:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 322:../../CM7/Core/Src/main.c **** 
 323:../../CM7/Core/Src/main.c ****   /* USER CODE END ETH_Init 2 */
 324:../../CM7/Core/Src/main.c **** 
 325:../../CM7/Core/Src/main.c **** }
 326:../../CM7/Core/Src/main.c **** 
 327:../../CM7/Core/Src/main.c **** /**
 328:../../CM7/Core/Src/main.c ****   * @brief RTC Initialization Function
 329:../../CM7/Core/Src/main.c ****   * @param None
 330:../../CM7/Core/Src/main.c ****   * @retval None
 331:../../CM7/Core/Src/main.c ****   */
 332:../../CM7/Core/Src/main.c **** static void MX_RTC_Init(void)
 333:../../CM7/Core/Src/main.c **** {
 334:../../CM7/Core/Src/main.c **** 
 335:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 336:../../CM7/Core/Src/main.c **** 
 337:../../CM7/Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 338:../../CM7/Core/Src/main.c **** 
 339:../../CM7/Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 340:../../CM7/Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 341:../../CM7/Core/Src/main.c **** 
 342:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 343:../../CM7/Core/Src/main.c **** 
 344:../../CM7/Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 345:../../CM7/Core/Src/main.c **** 
 346:../../CM7/Core/Src/main.c ****   /** Initialize RTC Only
 347:../../CM7/Core/Src/main.c ****   */
 348:../../CM7/Core/Src/main.c ****   hrtc.Instance = RTC;
 349:../../CM7/Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 350:../../CM7/Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 351:../../CM7/Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 352:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 353:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 354:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 355:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 356:../../CM7/Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 357:../../CM7/Core/Src/main.c ****   {
 358:../../CM7/Core/Src/main.c ****     Error_Handler();
 359:../../CM7/Core/Src/main.c ****   }
 360:../../CM7/Core/Src/main.c **** 
 361:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 362:../../CM7/Core/Src/main.c **** 
 363:../../CM7/Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 364:../../CM7/Core/Src/main.c **** 
 365:../../CM7/Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 366:../../CM7/Core/Src/main.c ****   */
 367:../../CM7/Core/Src/main.c ****   sTime.Hours = 0x0;
 368:../../CM7/Core/Src/main.c ****   sTime.Minutes = 0x0;
 369:../../CM7/Core/Src/main.c ****   sTime.Seconds = 0x0;
 370:../../CM7/Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 371:../../CM7/Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 372:../../CM7/Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 373:../../CM7/Core/Src/main.c ****   {
 374:../../CM7/Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 8


 375:../../CM7/Core/Src/main.c ****   }
 376:../../CM7/Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 377:../../CM7/Core/Src/main.c ****   sDate.Month = RTC_MONTH_MARCH;
 378:../../CM7/Core/Src/main.c ****   sDate.Date = 0x13;
 379:../../CM7/Core/Src/main.c ****   sDate.Year = 0x24;
 380:../../CM7/Core/Src/main.c **** 
 381:../../CM7/Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 382:../../CM7/Core/Src/main.c ****   {
 383:../../CM7/Core/Src/main.c ****     Error_Handler();
 384:../../CM7/Core/Src/main.c ****   }
 385:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 386:../../CM7/Core/Src/main.c **** 
 387:../../CM7/Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 388:../../CM7/Core/Src/main.c **** 
 389:../../CM7/Core/Src/main.c **** }
 390:../../CM7/Core/Src/main.c **** 
 391:../../CM7/Core/Src/main.c **** /**
 392:../../CM7/Core/Src/main.c ****   * @brief USART3 Initialization Function
 393:../../CM7/Core/Src/main.c ****   * @param None
 394:../../CM7/Core/Src/main.c ****   * @retval None
 395:../../CM7/Core/Src/main.c ****   */
 396:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 397:../../CM7/Core/Src/main.c **** {
 398:../../CM7/Core/Src/main.c **** 
 399:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 400:../../CM7/Core/Src/main.c **** 
 401:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 402:../../CM7/Core/Src/main.c **** 
 403:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 404:../../CM7/Core/Src/main.c **** 
 405:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 406:../../CM7/Core/Src/main.c ****   huart3.Instance = USART3;
 407:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 408:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 409:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 410:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 411:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 412:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 413:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 414:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 415:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 416:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 417:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 418:../../CM7/Core/Src/main.c ****   {
 419:../../CM7/Core/Src/main.c ****     Error_Handler();
 420:../../CM7/Core/Src/main.c ****   }
 421:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 422:../../CM7/Core/Src/main.c ****   {
 423:../../CM7/Core/Src/main.c ****     Error_Handler();
 424:../../CM7/Core/Src/main.c ****   }
 425:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 426:../../CM7/Core/Src/main.c ****   {
 427:../../CM7/Core/Src/main.c ****     Error_Handler();
 428:../../CM7/Core/Src/main.c ****   }
 429:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 430:../../CM7/Core/Src/main.c ****   {
 431:../../CM7/Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 9


 432:../../CM7/Core/Src/main.c ****   }
 433:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 434:../../CM7/Core/Src/main.c **** 
 435:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 436:../../CM7/Core/Src/main.c **** 
 437:../../CM7/Core/Src/main.c **** }
 438:../../CM7/Core/Src/main.c **** 
 439:../../CM7/Core/Src/main.c **** /**
 440:../../CM7/Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 441:../../CM7/Core/Src/main.c ****   * @param None
 442:../../CM7/Core/Src/main.c ****   * @retval None
 443:../../CM7/Core/Src/main.c ****   */
 444:../../CM7/Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 445:../../CM7/Core/Src/main.c **** {
 446:../../CM7/Core/Src/main.c **** 
 447:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 448:../../CM7/Core/Src/main.c **** 
 449:../../CM7/Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 450:../../CM7/Core/Src/main.c **** 
 451:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 452:../../CM7/Core/Src/main.c **** 
 453:../../CM7/Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 454:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 455:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 456:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 457:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 458:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 459:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 460:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 461:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 462:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 463:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 464:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 465:../../CM7/Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 466:../../CM7/Core/Src/main.c ****   {
 467:../../CM7/Core/Src/main.c ****     Error_Handler();
 468:../../CM7/Core/Src/main.c ****   }
 469:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 470:../../CM7/Core/Src/main.c **** 
 471:../../CM7/Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 472:../../CM7/Core/Src/main.c **** 
 473:../../CM7/Core/Src/main.c **** }
 474:../../CM7/Core/Src/main.c **** 
 475:../../CM7/Core/Src/main.c **** /**
 476:../../CM7/Core/Src/main.c ****   * @brief GPIO Initialization Function
 477:../../CM7/Core/Src/main.c ****   * @param None
 478:../../CM7/Core/Src/main.c ****   * @retval None
 479:../../CM7/Core/Src/main.c ****   */
 480:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void)
 481:../../CM7/Core/Src/main.c **** {
  27              		.loc 1 481 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 48
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 12
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 10


  34              		.cfi_offset 4, -12
  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 8DB0     		sub	sp, sp, #52
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 64
 482:../../CM7/Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 482 3 view .LVU1
  41              		.loc 1 482 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0794     		str	r4, [sp, #28]
  44 0008 0894     		str	r4, [sp, #32]
  45 000a 0994     		str	r4, [sp, #36]
  46 000c 0A94     		str	r4, [sp, #40]
  47 000e 0B94     		str	r4, [sp, #44]
 483:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 484:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 485:../../CM7/Core/Src/main.c **** 
 486:../../CM7/Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 487:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 487 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 487 3 view .LVU4
  51              		.loc 1 487 3 view .LVU5
  52 0010 2C4B     		ldr	r3, .L3
  53 0012 D3F8E020 		ldr	r2, [r3, #224]
  54 0016 42F00402 		orr	r2, r2, #4
  55 001a C3F8E020 		str	r2, [r3, #224]
  56              		.loc 1 487 3 view .LVU6
  57 001e D3F8E020 		ldr	r2, [r3, #224]
  58 0022 02F00402 		and	r2, r2, #4
  59 0026 0192     		str	r2, [sp, #4]
  60              		.loc 1 487 3 view .LVU7
  61 0028 019A     		ldr	r2, [sp, #4]
  62              	.LBE4:
  63              		.loc 1 487 3 view .LVU8
 488:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  64              		.loc 1 488 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 488 3 view .LVU10
  67              		.loc 1 488 3 view .LVU11
  68 002a D3F8E020 		ldr	r2, [r3, #224]
  69 002e 42F08002 		orr	r2, r2, #128
  70 0032 C3F8E020 		str	r2, [r3, #224]
  71              		.loc 1 488 3 view .LVU12
  72 0036 D3F8E020 		ldr	r2, [r3, #224]
  73 003a 02F08002 		and	r2, r2, #128
  74 003e 0292     		str	r2, [sp, #8]
  75              		.loc 1 488 3 view .LVU13
  76 0040 029A     		ldr	r2, [sp, #8]
  77              	.LBE5:
  78              		.loc 1 488 3 view .LVU14
 489:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  79              		.loc 1 489 3 view .LVU15
  80              	.LBB6:
  81              		.loc 1 489 3 view .LVU16
  82              		.loc 1 489 3 view .LVU17
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 11


  83 0042 D3F8E020 		ldr	r2, [r3, #224]
  84 0046 42F00102 		orr	r2, r2, #1
  85 004a C3F8E020 		str	r2, [r3, #224]
  86              		.loc 1 489 3 view .LVU18
  87 004e D3F8E020 		ldr	r2, [r3, #224]
  88 0052 02F00102 		and	r2, r2, #1
  89 0056 0392     		str	r2, [sp, #12]
  90              		.loc 1 489 3 view .LVU19
  91 0058 039A     		ldr	r2, [sp, #12]
  92              	.LBE6:
  93              		.loc 1 489 3 view .LVU20
 490:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  94              		.loc 1 490 3 view .LVU21
  95              	.LBB7:
  96              		.loc 1 490 3 view .LVU22
  97              		.loc 1 490 3 view .LVU23
  98 005a D3F8E020 		ldr	r2, [r3, #224]
  99 005e 42F00202 		orr	r2, r2, #2
 100 0062 C3F8E020 		str	r2, [r3, #224]
 101              		.loc 1 490 3 view .LVU24
 102 0066 D3F8E020 		ldr	r2, [r3, #224]
 103 006a 02F00202 		and	r2, r2, #2
 104 006e 0492     		str	r2, [sp, #16]
 105              		.loc 1 490 3 view .LVU25
 106 0070 049A     		ldr	r2, [sp, #16]
 107              	.LBE7:
 108              		.loc 1 490 3 view .LVU26
 491:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 109              		.loc 1 491 3 view .LVU27
 110              	.LBB8:
 111              		.loc 1 491 3 view .LVU28
 112              		.loc 1 491 3 view .LVU29
 113 0072 D3F8E020 		ldr	r2, [r3, #224]
 114 0076 42F00802 		orr	r2, r2, #8
 115 007a C3F8E020 		str	r2, [r3, #224]
 116              		.loc 1 491 3 view .LVU30
 117 007e D3F8E020 		ldr	r2, [r3, #224]
 118 0082 02F00802 		and	r2, r2, #8
 119 0086 0592     		str	r2, [sp, #20]
 120              		.loc 1 491 3 view .LVU31
 121 0088 059A     		ldr	r2, [sp, #20]
 122              	.LBE8:
 123              		.loc 1 491 3 view .LVU32
 492:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 124              		.loc 1 492 3 view .LVU33
 125              	.LBB9:
 126              		.loc 1 492 3 view .LVU34
 127              		.loc 1 492 3 view .LVU35
 128 008a D3F8E020 		ldr	r2, [r3, #224]
 129 008e 42F04002 		orr	r2, r2, #64
 130 0092 C3F8E020 		str	r2, [r3, #224]
 131              		.loc 1 492 3 view .LVU36
 132 0096 D3F8E030 		ldr	r3, [r3, #224]
 133 009a 03F04003 		and	r3, r3, #64
 134 009e 0693     		str	r3, [sp, #24]
 135              		.loc 1 492 3 view .LVU37
 136 00a0 069B     		ldr	r3, [sp, #24]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 12


 137              	.LBE9:
 138              		.loc 1 492 3 view .LVU38
 493:../../CM7/Core/Src/main.c **** 
 494:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 495:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 139              		.loc 1 495 3 view .LVU39
 140 00a2 094D     		ldr	r5, .L3+4
 141 00a4 2246     		mov	r2, r4
 142 00a6 0121     		movs	r1, #1
 143 00a8 2846     		mov	r0, r5
 144 00aa FFF7FEFF 		bl	HAL_GPIO_WritePin
 145              	.LVL0:
 496:../../CM7/Core/Src/main.c **** 
 497:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin : LD1_Pin */
 498:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pin = LD1_Pin;
 146              		.loc 1 498 3 view .LVU40
 147              		.loc 1 498 23 is_stmt 0 view .LVU41
 148 00ae 0123     		movs	r3, #1
 149 00b0 0793     		str	r3, [sp, #28]
 499:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 150              		.loc 1 499 3 is_stmt 1 view .LVU42
 151              		.loc 1 499 24 is_stmt 0 view .LVU43
 152 00b2 0893     		str	r3, [sp, #32]
 500:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 153              		.loc 1 500 3 is_stmt 1 view .LVU44
 154              		.loc 1 500 24 is_stmt 0 view .LVU45
 155 00b4 0994     		str	r4, [sp, #36]
 501:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 156              		.loc 1 501 3 is_stmt 1 view .LVU46
 157              		.loc 1 501 25 is_stmt 0 view .LVU47
 158 00b6 0A94     		str	r4, [sp, #40]
 502:../../CM7/Core/Src/main.c ****   HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 159              		.loc 1 502 3 is_stmt 1 view .LVU48
 160 00b8 07A9     		add	r1, sp, #28
 161 00ba 2846     		mov	r0, r5
 162 00bc FFF7FEFF 		bl	HAL_GPIO_Init
 163              	.LVL1:
 503:../../CM7/Core/Src/main.c **** 
 504:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 505:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 506:../../CM7/Core/Src/main.c **** }
 164              		.loc 1 506 1 is_stmt 0 view .LVU49
 165 00c0 0DB0     		add	sp, sp, #52
 166              	.LCFI2:
 167              		.cfi_def_cfa_offset 12
 168              		@ sp needed
 169 00c2 30BD     		pop	{r4, r5, pc}
 170              	.L4:
 171              		.align	2
 172              	.L3:
 173 00c4 00440258 		.word	1476543488
 174 00c8 00040258 		.word	1476527104
 175              		.cfi_endproc
 176              	.LFE154:
 178              		.section	.text.StartDefaultTask,"ax",%progbits
 179              		.align	1
 180              		.global	StartDefaultTask
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 13


 181              		.syntax unified
 182              		.thumb
 183              		.thumb_func
 185              	StartDefaultTask:
 186              	.LFB155:
 507:../../CM7/Core/Src/main.c **** 
 508:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 509:../../CM7/Core/Src/main.c **** 
 510:../../CM7/Core/Src/main.c **** /* USER CODE END 4 */
 511:../../CM7/Core/Src/main.c **** 
 512:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 513:../../CM7/Core/Src/main.c **** /**
 514:../../CM7/Core/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
 515:../../CM7/Core/Src/main.c ****   * @param  argument: Not used
 516:../../CM7/Core/Src/main.c ****   * @retval None
 517:../../CM7/Core/Src/main.c ****   */
 518:../../CM7/Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 519:../../CM7/Core/Src/main.c **** void StartDefaultTask(void *argument)
 520:../../CM7/Core/Src/main.c **** {
 187              		.loc 1 520 1 is_stmt 1 view -0
 188              		.cfi_startproc
 189              		@ Volatile: function does not return.
 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192              	.LVL2:
 193              		.loc 1 520 1 is_stmt 0 view .LVU51
 194 0000 08B5     		push	{r3, lr}
 195              	.LCFI3:
 196              		.cfi_def_cfa_offset 8
 197              		.cfi_offset 3, -8
 198              		.cfi_offset 14, -4
 199              	.LVL3:
 200              	.L6:
 521:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 522:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 523:../../CM7/Core/Src/main.c ****   for(;;)
 201              		.loc 1 523 3 is_stmt 1 discriminator 1 view .LVU52
 524:../../CM7/Core/Src/main.c ****   {
 525:../../CM7/Core/Src/main.c ****     HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 202              		.loc 1 525 5 discriminator 1 view .LVU53
 203 0002 0A4C     		ldr	r4, .L8
 204 0004 0122     		movs	r2, #1
 205 0006 1146     		mov	r1, r2
 206 0008 2046     		mov	r0, r4
 207 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 208              	.LVL4:
 526:../../CM7/Core/Src/main.c ****     osDelay(1000);
 209              		.loc 1 526 5 discriminator 1 view .LVU54
 210 000e 4FF47A70 		mov	r0, #1000
 211 0012 FFF7FEFF 		bl	osDelay
 212              	.LVL5:
 527:../../CM7/Core/Src/main.c ****     HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 213              		.loc 1 527 5 discriminator 1 view .LVU55
 214 0016 0022     		movs	r2, #0
 215 0018 0121     		movs	r1, #1
 216 001a 2046     		mov	r0, r4
 217 001c FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 14


 218              	.LVL6:
 528:../../CM7/Core/Src/main.c ****     osDelay(1000);
 219              		.loc 1 528 5 discriminator 1 view .LVU56
 220 0020 4FF47A70 		mov	r0, #1000
 221 0024 FFF7FEFF 		bl	osDelay
 222              	.LVL7:
 523:../../CM7/Core/Src/main.c ****   {
 223              		.loc 1 523 3 discriminator 1 view .LVU57
 224 0028 EBE7     		b	.L6
 225              	.L9:
 226 002a 00BF     		.align	2
 227              	.L8:
 228 002c 00040258 		.word	1476527104
 229              		.cfi_endproc
 230              	.LFE155:
 232              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 233              		.align	1
 234              		.global	HAL_TIM_PeriodElapsedCallback
 235              		.syntax unified
 236              		.thumb
 237              		.thumb_func
 239              	HAL_TIM_PeriodElapsedCallback:
 240              	.LVL8:
 241              	.LFB156:
 529:../../CM7/Core/Src/main.c ****   }
 530:../../CM7/Core/Src/main.c ****   /* USER CODE END 5 */
 531:../../CM7/Core/Src/main.c **** }
 532:../../CM7/Core/Src/main.c **** 
 533:../../CM7/Core/Src/main.c **** /**
 534:../../CM7/Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 535:../../CM7/Core/Src/main.c ****   * @note   This function is called  when TIM1 interrupt took place, inside
 536:../../CM7/Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 537:../../CM7/Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 538:../../CM7/Core/Src/main.c ****   * @param  htim : TIM handle
 539:../../CM7/Core/Src/main.c ****   * @retval None
 540:../../CM7/Core/Src/main.c ****   */
 541:../../CM7/Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 542:../../CM7/Core/Src/main.c **** {
 242              		.loc 1 542 1 view -0
 243              		.cfi_startproc
 244              		@ args = 0, pretend = 0, frame = 0
 245              		@ frame_needed = 0, uses_anonymous_args = 0
 246              		.loc 1 542 1 is_stmt 0 view .LVU59
 247 0000 08B5     		push	{r3, lr}
 248              	.LCFI4:
 249              		.cfi_def_cfa_offset 8
 250              		.cfi_offset 3, -8
 251              		.cfi_offset 14, -4
 543:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 544:../../CM7/Core/Src/main.c **** 
 545:../../CM7/Core/Src/main.c ****   /* USER CODE END Callback 0 */
 546:../../CM7/Core/Src/main.c ****   if (htim->Instance == TIM1) {
 252              		.loc 1 546 3 is_stmt 1 view .LVU60
 253              		.loc 1 546 11 is_stmt 0 view .LVU61
 254 0002 0268     		ldr	r2, [r0]
 255              		.loc 1 546 6 view .LVU62
 256 0004 034B     		ldr	r3, .L14
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 15


 257 0006 9A42     		cmp	r2, r3
 258 0008 00D0     		beq	.L13
 259              	.LVL9:
 260              	.L10:
 547:../../CM7/Core/Src/main.c ****     HAL_IncTick();
 548:../../CM7/Core/Src/main.c ****   }
 549:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 550:../../CM7/Core/Src/main.c **** 
 551:../../CM7/Core/Src/main.c ****   /* USER CODE END Callback 1 */
 552:../../CM7/Core/Src/main.c **** }
 261              		.loc 1 552 1 view .LVU63
 262 000a 08BD     		pop	{r3, pc}
 263              	.LVL10:
 264              	.L13:
 547:../../CM7/Core/Src/main.c ****     HAL_IncTick();
 265              		.loc 1 547 5 is_stmt 1 view .LVU64
 266 000c FFF7FEFF 		bl	HAL_IncTick
 267              	.LVL11:
 268              		.loc 1 552 1 is_stmt 0 view .LVU65
 269 0010 FBE7     		b	.L10
 270              	.L15:
 271 0012 00BF     		.align	2
 272              	.L14:
 273 0014 00000140 		.word	1073807360
 274              		.cfi_endproc
 275              	.LFE156:
 277              		.section	.text.Error_Handler,"ax",%progbits
 278              		.align	1
 279              		.global	Error_Handler
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 284              	Error_Handler:
 285              	.LFB157:
 553:../../CM7/Core/Src/main.c **** 
 554:../../CM7/Core/Src/main.c **** /**
 555:../../CM7/Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 556:../../CM7/Core/Src/main.c ****   * @retval None
 557:../../CM7/Core/Src/main.c ****   */
 558:../../CM7/Core/Src/main.c **** void Error_Handler(void)
 559:../../CM7/Core/Src/main.c **** {
 286              		.loc 1 559 1 is_stmt 1 view -0
 287              		.cfi_startproc
 288              		@ Volatile: function does not return.
 289              		@ args = 0, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291              		@ link register save eliminated.
 560:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 561:../../CM7/Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 562:../../CM7/Core/Src/main.c ****   __disable_irq();
 292              		.loc 1 562 3 view .LVU67
 293              	.LBB10:
 294              	.LBI10:
 295              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 16


   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 17


  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 18


 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 19


 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 296              		.loc 2 207 27 view .LVU68
 297              	.LBB11:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 298              		.loc 2 209 3 view .LVU69
 299              		.syntax unified
 300              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 301 0000 72B6     		cpsid i
 302              	@ 0 "" 2
 303              		.thumb
 304              		.syntax unified
 305              	.L17:
 306              	.LBE11:
 307              	.LBE10:
 563:../../CM7/Core/Src/main.c ****   while (1)
 308              		.loc 1 563 3 discriminator 1 view .LVU70
 564:../../CM7/Core/Src/main.c ****   {
 565:../../CM7/Core/Src/main.c ****   }
 309              		.loc 1 565 3 discriminator 1 view .LVU71
 563:../../CM7/Core/Src/main.c ****   while (1)
 310              		.loc 1 563 9 discriminator 1 view .LVU72
 311 0002 FEE7     		b	.L17
 312              		.cfi_endproc
 313              	.LFE157:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 20


 315              		.section	.text.MX_ETH_Init,"ax",%progbits
 316              		.align	1
 317              		.syntax unified
 318              		.thumb
 319              		.thumb_func
 321              	MX_ETH_Init:
 322              	.LFB150:
 284:../../CM7/Core/Src/main.c **** 
 323              		.loc 1 284 1 view -0
 324              		.cfi_startproc
 325              		@ args = 0, pretend = 0, frame = 0
 326              		@ frame_needed = 0, uses_anonymous_args = 0
 327 0000 10B5     		push	{r4, lr}
 328              	.LCFI5:
 329              		.cfi_def_cfa_offset 8
 330              		.cfi_offset 4, -8
 331              		.cfi_offset 14, -4
 290:../../CM7/Core/Src/main.c **** 
 332              		.loc 1 290 4 view .LVU74
 295:../../CM7/Core/Src/main.c ****   MACAddr[0] = 0x00;
 333              		.loc 1 295 3 view .LVU75
 295:../../CM7/Core/Src/main.c ****   MACAddr[0] = 0x00;
 334              		.loc 1 295 17 is_stmt 0 view .LVU76
 335 0002 1448     		ldr	r0, .L22
 336 0004 144B     		ldr	r3, .L22+4
 337 0006 0360     		str	r3, [r0]
 296:../../CM7/Core/Src/main.c ****   MACAddr[1] = 0x80;
 338              		.loc 1 296 3 is_stmt 1 view .LVU77
 296:../../CM7/Core/Src/main.c ****   MACAddr[1] = 0x80;
 339              		.loc 1 296 14 is_stmt 0 view .LVU78
 340 0008 144B     		ldr	r3, .L22+8
 341 000a 0022     		movs	r2, #0
 342 000c 1A70     		strb	r2, [r3]
 297:../../CM7/Core/Src/main.c ****   MACAddr[2] = 0xE1;
 343              		.loc 1 297 3 is_stmt 1 view .LVU79
 297:../../CM7/Core/Src/main.c ****   MACAddr[2] = 0xE1;
 344              		.loc 1 297 14 is_stmt 0 view .LVU80
 345 000e 8021     		movs	r1, #128
 346 0010 5970     		strb	r1, [r3, #1]
 298:../../CM7/Core/Src/main.c ****   MACAddr[3] = 0x00;
 347              		.loc 1 298 3 is_stmt 1 view .LVU81
 298:../../CM7/Core/Src/main.c ****   MACAddr[3] = 0x00;
 348              		.loc 1 298 14 is_stmt 0 view .LVU82
 349 0012 E121     		movs	r1, #225
 350 0014 9970     		strb	r1, [r3, #2]
 299:../../CM7/Core/Src/main.c ****   MACAddr[4] = 0x00;
 351              		.loc 1 299 3 is_stmt 1 view .LVU83
 299:../../CM7/Core/Src/main.c ****   MACAddr[4] = 0x00;
 352              		.loc 1 299 14 is_stmt 0 view .LVU84
 353 0016 DA70     		strb	r2, [r3, #3]
 300:../../CM7/Core/Src/main.c ****   MACAddr[5] = 0x00;
 354              		.loc 1 300 3 is_stmt 1 view .LVU85
 300:../../CM7/Core/Src/main.c ****   MACAddr[5] = 0x00;
 355              		.loc 1 300 14 is_stmt 0 view .LVU86
 356 0018 1A71     		strb	r2, [r3, #4]
 301:../../CM7/Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 357              		.loc 1 301 3 is_stmt 1 view .LVU87
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 21


 301:../../CM7/Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 358              		.loc 1 301 14 is_stmt 0 view .LVU88
 359 001a 5A71     		strb	r2, [r3, #5]
 302:../../CM7/Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 360              		.loc 1 302 3 is_stmt 1 view .LVU89
 302:../../CM7/Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 361              		.loc 1 302 21 is_stmt 0 view .LVU90
 362 001c 4360     		str	r3, [r0, #4]
 303:../../CM7/Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 363              		.loc 1 303 3 is_stmt 1 view .LVU91
 303:../../CM7/Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 364              		.loc 1 303 28 is_stmt 0 view .LVU92
 365 001e 0123     		movs	r3, #1
 366 0020 0372     		strb	r3, [r0, #8]
 304:../../CM7/Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 367              		.loc 1 304 3 is_stmt 1 view .LVU93
 304:../../CM7/Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 368              		.loc 1 304 20 is_stmt 0 view .LVU94
 369 0022 0F4B     		ldr	r3, .L22+12
 370 0024 C360     		str	r3, [r0, #12]
 305:../../CM7/Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 371              		.loc 1 305 3 is_stmt 1 view .LVU95
 305:../../CM7/Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 372              		.loc 1 305 20 is_stmt 0 view .LVU96
 373 0026 0F4B     		ldr	r3, .L22+16
 374 0028 0361     		str	r3, [r0, #16]
 306:../../CM7/Core/Src/main.c **** 
 375              		.loc 1 306 3 is_stmt 1 view .LVU97
 306:../../CM7/Core/Src/main.c **** 
 376              		.loc 1 306 23 is_stmt 0 view .LVU98
 377 002a 40F2F453 		movw	r3, #1524
 378 002e 4361     		str	r3, [r0, #20]
 312:../../CM7/Core/Src/main.c ****   {
 379              		.loc 1 312 3 is_stmt 1 view .LVU99
 312:../../CM7/Core/Src/main.c ****   {
 380              		.loc 1 312 7 is_stmt 0 view .LVU100
 381 0030 FFF7FEFF 		bl	HAL_ETH_Init
 382              	.LVL12:
 312:../../CM7/Core/Src/main.c ****   {
 383              		.loc 1 312 6 view .LVU101
 384 0034 58B9     		cbnz	r0, .L21
 317:../../CM7/Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 385              		.loc 1 317 3 is_stmt 1 view .LVU102
 386 0036 0C4C     		ldr	r4, .L22+20
 387 0038 3822     		movs	r2, #56
 388 003a 0021     		movs	r1, #0
 389 003c 2046     		mov	r0, r4
 390 003e FFF7FEFF 		bl	memset
 391              	.LVL13:
 318:../../CM7/Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 392              		.loc 1 318 3 view .LVU103
 318:../../CM7/Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 393              		.loc 1 318 23 is_stmt 0 view .LVU104
 394 0042 2123     		movs	r3, #33
 395 0044 2360     		str	r3, [r4]
 319:../../CM7/Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 396              		.loc 1 319 3 is_stmt 1 view .LVU105
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 22


 319:../../CM7/Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 397              		.loc 1 319 25 is_stmt 0 view .LVU106
 398 0046 4FF44033 		mov	r3, #196608
 399 004a 6361     		str	r3, [r4, #20]
 320:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 400              		.loc 1 320 3 is_stmt 1 view .LVU107
 325:../../CM7/Core/Src/main.c **** 
 401              		.loc 1 325 1 is_stmt 0 view .LVU108
 402 004c 10BD     		pop	{r4, pc}
 403              	.L21:
 314:../../CM7/Core/Src/main.c ****   }
 404              		.loc 1 314 5 is_stmt 1 view .LVU109
 405 004e FFF7FEFF 		bl	Error_Handler
 406              	.LVL14:
 407              	.L23:
 408 0052 00BF     		.align	2
 409              	.L22:
 410 0054 00000000 		.word	heth
 411 0058 00800240 		.word	1073905664
 412 005c 00000000 		.word	MACAddr.0
 413 0060 00000000 		.word	DMATxDscrTab
 414 0064 00000000 		.word	DMARxDscrTab
 415 0068 00000000 		.word	TxConfig
 416              		.cfi_endproc
 417              	.LFE150:
 419              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 420              		.align	1
 421              		.syntax unified
 422              		.thumb
 423              		.thumb_func
 425              	MX_USART3_UART_Init:
 426              	.LFB152:
 397:../../CM7/Core/Src/main.c **** 
 427              		.loc 1 397 1 view -0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 0
 430              		@ frame_needed = 0, uses_anonymous_args = 0
 431 0000 08B5     		push	{r3, lr}
 432              	.LCFI6:
 433              		.cfi_def_cfa_offset 8
 434              		.cfi_offset 3, -8
 435              		.cfi_offset 14, -4
 406:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 436              		.loc 1 406 3 view .LVU111
 406:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 437              		.loc 1 406 19 is_stmt 0 view .LVU112
 438 0002 1548     		ldr	r0, .L34
 439 0004 154B     		ldr	r3, .L34+4
 440 0006 0360     		str	r3, [r0]
 407:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 441              		.loc 1 407 3 is_stmt 1 view .LVU113
 407:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 442              		.loc 1 407 24 is_stmt 0 view .LVU114
 443 0008 4FF4E133 		mov	r3, #115200
 444 000c 4360     		str	r3, [r0, #4]
 408:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 445              		.loc 1 408 3 is_stmt 1 view .LVU115
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 23


 408:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 446              		.loc 1 408 26 is_stmt 0 view .LVU116
 447 000e 0023     		movs	r3, #0
 448 0010 8360     		str	r3, [r0, #8]
 409:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 449              		.loc 1 409 3 is_stmt 1 view .LVU117
 409:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 450              		.loc 1 409 24 is_stmt 0 view .LVU118
 451 0012 C360     		str	r3, [r0, #12]
 410:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 452              		.loc 1 410 3 is_stmt 1 view .LVU119
 410:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 453              		.loc 1 410 22 is_stmt 0 view .LVU120
 454 0014 0361     		str	r3, [r0, #16]
 411:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 455              		.loc 1 411 3 is_stmt 1 view .LVU121
 411:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 456              		.loc 1 411 20 is_stmt 0 view .LVU122
 457 0016 0C22     		movs	r2, #12
 458 0018 4261     		str	r2, [r0, #20]
 412:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 459              		.loc 1 412 3 is_stmt 1 view .LVU123
 412:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 460              		.loc 1 412 25 is_stmt 0 view .LVU124
 461 001a 8361     		str	r3, [r0, #24]
 413:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 462              		.loc 1 413 3 is_stmt 1 view .LVU125
 413:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 463              		.loc 1 413 28 is_stmt 0 view .LVU126
 464 001c C361     		str	r3, [r0, #28]
 414:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 465              		.loc 1 414 3 is_stmt 1 view .LVU127
 414:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 466              		.loc 1 414 30 is_stmt 0 view .LVU128
 467 001e 0362     		str	r3, [r0, #32]
 415:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 468              		.loc 1 415 3 is_stmt 1 view .LVU129
 415:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 469              		.loc 1 415 30 is_stmt 0 view .LVU130
 470 0020 4362     		str	r3, [r0, #36]
 416:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 471              		.loc 1 416 3 is_stmt 1 view .LVU131
 416:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 472              		.loc 1 416 38 is_stmt 0 view .LVU132
 473 0022 8362     		str	r3, [r0, #40]
 417:../../CM7/Core/Src/main.c ****   {
 474              		.loc 1 417 3 is_stmt 1 view .LVU133
 417:../../CM7/Core/Src/main.c ****   {
 475              		.loc 1 417 7 is_stmt 0 view .LVU134
 476 0024 FFF7FEFF 		bl	HAL_UART_Init
 477              	.LVL15:
 417:../../CM7/Core/Src/main.c ****   {
 478              		.loc 1 417 6 view .LVU135
 479 0028 70B9     		cbnz	r0, .L30
 421:../../CM7/Core/Src/main.c ****   {
 480              		.loc 1 421 3 is_stmt 1 view .LVU136
 421:../../CM7/Core/Src/main.c ****   {
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 24


 481              		.loc 1 421 7 is_stmt 0 view .LVU137
 482 002a 0021     		movs	r1, #0
 483 002c 0A48     		ldr	r0, .L34
 484 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 485              	.LVL16:
 421:../../CM7/Core/Src/main.c ****   {
 486              		.loc 1 421 6 view .LVU138
 487 0032 58B9     		cbnz	r0, .L31
 425:../../CM7/Core/Src/main.c ****   {
 488              		.loc 1 425 3 is_stmt 1 view .LVU139
 425:../../CM7/Core/Src/main.c ****   {
 489              		.loc 1 425 7 is_stmt 0 view .LVU140
 490 0034 0021     		movs	r1, #0
 491 0036 0848     		ldr	r0, .L34
 492 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 493              	.LVL17:
 425:../../CM7/Core/Src/main.c ****   {
 494              		.loc 1 425 6 view .LVU141
 495 003c 40B9     		cbnz	r0, .L32
 429:../../CM7/Core/Src/main.c ****   {
 496              		.loc 1 429 3 is_stmt 1 view .LVU142
 429:../../CM7/Core/Src/main.c ****   {
 497              		.loc 1 429 7 is_stmt 0 view .LVU143
 498 003e 0648     		ldr	r0, .L34
 499 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 500              	.LVL18:
 429:../../CM7/Core/Src/main.c ****   {
 501              		.loc 1 429 6 view .LVU144
 502 0044 30B9     		cbnz	r0, .L33
 437:../../CM7/Core/Src/main.c **** 
 503              		.loc 1 437 1 view .LVU145
 504 0046 08BD     		pop	{r3, pc}
 505              	.L30:
 419:../../CM7/Core/Src/main.c ****   }
 506              		.loc 1 419 5 is_stmt 1 view .LVU146
 507 0048 FFF7FEFF 		bl	Error_Handler
 508              	.LVL19:
 509              	.L31:
 423:../../CM7/Core/Src/main.c ****   }
 510              		.loc 1 423 5 view .LVU147
 511 004c FFF7FEFF 		bl	Error_Handler
 512              	.LVL20:
 513              	.L32:
 427:../../CM7/Core/Src/main.c ****   }
 514              		.loc 1 427 5 view .LVU148
 515 0050 FFF7FEFF 		bl	Error_Handler
 516              	.LVL21:
 517              	.L33:
 431:../../CM7/Core/Src/main.c ****   }
 518              		.loc 1 431 5 view .LVU149
 519 0054 FFF7FEFF 		bl	Error_Handler
 520              	.LVL22:
 521              	.L35:
 522              		.align	2
 523              	.L34:
 524 0058 00000000 		.word	huart3
 525 005c 00480040 		.word	1073760256
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 25


 526              		.cfi_endproc
 527              	.LFE152:
 529              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 530              		.align	1
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 535              	MX_USB_OTG_FS_PCD_Init:
 536              	.LFB153:
 445:../../CM7/Core/Src/main.c **** 
 537              		.loc 1 445 1 view -0
 538              		.cfi_startproc
 539              		@ args = 0, pretend = 0, frame = 0
 540              		@ frame_needed = 0, uses_anonymous_args = 0
 541 0000 08B5     		push	{r3, lr}
 542              	.LCFI7:
 543              		.cfi_def_cfa_offset 8
 544              		.cfi_offset 3, -8
 545              		.cfi_offset 14, -4
 454:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 546              		.loc 1 454 3 view .LVU151
 454:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 547              		.loc 1 454 28 is_stmt 0 view .LVU152
 548 0002 0B48     		ldr	r0, .L40
 549 0004 0B4B     		ldr	r3, .L40+4
 550 0006 0360     		str	r3, [r0]
 455:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 551              		.loc 1 455 3 is_stmt 1 view .LVU153
 455:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 552              		.loc 1 455 38 is_stmt 0 view .LVU154
 553 0008 0923     		movs	r3, #9
 554 000a 4360     		str	r3, [r0, #4]
 456:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 555              		.loc 1 456 3 is_stmt 1 view .LVU155
 456:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 556              		.loc 1 456 30 is_stmt 0 view .LVU156
 557 000c 0222     		movs	r2, #2
 558 000e 0261     		str	r2, [r0, #16]
 457:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 559              		.loc 1 457 3 is_stmt 1 view .LVU157
 457:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 560              		.loc 1 457 35 is_stmt 0 view .LVU158
 561 0010 0023     		movs	r3, #0
 562 0012 C360     		str	r3, [r0, #12]
 458:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 563              		.loc 1 458 3 is_stmt 1 view .LVU159
 458:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 564              		.loc 1 458 35 is_stmt 0 view .LVU160
 565 0014 8261     		str	r2, [r0, #24]
 459:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 566              		.loc 1 459 3 is_stmt 1 view .LVU161
 459:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 567              		.loc 1 459 35 is_stmt 0 view .LVU162
 568 0016 C361     		str	r3, [r0, #28]
 460:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 569              		.loc 1 460 3 is_stmt 1 view .LVU163
 460:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 26


 570              		.loc 1 460 41 is_stmt 0 view .LVU164
 571 0018 0362     		str	r3, [r0, #32]
 461:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 572              		.loc 1 461 3 is_stmt 1 view .LVU165
 461:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 573              		.loc 1 461 35 is_stmt 0 view .LVU166
 574 001a 4362     		str	r3, [r0, #36]
 462:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 575              		.loc 1 462 3 is_stmt 1 view .LVU167
 462:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 576              		.loc 1 462 48 is_stmt 0 view .LVU168
 577 001c 0122     		movs	r2, #1
 578 001e 8262     		str	r2, [r0, #40]
 463:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 579              		.loc 1 463 3 is_stmt 1 view .LVU169
 463:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 580              		.loc 1 463 44 is_stmt 0 view .LVU170
 581 0020 C262     		str	r2, [r0, #44]
 464:../../CM7/Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 582              		.loc 1 464 3 is_stmt 1 view .LVU171
 464:../../CM7/Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 583              		.loc 1 464 42 is_stmt 0 view .LVU172
 584 0022 0363     		str	r3, [r0, #48]
 465:../../CM7/Core/Src/main.c ****   {
 585              		.loc 1 465 3 is_stmt 1 view .LVU173
 465:../../CM7/Core/Src/main.c ****   {
 586              		.loc 1 465 7 is_stmt 0 view .LVU174
 587 0024 FFF7FEFF 		bl	HAL_PCD_Init
 588              	.LVL23:
 465:../../CM7/Core/Src/main.c ****   {
 589              		.loc 1 465 6 view .LVU175
 590 0028 00B9     		cbnz	r0, .L39
 473:../../CM7/Core/Src/main.c **** 
 591              		.loc 1 473 1 view .LVU176
 592 002a 08BD     		pop	{r3, pc}
 593              	.L39:
 467:../../CM7/Core/Src/main.c ****   }
 594              		.loc 1 467 5 is_stmt 1 view .LVU177
 595 002c FFF7FEFF 		bl	Error_Handler
 596              	.LVL24:
 597              	.L41:
 598              		.align	2
 599              	.L40:
 600 0030 00000000 		.word	hpcd_USB_OTG_FS
 601 0034 00000840 		.word	1074266112
 602              		.cfi_endproc
 603              	.LFE153:
 605              		.section	.text.MX_RTC_Init,"ax",%progbits
 606              		.align	1
 607              		.syntax unified
 608              		.thumb
 609              		.thumb_func
 611              	MX_RTC_Init:
 612              	.LFB151:
 333:../../CM7/Core/Src/main.c **** 
 613              		.loc 1 333 1 view -0
 614              		.cfi_startproc
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 27


 615              		@ args = 0, pretend = 0, frame = 24
 616              		@ frame_needed = 0, uses_anonymous_args = 0
 617 0000 00B5     		push	{lr}
 618              	.LCFI8:
 619              		.cfi_def_cfa_offset 4
 620              		.cfi_offset 14, -4
 621 0002 87B0     		sub	sp, sp, #28
 622              	.LCFI9:
 623              		.cfi_def_cfa_offset 32
 339:../../CM7/Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 624              		.loc 1 339 3 view .LVU179
 339:../../CM7/Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 625              		.loc 1 339 19 is_stmt 0 view .LVU180
 626 0004 0023     		movs	r3, #0
 627 0006 0193     		str	r3, [sp, #4]
 628 0008 0293     		str	r3, [sp, #8]
 629 000a 0393     		str	r3, [sp, #12]
 630 000c 0493     		str	r3, [sp, #16]
 631 000e 0593     		str	r3, [sp, #20]
 340:../../CM7/Core/Src/main.c **** 
 632              		.loc 1 340 3 is_stmt 1 view .LVU181
 340:../../CM7/Core/Src/main.c **** 
 633              		.loc 1 340 19 is_stmt 0 view .LVU182
 634 0010 0093     		str	r3, [sp]
 348:../../CM7/Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 635              		.loc 1 348 3 is_stmt 1 view .LVU183
 348:../../CM7/Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 636              		.loc 1 348 17 is_stmt 0 view .LVU184
 637 0012 1C48     		ldr	r0, .L50
 638 0014 1C4A     		ldr	r2, .L50+4
 639 0016 0260     		str	r2, [r0]
 349:../../CM7/Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 640              		.loc 1 349 3 is_stmt 1 view .LVU185
 349:../../CM7/Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 641              		.loc 1 349 24 is_stmt 0 view .LVU186
 642 0018 4360     		str	r3, [r0, #4]
 350:../../CM7/Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 643              		.loc 1 350 3 is_stmt 1 view .LVU187
 350:../../CM7/Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 644              		.loc 1 350 26 is_stmt 0 view .LVU188
 645 001a 7F22     		movs	r2, #127
 646 001c 8260     		str	r2, [r0, #8]
 351:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 647              		.loc 1 351 3 is_stmt 1 view .LVU189
 351:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 648              		.loc 1 351 25 is_stmt 0 view .LVU190
 649 001e FF22     		movs	r2, #255
 650 0020 C260     		str	r2, [r0, #12]
 352:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 651              		.loc 1 352 3 is_stmt 1 view .LVU191
 352:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 652              		.loc 1 352 20 is_stmt 0 view .LVU192
 653 0022 0361     		str	r3, [r0, #16]
 353:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 654              		.loc 1 353 3 is_stmt 1 view .LVU193
 353:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 655              		.loc 1 353 28 is_stmt 0 view .LVU194
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 28


 656 0024 8361     		str	r3, [r0, #24]
 354:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 657              		.loc 1 354 3 is_stmt 1 view .LVU195
 354:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 658              		.loc 1 354 24 is_stmt 0 view .LVU196
 659 0026 C361     		str	r3, [r0, #28]
 355:../../CM7/Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 660              		.loc 1 355 3 is_stmt 1 view .LVU197
 355:../../CM7/Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 661              		.loc 1 355 25 is_stmt 0 view .LVU198
 662 0028 4361     		str	r3, [r0, #20]
 356:../../CM7/Core/Src/main.c ****   {
 663              		.loc 1 356 3 is_stmt 1 view .LVU199
 356:../../CM7/Core/Src/main.c ****   {
 664              		.loc 1 356 7 is_stmt 0 view .LVU200
 665 002a FFF7FEFF 		bl	HAL_RTC_Init
 666              	.LVL25:
 356:../../CM7/Core/Src/main.c ****   {
 667              		.loc 1 356 6 view .LVU201
 668 002e 10BB     		cbnz	r0, .L47
 367:../../CM7/Core/Src/main.c ****   sTime.Minutes = 0x0;
 669              		.loc 1 367 3 is_stmt 1 view .LVU202
 367:../../CM7/Core/Src/main.c ****   sTime.Minutes = 0x0;
 670              		.loc 1 367 15 is_stmt 0 view .LVU203
 671 0030 0023     		movs	r3, #0
 672 0032 8DF80430 		strb	r3, [sp, #4]
 368:../../CM7/Core/Src/main.c ****   sTime.Seconds = 0x0;
 673              		.loc 1 368 3 is_stmt 1 view .LVU204
 368:../../CM7/Core/Src/main.c ****   sTime.Seconds = 0x0;
 674              		.loc 1 368 17 is_stmt 0 view .LVU205
 675 0036 8DF80530 		strb	r3, [sp, #5]
 369:../../CM7/Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 676              		.loc 1 369 3 is_stmt 1 view .LVU206
 369:../../CM7/Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 677              		.loc 1 369 17 is_stmt 0 view .LVU207
 678 003a 8DF80630 		strb	r3, [sp, #6]
 370:../../CM7/Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 679              		.loc 1 370 3 is_stmt 1 view .LVU208
 370:../../CM7/Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 680              		.loc 1 370 24 is_stmt 0 view .LVU209
 681 003e 0493     		str	r3, [sp, #16]
 371:../../CM7/Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 682              		.loc 1 371 3 is_stmt 1 view .LVU210
 371:../../CM7/Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 683              		.loc 1 371 24 is_stmt 0 view .LVU211
 684 0040 0593     		str	r3, [sp, #20]
 372:../../CM7/Core/Src/main.c ****   {
 685              		.loc 1 372 3 is_stmt 1 view .LVU212
 372:../../CM7/Core/Src/main.c ****   {
 686              		.loc 1 372 7 is_stmt 0 view .LVU213
 687 0042 0122     		movs	r2, #1
 688 0044 01A9     		add	r1, sp, #4
 689 0046 0F48     		ldr	r0, .L50
 690 0048 FFF7FEFF 		bl	HAL_RTC_SetTime
 691              	.LVL26:
 372:../../CM7/Core/Src/main.c ****   {
 692              		.loc 1 372 6 view .LVU214
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 29


 693 004c A8B9     		cbnz	r0, .L48
 376:../../CM7/Core/Src/main.c ****   sDate.Month = RTC_MONTH_MARCH;
 694              		.loc 1 376 3 is_stmt 1 view .LVU215
 376:../../CM7/Core/Src/main.c ****   sDate.Month = RTC_MONTH_MARCH;
 695              		.loc 1 376 17 is_stmt 0 view .LVU216
 696 004e 0122     		movs	r2, #1
 697 0050 8DF80020 		strb	r2, [sp]
 377:../../CM7/Core/Src/main.c ****   sDate.Date = 0x13;
 698              		.loc 1 377 3 is_stmt 1 view .LVU217
 377:../../CM7/Core/Src/main.c ****   sDate.Date = 0x13;
 699              		.loc 1 377 15 is_stmt 0 view .LVU218
 700 0054 0323     		movs	r3, #3
 701 0056 8DF80130 		strb	r3, [sp, #1]
 378:../../CM7/Core/Src/main.c ****   sDate.Year = 0x24;
 702              		.loc 1 378 3 is_stmt 1 view .LVU219
 378:../../CM7/Core/Src/main.c ****   sDate.Year = 0x24;
 703              		.loc 1 378 14 is_stmt 0 view .LVU220
 704 005a 1323     		movs	r3, #19
 705 005c 8DF80230 		strb	r3, [sp, #2]
 379:../../CM7/Core/Src/main.c **** 
 706              		.loc 1 379 3 is_stmt 1 view .LVU221
 379:../../CM7/Core/Src/main.c **** 
 707              		.loc 1 379 14 is_stmt 0 view .LVU222
 708 0060 2423     		movs	r3, #36
 709 0062 8DF80330 		strb	r3, [sp, #3]
 381:../../CM7/Core/Src/main.c ****   {
 710              		.loc 1 381 3 is_stmt 1 view .LVU223
 381:../../CM7/Core/Src/main.c ****   {
 711              		.loc 1 381 7 is_stmt 0 view .LVU224
 712 0066 6946     		mov	r1, sp
 713 0068 0648     		ldr	r0, .L50
 714 006a FFF7FEFF 		bl	HAL_RTC_SetDate
 715              	.LVL27:
 381:../../CM7/Core/Src/main.c ****   {
 716              		.loc 1 381 6 view .LVU225
 717 006e 30B9     		cbnz	r0, .L49
 389:../../CM7/Core/Src/main.c **** 
 718              		.loc 1 389 1 view .LVU226
 719 0070 07B0     		add	sp, sp, #28
 720              	.LCFI10:
 721              		.cfi_remember_state
 722              		.cfi_def_cfa_offset 4
 723              		@ sp needed
 724 0072 5DF804FB 		ldr	pc, [sp], #4
 725              	.L47:
 726              	.LCFI11:
 727              		.cfi_restore_state
 358:../../CM7/Core/Src/main.c ****   }
 728              		.loc 1 358 5 is_stmt 1 view .LVU227
 729 0076 FFF7FEFF 		bl	Error_Handler
 730              	.LVL28:
 731              	.L48:
 374:../../CM7/Core/Src/main.c ****   }
 732              		.loc 1 374 5 view .LVU228
 733 007a FFF7FEFF 		bl	Error_Handler
 734              	.LVL29:
 735              	.L49:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 30


 383:../../CM7/Core/Src/main.c ****   }
 736              		.loc 1 383 5 view .LVU229
 737 007e FFF7FEFF 		bl	Error_Handler
 738              	.LVL30:
 739              	.L51:
 740 0082 00BF     		.align	2
 741              	.L50:
 742 0084 00000000 		.word	hrtc
 743 0088 00400058 		.word	1476411392
 744              		.cfi_endproc
 745              	.LFE151:
 747              		.section	.text.SystemClock_Config,"ax",%progbits
 748              		.align	1
 749              		.global	SystemClock_Config
 750              		.syntax unified
 751              		.thumb
 752              		.thumb_func
 754              	SystemClock_Config:
 755              	.LFB149:
 221:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 756              		.loc 1 221 1 view -0
 757              		.cfi_startproc
 758              		@ args = 0, pretend = 0, frame = 112
 759              		@ frame_needed = 0, uses_anonymous_args = 0
 760 0000 00B5     		push	{lr}
 761              	.LCFI12:
 762              		.cfi_def_cfa_offset 4
 763              		.cfi_offset 14, -4
 764 0002 9DB0     		sub	sp, sp, #116
 765              	.LCFI13:
 766              		.cfi_def_cfa_offset 120
 222:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 767              		.loc 1 222 3 view .LVU231
 222:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 768              		.loc 1 222 22 is_stmt 0 view .LVU232
 769 0004 4C22     		movs	r2, #76
 770 0006 0021     		movs	r1, #0
 771 0008 09A8     		add	r0, sp, #36
 772 000a FFF7FEFF 		bl	memset
 773              	.LVL31:
 223:../../CM7/Core/Src/main.c **** 
 774              		.loc 1 223 3 is_stmt 1 view .LVU233
 223:../../CM7/Core/Src/main.c **** 
 775              		.loc 1 223 22 is_stmt 0 view .LVU234
 776 000e 2022     		movs	r2, #32
 777 0010 0021     		movs	r1, #0
 778 0012 01A8     		add	r0, sp, #4
 779 0014 FFF7FEFF 		bl	memset
 780              	.LVL32:
 227:../../CM7/Core/Src/main.c **** 
 781              		.loc 1 227 3 is_stmt 1 view .LVU235
 782 0018 0420     		movs	r0, #4
 783 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 784              	.LVL33:
 231:../../CM7/Core/Src/main.c **** 
 785              		.loc 1 231 3 view .LVU236
 786              	.LBB12:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 31


 231:../../CM7/Core/Src/main.c **** 
 787              		.loc 1 231 3 view .LVU237
 788 001e 0023     		movs	r3, #0
 789 0020 0093     		str	r3, [sp]
 231:../../CM7/Core/Src/main.c **** 
 790              		.loc 1 231 3 view .LVU238
 231:../../CM7/Core/Src/main.c **** 
 791              		.loc 1 231 3 view .LVU239
 792 0022 264B     		ldr	r3, .L59
 793 0024 DA6A     		ldr	r2, [r3, #44]
 794 0026 22F00102 		bic	r2, r2, #1
 795 002a DA62     		str	r2, [r3, #44]
 231:../../CM7/Core/Src/main.c **** 
 796              		.loc 1 231 3 view .LVU240
 797 002c DB6A     		ldr	r3, [r3, #44]
 798 002e 03F00103 		and	r3, r3, #1
 799 0032 0093     		str	r3, [sp]
 231:../../CM7/Core/Src/main.c **** 
 800              		.loc 1 231 3 view .LVU241
 801 0034 224A     		ldr	r2, .L59+4
 802 0036 9369     		ldr	r3, [r2, #24]
 803 0038 23F44043 		bic	r3, r3, #49152
 804 003c 43F40043 		orr	r3, r3, #32768
 805 0040 9361     		str	r3, [r2, #24]
 231:../../CM7/Core/Src/main.c **** 
 806              		.loc 1 231 3 view .LVU242
 807 0042 9369     		ldr	r3, [r2, #24]
 808 0044 03F44043 		and	r3, r3, #49152
 809 0048 0093     		str	r3, [sp]
 231:../../CM7/Core/Src/main.c **** 
 810              		.loc 1 231 3 view .LVU243
 811 004a 009B     		ldr	r3, [sp]
 812              	.LBE12:
 231:../../CM7/Core/Src/main.c **** 
 813              		.loc 1 231 3 view .LVU244
 233:../../CM7/Core/Src/main.c **** 
 814              		.loc 1 233 3 view .LVU245
 815              	.L53:
 233:../../CM7/Core/Src/main.c **** 
 816              		.loc 1 233 48 discriminator 1 view .LVU246
 233:../../CM7/Core/Src/main.c **** 
 817              		.loc 1 233 9 discriminator 1 view .LVU247
 233:../../CM7/Core/Src/main.c **** 
 818              		.loc 1 233 10 is_stmt 0 discriminator 1 view .LVU248
 819 004c 1C4B     		ldr	r3, .L59+4
 820 004e 9B69     		ldr	r3, [r3, #24]
 233:../../CM7/Core/Src/main.c **** 
 821              		.loc 1 233 9 discriminator 1 view .LVU249
 822 0050 13F4005F 		tst	r3, #8192
 823 0054 FAD0     		beq	.L53
 238:../../CM7/Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE;
 824              		.loc 1 238 3 is_stmt 1 view .LVU250
 238:../../CM7/Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE;
 825              		.loc 1 238 36 is_stmt 0 view .LVU251
 826 0056 0B23     		movs	r3, #11
 827 0058 0993     		str	r3, [sp, #36]
 240:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 32


 828              		.loc 1 240 3 is_stmt 1 view .LVU252
 240:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 829              		.loc 1 240 30 is_stmt 0 view .LVU253
 830 005a 4FF4A023 		mov	r3, #327680
 831 005e 0A93     		str	r3, [sp, #40]
 241:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 832              		.loc 1 241 3 is_stmt 1 view .LVU254
 241:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 833              		.loc 1 241 30 is_stmt 0 view .LVU255
 834 0060 0122     		movs	r2, #1
 835 0062 0C92     		str	r2, [sp, #48]
 242:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 836              		.loc 1 242 3 is_stmt 1 view .LVU256
 242:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 837              		.loc 1 242 41 is_stmt 0 view .LVU257
 838 0064 4023     		movs	r3, #64
 839 0066 0D93     		str	r3, [sp, #52]
 243:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 840              		.loc 1 243 3 is_stmt 1 view .LVU258
 243:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 841              		.loc 1 243 30 is_stmt 0 view .LVU259
 842 0068 0E92     		str	r2, [sp, #56]
 244:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 843              		.loc 1 244 3 is_stmt 1 view .LVU260
 244:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 844              		.loc 1 244 34 is_stmt 0 view .LVU261
 845 006a 0223     		movs	r3, #2
 846 006c 1293     		str	r3, [sp, #72]
 245:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 847              		.loc 1 245 3 is_stmt 1 view .LVU262
 245:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 848              		.loc 1 245 35 is_stmt 0 view .LVU263
 849 006e 1393     		str	r3, [sp, #76]
 246:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 24;
 850              		.loc 1 246 3 is_stmt 1 view .LVU264
 246:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 24;
 851              		.loc 1 246 30 is_stmt 0 view .LVU265
 852 0070 1492     		str	r2, [sp, #80]
 247:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 853              		.loc 1 247 3 is_stmt 1 view .LVU266
 247:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 854              		.loc 1 247 30 is_stmt 0 view .LVU267
 855 0072 1822     		movs	r2, #24
 856 0074 1592     		str	r2, [sp, #84]
 248:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 857              		.loc 1 248 3 is_stmt 1 view .LVU268
 248:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 858              		.loc 1 248 30 is_stmt 0 view .LVU269
 859 0076 1693     		str	r3, [sp, #88]
 249:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 860              		.loc 1 249 3 is_stmt 1 view .LVU270
 249:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 861              		.loc 1 249 30 is_stmt 0 view .LVU271
 862 0078 0422     		movs	r2, #4
 863 007a 1792     		str	r2, [sp, #92]
 250:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 864              		.loc 1 250 3 is_stmt 1 view .LVU272
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 33


 250:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 865              		.loc 1 250 30 is_stmt 0 view .LVU273
 866 007c 1893     		str	r3, [sp, #96]
 251:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 867              		.loc 1 251 3 is_stmt 1 view .LVU274
 251:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 868              		.loc 1 251 32 is_stmt 0 view .LVU275
 869 007e 0C23     		movs	r3, #12
 870 0080 1993     		str	r3, [sp, #100]
 252:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 871              		.loc 1 252 3 is_stmt 1 view .LVU276
 252:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 872              		.loc 1 252 35 is_stmt 0 view .LVU277
 873 0082 0023     		movs	r3, #0
 874 0084 1A93     		str	r3, [sp, #104]
 253:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 875              		.loc 1 253 3 is_stmt 1 view .LVU278
 253:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 876              		.loc 1 253 34 is_stmt 0 view .LVU279
 877 0086 1B93     		str	r3, [sp, #108]
 254:../../CM7/Core/Src/main.c ****   {
 878              		.loc 1 254 3 is_stmt 1 view .LVU280
 254:../../CM7/Core/Src/main.c ****   {
 879              		.loc 1 254 7 is_stmt 0 view .LVU281
 880 0088 09A8     		add	r0, sp, #36
 881 008a FFF7FEFF 		bl	HAL_RCC_OscConfig
 882              	.LVL34:
 254:../../CM7/Core/Src/main.c ****   {
 883              		.loc 1 254 6 view .LVU282
 884 008e 88B9     		cbnz	r0, .L57
 261:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 885              		.loc 1 261 3 is_stmt 1 view .LVU283
 261:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 886              		.loc 1 261 31 is_stmt 0 view .LVU284
 887 0090 3F23     		movs	r3, #63
 888 0092 0193     		str	r3, [sp, #4]
 264:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 889              		.loc 1 264 3 is_stmt 1 view .LVU285
 264:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 890              		.loc 1 264 34 is_stmt 0 view .LVU286
 891 0094 0023     		movs	r3, #0
 892 0096 0293     		str	r3, [sp, #8]
 265:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 893              		.loc 1 265 3 is_stmt 1 view .LVU287
 265:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 894              		.loc 1 265 35 is_stmt 0 view .LVU288
 895 0098 0393     		str	r3, [sp, #12]
 266:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 896              		.loc 1 266 3 is_stmt 1 view .LVU289
 266:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 897              		.loc 1 266 35 is_stmt 0 view .LVU290
 898 009a 0493     		str	r3, [sp, #16]
 267:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 899              		.loc 1 267 3 is_stmt 1 view .LVU291
 267:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 900              		.loc 1 267 36 is_stmt 0 view .LVU292
 901 009c 0593     		str	r3, [sp, #20]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 34


 268:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 902              		.loc 1 268 3 is_stmt 1 view .LVU293
 268:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 903              		.loc 1 268 36 is_stmt 0 view .LVU294
 904 009e 0693     		str	r3, [sp, #24]
 269:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 905              		.loc 1 269 3 is_stmt 1 view .LVU295
 269:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 906              		.loc 1 269 36 is_stmt 0 view .LVU296
 907 00a0 0793     		str	r3, [sp, #28]
 270:../../CM7/Core/Src/main.c **** 
 908              		.loc 1 270 3 is_stmt 1 view .LVU297
 270:../../CM7/Core/Src/main.c **** 
 909              		.loc 1 270 36 is_stmt 0 view .LVU298
 910 00a2 0893     		str	r3, [sp, #32]
 272:../../CM7/Core/Src/main.c ****   {
 911              		.loc 1 272 3 is_stmt 1 view .LVU299
 272:../../CM7/Core/Src/main.c ****   {
 912              		.loc 1 272 7 is_stmt 0 view .LVU300
 913 00a4 0121     		movs	r1, #1
 914 00a6 01A8     		add	r0, sp, #4
 915 00a8 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 916              	.LVL35:
 272:../../CM7/Core/Src/main.c ****   {
 917              		.loc 1 272 6 view .LVU301
 918 00ac 20B9     		cbnz	r0, .L58
 276:../../CM7/Core/Src/main.c **** 
 919              		.loc 1 276 1 view .LVU302
 920 00ae 1DB0     		add	sp, sp, #116
 921              	.LCFI14:
 922              		.cfi_remember_state
 923              		.cfi_def_cfa_offset 4
 924              		@ sp needed
 925 00b0 5DF804FB 		ldr	pc, [sp], #4
 926              	.L57:
 927              	.LCFI15:
 928              		.cfi_restore_state
 256:../../CM7/Core/Src/main.c ****   }
 929              		.loc 1 256 5 is_stmt 1 view .LVU303
 930 00b4 FFF7FEFF 		bl	Error_Handler
 931              	.LVL36:
 932              	.L58:
 274:../../CM7/Core/Src/main.c ****   }
 933              		.loc 1 274 5 view .LVU304
 934 00b8 FFF7FEFF 		bl	Error_Handler
 935              	.LVL37:
 936              	.L60:
 937              		.align	2
 938              	.L59:
 939 00bc 00040058 		.word	1476396032
 940 00c0 00480258 		.word	1476544512
 941              		.cfi_endproc
 942              	.LFE149:
 944              		.section	.text.main,"ax",%progbits
 945              		.align	1
 946              		.global	main
 947              		.syntax unified
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 35


 948              		.thumb
 949              		.thumb_func
 951              	main:
 952              	.LFB148:
 110:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 953              		.loc 1 110 1 view -0
 954              		.cfi_startproc
 955              		@ args = 0, pretend = 0, frame = 8
 956              		@ frame_needed = 0, uses_anonymous_args = 0
 957 0000 00B5     		push	{lr}
 958              	.LCFI16:
 959              		.cfi_def_cfa_offset 4
 960              		.cfi_offset 14, -4
 961 0002 83B0     		sub	sp, sp, #12
 962              	.LCFI17:
 963              		.cfi_def_cfa_offset 16
 115:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
 964              		.loc 1 115 3 view .LVU306
 120:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 965              		.loc 1 120 3 view .LVU307
 966              	.LVL38:
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 967              		.loc 1 121 3 view .LVU308
 120:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 968              		.loc 1 120 11 is_stmt 0 view .LVU309
 969 0004 4FF6FF73 		movw	r3, #65535
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 970              		.loc 1 121 8 view .LVU310
 971 0008 00E0     		b	.L63
 972              	.LVL39:
 973              	.L69:
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 974              		.loc 1 121 68 view .LVU311
 975 000a 1346     		mov	r3, r2
 976              	.LVL40:
 977              	.L63:
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 978              		.loc 1 121 57 is_stmt 1 discriminator 2 view .LVU312
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 979              		.loc 1 121 10 is_stmt 0 discriminator 2 view .LVU313
 980 000c 254A     		ldr	r2, .L74
 981 000e 1268     		ldr	r2, [r2]
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 982              		.loc 1 121 57 discriminator 2 view .LVU314
 983 0010 12F4004F 		tst	r2, #32768
 984 0014 03D0     		beq	.L62
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 985              		.loc 1 121 68 discriminator 1 view .LVU315
 986 0016 5A1E     		subs	r2, r3, #1
 987              	.LVL41:
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 988              		.loc 1 121 57 discriminator 1 view .LVU316
 989 0018 002B     		cmp	r3, #0
 990 001a F6DC     		bgt	.L69
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 991              		.loc 1 121 68 view .LVU317
 992 001c 1346     		mov	r3, r2
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 36


 993              	.LVL42:
 994              	.L62:
 122:../../CM7/Core/Src/main.c ****   {
 995              		.loc 1 122 3 is_stmt 1 view .LVU318
 122:../../CM7/Core/Src/main.c ****   {
 996              		.loc 1 122 6 is_stmt 0 view .LVU319
 997 001e 002B     		cmp	r3, #0
 998 0020 1ADB     		blt	.L72
 130:../../CM7/Core/Src/main.c **** 
 999              		.loc 1 130 3 is_stmt 1 view .LVU320
 1000 0022 FFF7FEFF 		bl	HAL_Init
 1001              	.LVL43:
 137:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 1002              		.loc 1 137 3 view .LVU321
 1003 0026 FFF7FEFF 		bl	SystemClock_Config
 1004              	.LVL44:
 142:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1005              		.loc 1 142 1 view .LVU322
 1006              	.LBB13:
 142:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1007              		.loc 1 142 1 view .LVU323
 142:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1008              		.loc 1 142 1 view .LVU324
 1009 002a 1E4B     		ldr	r3, .L74
 1010 002c D3F8E020 		ldr	r2, [r3, #224]
 1011 0030 42F00072 		orr	r2, r2, #33554432
 1012 0034 C3F8E020 		str	r2, [r3, #224]
 142:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1013              		.loc 1 142 1 view .LVU325
 1014 0038 D3F8E030 		ldr	r3, [r3, #224]
 1015 003c 03F00073 		and	r3, r3, #33554432
 1016 0040 0193     		str	r3, [sp, #4]
 142:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1017              		.loc 1 142 1 view .LVU326
 1018 0042 019B     		ldr	r3, [sp, #4]
 1019              	.LBE13:
 142:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1020              		.loc 1 142 1 view .LVU327
 144:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 1021              		.loc 1 144 1 view .LVU328
 1022 0044 0020     		movs	r0, #0
 1023 0046 FFF7FEFF 		bl	HAL_HSEM_FastTake
 1024              	.LVL45:
 146:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 1025              		.loc 1 146 1 view .LVU329
 1026 004a 0021     		movs	r1, #0
 1027 004c 0846     		mov	r0, r1
 1028 004e FFF7FEFF 		bl	HAL_HSEM_Release
 1029              	.LVL46:
 148:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 1030              		.loc 1 148 1 view .LVU330
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1031              		.loc 1 149 1 view .LVU331
 148:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 1032              		.loc 1 148 9 is_stmt 0 view .LVU332
 1033 0052 4FF6FF73 		movw	r3, #65535
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 37


 1034              		.loc 1 149 6 view .LVU333
 1035 0056 02E0     		b	.L66
 1036              	.LVL47:
 1037              	.L72:
 124:../../CM7/Core/Src/main.c ****   }
 1038              		.loc 1 124 3 is_stmt 1 view .LVU334
 1039 0058 FFF7FEFF 		bl	Error_Handler
 1040              	.LVL48:
 1041              	.L70:
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1042              		.loc 1 149 66 is_stmt 0 view .LVU335
 1043 005c 1346     		mov	r3, r2
 1044              	.LVL49:
 1045              	.L66:
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1046              		.loc 1 149 55 is_stmt 1 discriminator 2 view .LVU336
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1047              		.loc 1 149 8 is_stmt 0 discriminator 2 view .LVU337
 1048 005e 114A     		ldr	r2, .L74
 1049 0060 1268     		ldr	r2, [r2]
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1050              		.loc 1 149 55 discriminator 2 view .LVU338
 1051 0062 12F4004F 		tst	r2, #32768
 1052 0066 03D1     		bne	.L65
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1053              		.loc 1 149 66 discriminator 1 view .LVU339
 1054 0068 5A1E     		subs	r2, r3, #1
 1055              	.LVL50:
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1056              		.loc 1 149 55 discriminator 1 view .LVU340
 1057 006a 002B     		cmp	r3, #0
 1058 006c F6DC     		bgt	.L70
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1059              		.loc 1 149 66 view .LVU341
 1060 006e 1346     		mov	r3, r2
 1061              	.LVL51:
 1062              	.L65:
 150:../../CM7/Core/Src/main.c **** {
 1063              		.loc 1 150 1 is_stmt 1 view .LVU342
 150:../../CM7/Core/Src/main.c **** {
 1064              		.loc 1 150 4 is_stmt 0 view .LVU343
 1065 0070 002B     		cmp	r3, #0
 1066 0072 15DB     		blt	.L73
 161:../../CM7/Core/Src/main.c ****   MX_ETH_Init();
 1067              		.loc 1 161 3 is_stmt 1 view .LVU344
 1068 0074 FFF7FEFF 		bl	MX_GPIO_Init
 1069              	.LVL52:
 162:../../CM7/Core/Src/main.c ****   MX_USART3_UART_Init();
 1070              		.loc 1 162 3 view .LVU345
 1071 0078 FFF7FEFF 		bl	MX_ETH_Init
 1072              	.LVL53:
 163:../../CM7/Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1073              		.loc 1 163 3 view .LVU346
 1074 007c FFF7FEFF 		bl	MX_USART3_UART_Init
 1075              	.LVL54:
 164:../../CM7/Core/Src/main.c ****   MX_RTC_Init();
 1076              		.loc 1 164 3 view .LVU347
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 38


 1077 0080 FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1078              	.LVL55:
 165:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1079              		.loc 1 165 3 view .LVU348
 1080 0084 FFF7FEFF 		bl	MX_RTC_Init
 1081              	.LVL56:
 171:../../CM7/Core/Src/main.c **** 
 1082              		.loc 1 171 3 view .LVU349
 1083 0088 FFF7FEFF 		bl	osKernelInitialize
 1084              	.LVL57:
 191:../../CM7/Core/Src/main.c **** 
 1085              		.loc 1 191 3 view .LVU350
 191:../../CM7/Core/Src/main.c **** 
 1086              		.loc 1 191 23 is_stmt 0 view .LVU351
 1087 008c 064A     		ldr	r2, .L74+4
 1088 008e 0021     		movs	r1, #0
 1089 0090 0648     		ldr	r0, .L74+8
 1090 0092 FFF7FEFF 		bl	osThreadNew
 1091              	.LVL58:
 191:../../CM7/Core/Src/main.c **** 
 1092              		.loc 1 191 21 view .LVU352
 1093 0096 064B     		ldr	r3, .L74+12
 1094 0098 1860     		str	r0, [r3]
 202:../../CM7/Core/Src/main.c **** 
 1095              		.loc 1 202 3 is_stmt 1 view .LVU353
 1096 009a FFF7FEFF 		bl	osKernelStart
 1097              	.LVL59:
 1098              	.L68:
 207:../../CM7/Core/Src/main.c ****   {
 1099              		.loc 1 207 3 discriminator 1 view .LVU354
 212:../../CM7/Core/Src/main.c ****   /* USER CODE END 3 */
 1100              		.loc 1 212 3 discriminator 1 view .LVU355
 207:../../CM7/Core/Src/main.c ****   {
 1101              		.loc 1 207 9 discriminator 1 view .LVU356
 1102 009e FEE7     		b	.L68
 1103              	.LVL60:
 1104              	.L73:
 152:../../CM7/Core/Src/main.c **** }
 1105              		.loc 1 152 1 view .LVU357
 1106 00a0 FFF7FEFF 		bl	Error_Handler
 1107              	.LVL61:
 1108              	.L75:
 152:../../CM7/Core/Src/main.c **** }
 1109              		.loc 1 152 1 is_stmt 0 view .LVU358
 1110              		.align	2
 1111              	.L74:
 1112 00a4 00440258 		.word	1476543488
 1113 00a8 00000000 		.word	defaultTask_attributes
 1114 00ac 00000000 		.word	StartDefaultTask
 1115 00b0 00000000 		.word	defaultTaskHandle
 1116              		.cfi_endproc
 1117              	.LFE148:
 1119              		.section	.bss.MACAddr.0,"aw",%nobits
 1120              		.align	2
 1123              	MACAddr.0:
 1124 0000 00000000 		.space	6
 1124      0000
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 39


 1125              		.global	defaultTask_attributes
 1126              		.section	.rodata.str1.4,"aMS",%progbits,1
 1127              		.align	2
 1128              	.LC0:
 1129 0000 64656661 		.ascii	"defaultTask\000"
 1129      756C7454 
 1129      61736B00 
 1130              		.section	.rodata.defaultTask_attributes,"a"
 1131              		.align	2
 1134              	defaultTask_attributes:
 1135 0000 00000000 		.word	.LC0
 1136 0004 00000000 		.space	16
 1136      00000000 
 1136      00000000 
 1136      00000000 
 1137 0014 00020000 		.word	512
 1138 0018 18000000 		.word	24
 1139 001c 00000000 		.space	8
 1139      00000000 
 1140              		.global	defaultTaskHandle
 1141              		.section	.bss.defaultTaskHandle,"aw",%nobits
 1142              		.align	2
 1145              	defaultTaskHandle:
 1146 0000 00000000 		.space	4
 1147              		.global	hpcd_USB_OTG_FS
 1148              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1149              		.align	2
 1152              	hpcd_USB_OTG_FS:
 1153 0000 00000000 		.space	1292
 1153      00000000 
 1153      00000000 
 1153      00000000 
 1153      00000000 
 1154              		.global	huart3
 1155              		.section	.bss.huart3,"aw",%nobits
 1156              		.align	2
 1159              	huart3:
 1160 0000 00000000 		.space	148
 1160      00000000 
 1160      00000000 
 1160      00000000 
 1160      00000000 
 1161              		.global	hrtc
 1162              		.section	.bss.hrtc,"aw",%nobits
 1163              		.align	2
 1166              	hrtc:
 1167 0000 00000000 		.space	36
 1167      00000000 
 1167      00000000 
 1167      00000000 
 1167      00000000 
 1168              		.global	heth
 1169              		.section	.bss.heth,"aw",%nobits
 1170              		.align	2
 1173              	heth:
 1174 0000 00000000 		.space	176
 1174      00000000 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 40


 1174      00000000 
 1174      00000000 
 1174      00000000 
 1175              		.global	TxConfig
 1176              		.section	.bss.TxConfig,"aw",%nobits
 1177              		.align	2
 1180              	TxConfig:
 1181 0000 00000000 		.space	56
 1181      00000000 
 1181      00000000 
 1181      00000000 
 1181      00000000 
 1182              		.global	DMATxDscrTab
 1183              		.section	.TxDecripSection,"aw"
 1184              		.align	2
 1187              	DMATxDscrTab:
 1188 0000 00000000 		.space	96
 1188      00000000 
 1188      00000000 
 1188      00000000 
 1188      00000000 
 1189              		.global	DMARxDscrTab
 1190              		.section	.RxDecripSection,"aw"
 1191              		.align	2
 1194              	DMARxDscrTab:
 1195 0000 00000000 		.space	96
 1195      00000000 
 1195      00000000 
 1195      00000000 
 1195      00000000 
 1196              		.text
 1197              	.Letext0:
 1198              		.file 3 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 rel1\\arm-none-eabi\\inclu
 1199              		.file 4 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 rel1\\arm-none-eabi\\inclu
 1200              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 1201              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1202              		.file 7 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 rel1\\lib\\gcc\\arm-none-e
 1203              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1204              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 1205              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1206              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 1207              		.file 12 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_eth.h"
 1208              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rtc.h"
 1209              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 1210              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 1211              		.file 16 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_usb.h"
 1212              		.file 17 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pcd.h"
 1213              		.file 18 "../../Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 1214              		.file 19 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 1215              		.file 20 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 1216              		.file 21 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 rel1\\arm-none-eabi\\incl
 1217              		.file 22 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
 1218              		.file 23 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 1219              		.file 24 "<built-in>"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 41


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:20     .text.MX_GPIO_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:173    .text.MX_GPIO_Init:000000c4 $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:179    .text.StartDefaultTask:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:185    .text.StartDefaultTask:00000000 StartDefaultTask
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:228    .text.StartDefaultTask:0000002c $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:233    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:239    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:273    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:278    .text.Error_Handler:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:284    .text.Error_Handler:00000000 Error_Handler
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:316    .text.MX_ETH_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:321    .text.MX_ETH_Init:00000000 MX_ETH_Init
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:410    .text.MX_ETH_Init:00000054 $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1173   .bss.heth:00000000 heth
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1123   .bss.MACAddr.0:00000000 MACAddr.0
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1187   .TxDecripSection:00000000 DMATxDscrTab
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1194   .RxDecripSection:00000000 DMARxDscrTab
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1180   .bss.TxConfig:00000000 TxConfig
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:420    .text.MX_USART3_UART_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:425    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:524    .text.MX_USART3_UART_Init:00000058 $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1159   .bss.huart3:00000000 huart3
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:530    .text.MX_USB_OTG_FS_PCD_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:535    .text.MX_USB_OTG_FS_PCD_Init:00000000 MX_USB_OTG_FS_PCD_Init
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:600    .text.MX_USB_OTG_FS_PCD_Init:00000030 $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1152   .bss.hpcd_USB_OTG_FS:00000000 hpcd_USB_OTG_FS
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:606    .text.MX_RTC_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:611    .text.MX_RTC_Init:00000000 MX_RTC_Init
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:742    .text.MX_RTC_Init:00000084 $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1166   .bss.hrtc:00000000 hrtc
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:748    .text.SystemClock_Config:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:754    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:939    .text.SystemClock_Config:000000bc $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:945    .text.main:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:951    .text.main:00000000 main
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1112   .text.main:000000a4 $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1134   .rodata.defaultTask_attributes:00000000 defaultTask_attributes
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1145   .bss.defaultTaskHandle:00000000 defaultTaskHandle
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1120   .bss.MACAddr.0:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1127   .rodata.str1.4:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1131   .rodata.defaultTask_attributes:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1142   .bss.defaultTaskHandle:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1149   .bss.hpcd_USB_OTG_FS:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1156   .bss.huart3:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1163   .bss.hrtc:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1170   .bss.heth:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1177   .bss.TxConfig:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1184   .TxDecripSection:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s:1191   .RxDecripSection:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
osDelay
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccE03GIw.s 			page 42


HAL_IncTick
HAL_ETH_Init
memset
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PCD_Init
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_HSEM_FastTake
HAL_HSEM_Release
osKernelInitialize
osThreadNew
osKernelStart
