strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5a0b1371d0>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'ena', 'amount', 'data', 'load']"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5a0b123d10>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "18:BL"	[cond="[]",
		lineno=None];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5a0b146550>",
		fillcolor=turquoise,
		label="21:BL
q[0] <= q[63];
q[63:8] <= q[56:0];
q[0] <= data[0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5a0b49ee50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f5a0b1a0e50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5a0ad98d10>]",
		style=filled,
		typ=Block];
	"Leaf_17:AL"	[def_var="['q']",
		label="Leaf_17:AL"];
	"21:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5a0b13dc50>",
		fillcolor=turquoise,
		label="20:BL
q[0] <= q[63];
q[63:1] <= q[62:0];
q[0] <= data[0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5a0b0cecd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f5a0b13d6d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5a0b126ad0>]",
		style=filled,
		typ=Block];
	"20:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5a0ad98950>",
		fillcolor=turquoise,
		label="22:BL
q[63:1] <= q[62:0];
q[0] <= data[0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5a0ad98d50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f5a0ad98ad0>]",
		style=filled,
		typ=Block];
	"22:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5a0a8b0050>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:BL" -> "25:IF"	[cond="[]",
		lineno=None];
	"26:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5a0a8b0210>",
		fillcolor=springgreen,
		label="26:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:BL" -> "26:IF"	[cond="[]",
		lineno=None];
	"19:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f5a0ad98650>",
		fillcolor=linen,
		label="19:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"18:BL" -> "19:CS"	[cond="[]",
		lineno=None];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5a0a8b0310>",
		fillcolor=firebrick,
		label="26:NS
q <= q;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5a0a8b0310>]",
		style=filled,
		typ=NonblockingSubstitution];
	"26:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"25:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5a0a8b0150>",
		fillcolor=firebrick,
		label="25:NS
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5a0a8b0150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"25:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5a0ad98e10>",
		fillcolor=turquoise,
		label="23:BL
q[63:8] <= q[56:0];
q[0] <= data[0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5a0ad982d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f5a0ad988d0>]",
		style=filled,
		typ=Block];
	"23:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5a0ad98c90>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CA" -> "22:BL"	[cond="[]",
		lineno=None];
	"21:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5a0b126850>",
		fillcolor=lightcyan,
		label="21:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"21:CA" -> "21:BL"	[cond="[]",
		lineno=None];
	"25:IF" -> "25:NS"	[cond="['load']",
		label=load,
		lineno=25];
	"20:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5a0b123110>",
		fillcolor=lightcyan,
		label="20:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"20:CA" -> "20:BL"	[cond="[]",
		lineno=None];
	"26:IF" -> "26:NS"	[cond="['ena']",
		label=ena,
		lineno=26];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5a0ad98390>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"23:CA" -> "23:BL"	[cond="[]",
		lineno=None];
	"19:CS" -> "22:CA"	[cond="['amount']",
		label=amount,
		lineno=19];
	"19:CS" -> "21:CA"	[cond="['amount']",
		label=amount,
		lineno=19];
	"19:CS" -> "20:CA"	[cond="['amount']",
		label=amount,
		lineno=19];
	"19:CS" -> "23:CA"	[cond="['amount']",
		label=amount,
		lineno=19];
	"Leaf_17:AL" -> "17:AL";
}
