// Seed: 3300701522
module module_0 (
    input logic id_0,
    input id_1,
    input wand id_2,
    output logic id_3,
    output reg id_4
);
  assign id_3 = id_0;
  initial id_4 <= #1 id_2[1'b0];
endmodule
