<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_sim_mem</a></h1>
<div class="docblock">
<p>Infinite (Simulation-Only) Memory with AXI Slave Port</p>
<p>The memory array is named <code>mem</code>, and it is <em>not</em> initialized or reset.  This makes it possible to
load the memory of this module in simulation with an external <code>$readmem*</code> command, e.g.,</p>
<pre><code class="language-sv">axi_sim_mem #( ... ) i_sim_mem ( ... );
initial begin
  $readmemh(&quot;file_with_memory_addrs_and_data.mem&quot;, i_sim_mem.mem);
end
</code></pre>
<p><code>mem</code> is addressed (or indexed) byte-wise with <code>AddrWidth</code>-wide addresses.</p>
<p>This module does not support atomic operations (ATOPs).</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AddrWidth" class="impl"><code class="in-band">AddrWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI Address Width</p>
</div><h3 id="parameter.DataWidth" class="impl"><code class="in-band">DataWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI Data Width</p>
</div><h3 id="parameter.IdWidth" class="impl"><code class="in-band">IdWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI ID Width</p>
</div><h3 id="parameter.UserWidth" class="impl"><code class="in-band">UserWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI User Width.</p>
</div><h3 id="parameter.axi_req_t" class="impl"><code class="in-band">axi_req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4 request struct definition</p>
</div><h3 id="parameter.axi_rsp_t" class="impl"><code class="in-band">axi_rsp_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>AXI4 response struct definition</p>
</div><h3 id="parameter.WarnUninitialized" class="impl"><code class="in-band">WarnUninitialized<span class="type-annotation">: bit</span></code></h3><div class="docblock"
><p>Warn on accesses to uninitialized bytes</p>
</div><h3 id="parameter.ApplDelay" class="impl"><code class="in-band">ApplDelay<span class="type-annotation">: time</span></code></h3><div class="docblock"
><p>Application delay (measured after rising clock edge)</p>
</div><h3 id="parameter.AcqDelay" class="impl"><code class="in-band">AcqDelay<span class="type-annotation">: time</span></code></h3><div class="docblock"
><p>Acquisition delay (measured after rising clock edge)</p>
</div><h3 id="parameter.StrbWidth" class="impl"><code class="in-band">StrbWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Rising-edge clock</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Active-low reset</p>
</div><h3 id="port.axi_req_i" class="impl"><code class="in-band">axi_req_i<span class="type-annotation">: input  axi_req_t</span></code></h3><div class="docblock"
><p>AXI4 request struct</p>
</div><h3 id="port.axi_rsp_o" class="impl"><code class="in-band">axi_rsp_o<span class="type-annotation">: output axi_rsp_t</span></code></h3><div class="docblock"
><p>AXI4 response struct</p>
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.id_t.html">id_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.user_t.html">user_t</a></td><td></td></tr><tr><td><a class="type" href="type.aw_t.html">aw_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_t.html">w_t</a></td><td></td></tr><tr><td><a class="type" href="type.b_t.html">b_t</a></td><td></td></tr><tr><td><a class="type" href="type.ar_t.html">ar_t</a></td><td></td></tr><tr><td><a class="type" href="type.r_t.html">r_t</a></td><td></td></tr></table>
</section>
</body>
</html>
