Control the ordering of all memory transactions issued within a single shader invocation, as viewed by other invocations in the same workgroup.

Only available in compute shaders.