
*** Running vivado
    with args -log PMP_core.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PMP_core.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source PMP_core.tcl -notrace
Command: synth_design -top PMP_core -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2018.05' and will expire in -183 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 120472 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1131.363 ; gain = 200.895 ; free physical = 92611 ; free virtual = 246365
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PMP_core' [/home/alessandro/Documenti/V-PMP/src/PMP_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'fetch_stage' [/home/alessandro/Documenti/V-PMP/src/PMP_fetch_stage.vhd:54]
INFO: [Synth 8-4471] merging register 'running_s_reg' into 'pc_inc_reg' [/home/alessandro/Documenti/V-PMP/src/PMP_fetch_stage.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'fetch_stage' (1#1) [/home/alessandro/Documenti/V-PMP/src/PMP_fetch_stage.vhd:54]
INFO: [Synth 8-638] synthesizing module 'pc' [/home/alessandro/Documenti/V-PMP/src/PMP_program_counter.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'pc' (2#1) [/home/alessandro/Documenti/V-PMP/src/PMP_program_counter.vhd:27]
INFO: [Synth 8-638] synthesizing module 'gr_regfile' [/home/alessandro/Documenti/V-PMP/src/PMP_register_file.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'gr_regfile' (3#1) [/home/alessandro/Documenti/V-PMP/src/PMP_register_file.vhd:88]
INFO: [Synth 8-638] synthesizing module 'lanes' [/home/alessandro/Documenti/V-PMP/src/PMP_pipe.vhd:169]
INFO: [Synth 8-638] synthesizing module 'lane_0' [/home/alessandro/Documenti/V-PMP/src/PMP_lane_ctrl.vhd:41]
INFO: [Synth 8-638] synthesizing module 'decode_stage' [/home/alessandro/Documenti/V-PMP/src/PMP_decode_stage.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'decode_stage' (4#1) [/home/alessandro/Documenti/V-PMP/src/PMP_decode_stage.vhd:43]
INFO: [Synth 8-638] synthesizing module 'exe_stage_complete' [/home/alessandro/Documenti/V-PMP/src/PMP_exe_stage_ctrl.vhd:41]
INFO: [Synth 8-638] synthesizing module 'alu32' [/home/alessandro/Documenti/V-PMP/src/PMP_alu32_unit.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'alu32' (5#1) [/home/alessandro/Documenti/V-PMP/src/PMP_alu32_unit.vhd:29]
INFO: [Synth 8-638] synthesizing module 'alu64' [/home/alessandro/Documenti/V-PMP/src/PMP_alu64_unit.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'alu64' (6#1) [/home/alessandro/Documenti/V-PMP/src/PMP_alu64_unit.vhd:29]
INFO: [Synth 8-638] synthesizing module 'memory_unit' [/home/alessandro/Documenti/V-PMP/src/PMP_mem_unit.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'memory_unit' (7#1) [/home/alessandro/Documenti/V-PMP/src/PMP_mem_unit.vhd:38]
INFO: [Synth 8-638] synthesizing module 'control' [/home/alessandro/Documenti/V-PMP/src/PMP_ctrl.vhd:30]
WARNING: [Synth 8-614] signal 'offset' is read in the process but is not in the sensitivity list [/home/alessandro/Documenti/V-PMP/src/PMP_ctrl.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'control' (8#1) [/home/alessandro/Documenti/V-PMP/src/PMP_ctrl.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'exe_stage_complete' (9#1) [/home/alessandro/Documenti/V-PMP/src/PMP_exe_stage_ctrl.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'lane_0' (10#1) [/home/alessandro/Documenti/V-PMP/src/PMP_lane_ctrl.vhd:41]
INFO: [Synth 8-638] synthesizing module 'lane_noctrl' [/home/alessandro/Documenti/V-PMP/src/PMP_lane_noctrl.vhd:35]
INFO: [Synth 8-638] synthesizing module 'exe_stage_noctrl' [/home/alessandro/Documenti/V-PMP/src/PMP_exe_stage_noctrl.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'exe_stage_noctrl' (11#1) [/home/alessandro/Documenti/V-PMP/src/PMP_exe_stage_noctrl.vhd:35]
WARNING: [Synth 8-3848] Net mem_wrt_amount in module/entity lane_noctrl does not have driver. [/home/alessandro/Documenti/V-PMP/src/PMP_lane_noctrl.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'lane_noctrl' (12#1) [/home/alessandro/Documenti/V-PMP/src/PMP_lane_noctrl.vhd:35]
WARNING: [Synth 8-3848] Net stop_s in module/entity lanes does not have driver. [/home/alessandro/Documenti/V-PMP/src/PMP_pipe.vhd:172]
WARNING: [Synth 8-3848] Net branch_s in module/entity lanes does not have driver. [/home/alessandro/Documenti/V-PMP/src/PMP_pipe.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'lanes' (13#1) [/home/alessandro/Documenti/V-PMP/src/PMP_pipe.vhd:169]
WARNING: [Synth 8-3848] Net branch in module/entity PMP_core does not have driver. [/home/alessandro/Documenti/V-PMP/src/PMP_core.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'PMP_core' (14#1) [/home/alessandro/Documenti/V-PMP/src/PMP_core.vhd:76]
WARNING: [Synth 8-3331] design memory_unit has unconnected port reset
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[63]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[62]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[61]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[60]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[59]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[58]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[57]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[56]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[55]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[54]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[53]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[52]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[51]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[50]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[49]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[48]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[47]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[46]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[45]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[44]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[43]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[42]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[41]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[40]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[39]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[38]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[37]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[36]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[35]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[34]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[33]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[32]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[31]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[30]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[29]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[28]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[27]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[26]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[25]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[24]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[23]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[22]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[21]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[20]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[19]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[18]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[17]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[16]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[15]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[14]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[13]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[12]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[11]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[10]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[9]
WARNING: [Synth 8-3331] design memory_unit has unconnected port syllable[8]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[63]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[62]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[61]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[60]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[59]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[58]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[57]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[56]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[55]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[54]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[53]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[52]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[51]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[50]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[49]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[48]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[47]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[46]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[45]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[44]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[43]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[42]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[41]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[40]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[39]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[38]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[37]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[36]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[35]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[34]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[33]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[32]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[31]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[30]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[29]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[28]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[27]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[26]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[25]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[24]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[23]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[22]
WARNING: [Synth 8-3331] design alu64 has unconnected port syllable[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1183.832 ; gain = 253.363 ; free physical = 92557 ; free virtual = 246312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin LANE_0:branch to constant 0 [/home/alessandro/Documenti/V-PMP/src/PMP_pipe.vhd:177]
WARNING: [Synth 8-3295] tying undriven pin LANE_1:branch to constant 0 [/home/alessandro/Documenti/V-PMP/src/PMP_pipe.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin LANE_2:branch to constant 0 [/home/alessandro/Documenti/V-PMP/src/PMP_pipe.vhd:239]
WARNING: [Synth 8-3295] tying undriven pin LANE_3:branch to constant 0 [/home/alessandro/Documenti/V-PMP/src/PMP_pipe.vhd:267]
WARNING: [Synth 8-3295] tying undriven pin LANE_4:branch to constant 0 [/home/alessandro/Documenti/V-PMP/src/PMP_pipe.vhd:295]
WARNING: [Synth 8-3295] tying undriven pin LANE_5:branch to constant 0 [/home/alessandro/Documenti/V-PMP/src/PMP_pipe.vhd:323]
WARNING: [Synth 8-3295] tying undriven pin LANE_6:branch to constant 0 [/home/alessandro/Documenti/V-PMP/src/PMP_pipe.vhd:351]
WARNING: [Synth 8-3295] tying undriven pin LANE_7:branch to constant 0 [/home/alessandro/Documenti/V-PMP/src/PMP_pipe.vhd:379]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1183.832 ; gain = 253.363 ; free physical = 92556 ; free virtual = 246311
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alessandro/Documenti/vpmp_prj/vpmp_prj.srcs/constrs_1/new/XDC.xdc]
Finished Parsing XDC File [/home/alessandro/Documenti/vpmp_prj/vpmp_prj.srcs/constrs_1/new/XDC.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1678.801 ; gain = 3.000 ; free physical = 92206 ; free virtual = 245961
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 1678.801 ; gain = 748.332 ; free physical = 92199 ; free virtual = 245955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 1678.801 ; gain = 748.332 ; free physical = 92199 ; free virtual = 245955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 1678.801 ; gain = 748.332 ; free physical = 92199 ; free virtual = 245955
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reg_file_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alessandro/Documenti/V-PMP/src/PMP_decode_stage.vhd:99]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alessandro/Documenti/V-PMP/src/PMP_alu32_unit.vhd:51]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alessandro/Documenti/V-PMP/src/PMP_alu32_unit.vhd:51]
INFO: [Synth 8-5546] ROM "w_e_gr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alessandro/Documenti/V-PMP/src/PMP_alu64_unit.vhd:61]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alessandro/Documenti/V-PMP/src/PMP_alu64_unit.vhd:61]
INFO: [Synth 8-5546] ROM "w_e_gr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/alessandro/Documenti/V-PMP/src/PMP_alu64_unit.vhd:101]
INFO: [Synth 8-5546] ROM "mem_wrt_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_wrt_amount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_e_gr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC_stop" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'PC_addr_reg' [/home/alessandro/Documenti/V-PMP/src/PMP_ctrl.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'PC_add_reg' [/home/alessandro/Documenti/V-PMP/src/PMP_ctrl.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'PC_stop_reg' [/home/alessandro/Documenti/V-PMP/src/PMP_ctrl.vhd:48]
WARNING: [Synth 8-327] inferring latch for variable 'PC_load_reg' [/home/alessandro/Documenti/V-PMP/src/PMP_ctrl.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1678.801 ; gain = 748.332 ; free physical = 92191 ; free virtual = 245946
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |lane_noctrl   |           7|     14232|
|2     |lane_0        |           1|     19702|
|3     |PMP_core__GC0 |           1|     22077|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 24    
	   3 Input     64 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 16    
	   2 Input     32 Bit         XORs := 16    
+---Registers : 
	               64 Bit    Registers := 72    
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 9     
	                4 Bit    Registers := 24    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 96    
	  16 Input     64 Bit        Muxes := 8     
	  14 Input     64 Bit        Muxes := 24    
	   4 Input     64 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 8     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	  15 Input     10 Bit        Muxes := 8     
	  23 Input      4 Bit        Muxes := 24    
	   2 Input      4 Bit        Muxes := 48    
	  14 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 8     
	  26 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
	  23 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 71    
	  14 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 114   
	  26 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decode_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module alu32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
Module alu64 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
+---Muxes : 
	  16 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
Module memory_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	  14 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 6     
	  15 Input     10 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 2     
Module exe_stage_complete 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module decode_stage__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module alu32__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
Module alu64__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
+---Muxes : 
	  16 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
Module memory_unit__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	  14 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 6     
	  15 Input     10 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 1     
Module exe_stage_noctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fetch_stage 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                4 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 16    
Module pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module gr_regfile 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 112   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "w_e_gr" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5546] ROM "w_e_gr" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
INFO: [Synth 8-5546] ROM "PC_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "EXECUTE/MEM/mem_wrt_en" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "EXECUTE/MEM/w_e_gr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "w_e_gr" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5546] ROM "w_e_gr" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
INFO: [Synth 8-5587] ROM size for "EXECUTE/MEM/mem_wrt_en" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "EXECUTE/MEM/w_e_gr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_offset_reg[0]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_offset_reg[1]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_offset_reg[2]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_offset_reg[3]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_offset_reg[4]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_offset_reg[5]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_offset_reg[6]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_offset_reg[7]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_offset_reg[8]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_offset_reg[9]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_offset_reg[10]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_offset_reg[11]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_offset_reg[12]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_offset_reg[13]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_offset_reg[14]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_offset_reg[15]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[0]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[1]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[2]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[3]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[4]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[5]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[6]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[7]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[8]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[9]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[10]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[11]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[12]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[13]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[14]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[15]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[16]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[17]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[18]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[19]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[20]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[21]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[22]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[23]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[24]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[25]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[26]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[27]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[28]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[29]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[30]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[31]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[32]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[33]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[34]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[35]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[36]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[37]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[38]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[39]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[40]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[41]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[42]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[43]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[44]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[45]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[46]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[47]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[48]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[49]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[50]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[51]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[52]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[53]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[54]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[55]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[56]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[57]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[58]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[59]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[60]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[61]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'LANES/LANE_0/DECODE/exe_operand_src_reg[62]' (FDRE) to 'LANES/LANE_0/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LANES/LANE_0 /\DECODE/exe_operand_src_reg[63] )
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[63]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[62]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[61]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[60]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[59]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[58]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[57]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[56]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[55]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[54]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[53]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[52]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[51]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[50]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[49]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[48]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[47]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[46]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[45]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[44]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[43]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[42]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[41]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[40]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[39]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[38]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[37]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[36]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[35]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[34]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[33]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[32]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[31]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[30]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[29]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[28]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[27]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[26]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[25]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[24]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[23]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[22]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[21]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[20]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[19]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[18]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[17]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[16]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[15]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[14]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[13]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[12]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[11]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[10]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[9]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[8]) is unused and will be removed from module lane_0.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_operand_src_reg[63]) is unused and will be removed from module lane_0.
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_offset_reg[0]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_offset_reg[1]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_offset_reg[2]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_offset_reg[3]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_offset_reg[4]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_offset_reg[5]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_offset_reg[6]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_offset_reg[7]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_offset_reg[8]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_offset_reg[9]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_offset_reg[10]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_offset_reg[11]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_offset_reg[12]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_offset_reg[13]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_offset_reg[14]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_offset_reg[15]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_operand_src_reg[0]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_operand_src_reg[1]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_operand_src_reg[2]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_operand_src_reg[3]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'lane_noctrl:/DECODE/exe_operand_src_reg[4]' (FDRE) to 'lane_noctrl:/DECODE/exe_operand_src_reg[63]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lane_noctrl:/\DECODE/exe_operand_src_reg[63] )
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[63]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[62]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[61]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[60]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[59]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[58]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[57]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[56]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[55]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[54]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[53]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[52]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[51]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[50]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[49]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[48]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[47]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[46]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[45]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[44]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[43]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[42]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[41]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[40]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[39]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[38]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[37]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[36]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[35]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[34]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[33]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[32]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[31]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[30]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[29]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[28]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[27]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[26]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[25]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[24]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[23]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[22]) is unused and will be removed from module lane_noctrl.
WARNING: [Synth 8-3332] Sequential element (DECODE/exe_syllable_reg[21]) is unused and will be removed from module lane_noctrl.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:02:10 . Memory (MB): peak = 1747.238 ; gain = 816.770 ; free physical = 92013 ; free virtual = 245769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu32       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu64       | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu64       | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu64       | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu64       | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu32       | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu64       | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu64       | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu64       | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu64       | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |lane_noctrl   |           7|      5975|
|2     |lane_0        |           1|      6667|
|3     |PMP_core__GC0 |           1|     20015|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:33 . Memory (MB): peak = 1747.238 ; gain = 816.770 ; free physical = 92013 ; free virtual = 245768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:03:05 . Memory (MB): peak = 1882.832 ; gain = 952.363 ; free physical = 91878 ; free virtual = 245634
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |lane_noctrl   |           7|      5975|
|2     |lane_0        |           1|      6668|
|3     |PMP_core__GC0 |           1|     19962|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:54 ; elapsed = 00:03:24 . Memory (MB): peak = 1882.832 ; gain = 952.363 ; free physical = 91877 ; free virtual = 245633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:58 ; elapsed = 00:03:30 . Memory (MB): peak = 1882.832 ; gain = 952.363 ; free physical = 91877 ; free virtual = 245632
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:58 ; elapsed = 00:03:31 . Memory (MB): peak = 1882.832 ; gain = 952.363 ; free physical = 91877 ; free virtual = 245632
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:06 ; elapsed = 00:03:41 . Memory (MB): peak = 1882.832 ; gain = 952.363 ; free physical = 91877 ; free virtual = 245632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:06 ; elapsed = 00:03:42 . Memory (MB): peak = 1882.832 ; gain = 952.363 ; free physical = 91877 ; free virtual = 245633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:08 ; elapsed = 00:03:44 . Memory (MB): peak = 1882.832 ; gain = 952.363 ; free physical = 91877 ; free virtual = 245632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:08 ; elapsed = 00:03:44 . Memory (MB): peak = 1882.832 ; gain = 952.363 ; free physical = 91877 ; free virtual = 245632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |   530|
|3     |DSP48E1_1 |    32|
|4     |DSP48E1_2 |     8|
|5     |LUT1      |    58|
|6     |LUT2      |  1193|
|7     |LUT3      |  2222|
|8     |LUT4      |  1395|
|9     |LUT5      |  2835|
|10    |LUT6      | 14577|
|11    |MUXF7     |  2056|
|12    |MUXF8     |  1024|
|13    |FDCE      |    32|
|14    |FDRE      |  4061|
|15    |FDSE      |    16|
|16    |LDC       |    19|
|17    |IBUF      |   515|
|18    |OBUF      |  1608|
|19    |OBUFT     |   112|
+------+----------+------+

Report Instance Areas: 
+------+--------------+--------------------+------+
|      |Instance      |Module              |Cells |
+------+--------------+--------------------+------+
|1     |top           |                    | 32294|
|2     |  GPR_FILE    |gr_regfile          |  9216|
|3     |  FETCH_STAGE |fetch_stage         |   603|
|4     |  LANES       |lanes               | 20182|
|5     |    LANE_0    |lane_0              |  3320|
|6     |      DECODE  |decode_stage_30     |  3047|
|7     |      EXECUTE |exe_stage_complete  |    85|
|8     |        ALU32 |alu32_31            |     1|
|9     |        ALU64 |alu64_32            |    64|
|10    |        CTRL  |control             |    19|
|11    |    LANE_1    |lane_noctrl         |  2407|
|12    |      DECODE  |decode_stage_26     |  2221|
|13    |      EXECUTE |exe_stage_noctrl_27 |    65|
|14    |        ALU32 |alu32_28            |     1|
|15    |        ALU64 |alu64_29            |    64|
|16    |    LANE_2    |lane_noctrl_0       |  2388|
|17    |      DECODE  |decode_stage_22     |  2202|
|18    |      EXECUTE |exe_stage_noctrl_23 |    65|
|19    |        ALU32 |alu32_24            |     1|
|20    |        ALU64 |alu64_25            |    64|
|21    |    LANE_3    |lane_noctrl_1       |  2445|
|22    |      DECODE  |decode_stage_18     |  2259|
|23    |      EXECUTE |exe_stage_noctrl_19 |    65|
|24    |        ALU32 |alu32_20            |     1|
|25    |        ALU64 |alu64_21            |    64|
|26    |    LANE_4    |lane_noctrl_2       |  2393|
|27    |      DECODE  |decode_stage_14     |  2207|
|28    |      EXECUTE |exe_stage_noctrl_15 |    65|
|29    |        ALU32 |alu32_16            |     1|
|30    |        ALU64 |alu64_17            |    64|
|31    |    LANE_5    |lane_noctrl_3       |  2387|
|32    |      DECODE  |decode_stage_10     |  2201|
|33    |      EXECUTE |exe_stage_noctrl_11 |    65|
|34    |        ALU32 |alu32_12            |     1|
|35    |        ALU64 |alu64_13            |    64|
|36    |    LANE_6    |lane_noctrl_4       |  2451|
|37    |      DECODE  |decode_stage_6      |  2265|
|38    |      EXECUTE |exe_stage_noctrl_7  |    65|
|39    |        ALU32 |alu32_8             |     1|
|40    |        ALU64 |alu64_9             |    64|
|41    |    LANE_7    |lane_noctrl_5       |  2391|
|42    |      DECODE  |decode_stage        |  2205|
|43    |      EXECUTE |exe_stage_noctrl    |    65|
|44    |        ALU32 |alu32               |     1|
|45    |        ALU64 |alu64               |    64|
|46    |  PROGRAM_CNT |pc                  |    57|
+------+--------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:08 ; elapsed = 00:03:44 . Memory (MB): peak = 1882.832 ; gain = 952.363 ; free physical = 91877 ; free virtual = 245632
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 230 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:38 ; elapsed = 00:03:06 . Memory (MB): peak = 1882.832 ; gain = 327.500 ; free physical = 91877 ; free virtual = 245632
Synthesis Optimization Complete : Time (s): cpu = 00:03:08 ; elapsed = 00:03:44 . Memory (MB): peak = 1882.840 ; gain = 952.371 ; free physical = 91877 ; free virtual = 245632
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  LDC => LDCE: 19 instances

INFO: [Common 17-83] Releasing license: Synthesis
285 Infos, 217 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:13 ; elapsed = 00:03:49 . Memory (MB): peak = 1914.848 ; gain = 914.875 ; free physical = 91871 ; free virtual = 245630
INFO: [Common 17-1381] The checkpoint '/home/alessandro/Documenti/vpmp_prj/vpmp_prj.runs/synth_1/PMP_core.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1938.859 ; gain = 24.012 ; free physical = 91866 ; free virtual = 245629
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1938.859 ; gain = 0.000 ; free physical = 91865 ; free virtual = 245628
INFO: [Common 17-206] Exiting Vivado at Fri Nov 30 11:35:48 2018...
