FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright (C) Jernej Skrabec <jernej.skrabec@siol.net>
/* bench 886.4.0 0bffdd055adf */
/* bench 886.4.1 22d0f0fffb63 */
/* bench 886.4.2 531660ad25f6 */
/* bench 886.4.3 e6a37cdf7c9b */
/* bench 886.4.4 f1a83c28ebe1 */
/* bench 886.4.5 8390daab1e04 */
/* bench 886.4.6 879f7d5fe1c2 */
/* bench 886.4.7 c10589959637 */
/* bench 886.4.8 0ba236d3942d */
/* bench 886.4.9 331aa05a949d */
/* bench 886.4.10 9981a74ca3f2 */
/* bench 886.4.11 2e6cfefd8a24 */

#ifndef _SUN8I_CSC_H_
#define _SUN8I_CSC_H_

#include <drm/drm_color_mgmt.h>

struct sun8i_mixer;

/* VI channel CSC units offsets */
#define CCSC00_OFFSET 0xAA050
#define CCSC01_OFFSET 0xFA050
#define CCSC10_OFFSET 0xA0000
#define CCSC11_OFFSET 0xF0000

#define SUN8I_CSC_CTRL(base)		(base + 0x0)
#define SUN8I_CSC_COEFF(base, i)	(base + 0x10 + 4 * i)

#define SUN8I_CSC_CTRL_EN		BIT(0)

enum sun8i_csc_mode {
	SUN8I_CSC_MODE_OFF,
	SUN8I_CSC_MODE_YUV2RGB,
	SUN8I_CSC_MODE_YVU2RGB,
};

void sun8i_csc_set_ccsc_coefficients(struct sun8i_mixer *mixer, int layer,
				     enum sun8i_csc_mode mode,
				     enum drm_color_encoding encoding,
				     enum drm_color_range range);
void sun8i_csc_enable_ccsc(struct sun8i_mixer *mixer, int layer, bool enable);

#endif
