Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Nov 03 15:24:15 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   JC<4>_IBUF
   JC<5>_IBUF
   JC<6>_IBUF
   JC<7>_IBUF


