INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/light_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/pin_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pin_mux
WARNING: [VRFC 10-1315] redeclaration of ansi port cnt is not allowed [C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/pin_mux.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port cout is not allowed [C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/pin_mux.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/seg_assembly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_assembly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/seg_scanner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_scanner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/mux_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_sim
