{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 121,
    "design__inferred_latch__count": 0,
    "design__instance__count": 2170,
    "design__instance__area": 77401.4,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 16,
    "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 1,
    "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "power__internal__total": 0.004175199195742607,
    "power__switching__total": 0.0027815604116767645,
    "power__leakage__total": 2.321226475032745e-06,
    "power__total": 0.006959081161767244,
    "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": -0.07384886661213991,
    "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": 0.2700735267423313,
    "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.13966644902594025,
    "timing__setup__ws__corner:nom_fast_1p32V_m40C": 8.6055094375066,
    "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.139666,
    "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": 8.60551,
    "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 1,
    "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
    "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": -0.11488284954068406,
    "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": 0.2785324827396397,
    "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.4016400103961287,
    "timing__setup__ws__corner:nom_slow_1p08V_125C": 6.9651921757252175,
    "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.40164,
    "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": 6.965192,
    "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 1,
    "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
    "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": -0.08407915573975883,
    "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": 0.2730210856893469,
    "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.2346083393960764,
    "timing__setup__ws__corner:nom_typ_1p20V_25C": 7.987394083332677,
    "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.234608,
    "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 7.987394,
    "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 1,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.07384886661213991,
    "clock__skew__worst_setup": 0.2700735267423313,
    "timing__hold__ws": 0.13966644902594025,
    "timing__setup__ws": 6.9651921757252175,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.139666,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 6.965192,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 500.0 200.0",
    "design__core__bbox": "2.88 3.78 496.8 192.78",
    "design__io": 48,
    "design__die__area": 100000,
    "design__core__area": 93350.9,
    "design__instance__count__stdcell": 321,
    "design__instance__area__stdcell": 7930.74,
    "design__instance__count__macros": 3,
    "design__instance__area__macros": 48400,
    "design__instance__count__padcells": 0,
    "design__instance__area__padcells": 0,
    "design__instance__count__cover": 0,
    "design__instance__area__cover": 0,
    "design__instance__utilization": 0.60343,
    "design__instance__utilization__stdcell": 0.176431,
    "design__rows": 88,
    "design__rows:CoreSite": 88,
    "design__sites": 15984,
    "design__sites:CoreSite": 15984,
    "design__instance__count__class:macro": 3,
    "design__instance__area__class:macro": 48400,
    "design__instance__count__class:buffer": 2,
    "design__instance__area__class:buffer": 90.72,
    "design__instance__count__class:inverter": 3,
    "design__instance__area__class:inverter": 16.3296,
    "design__instance__count__class:sequential_cell": 96,
    "design__instance__area__class:sequential_cell": 4666.64,
    "design__instance__count__class:multi_input_combinational_cell": 149,
    "design__instance__area__class:multi_input_combinational_cell": 2157.32,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "flow__warnings__count:ODB-0220": 3,
    "flow__warnings__count:ORD-2011": 3,
    "flow__warnings__type_count": 1,
    "flow__warnings__count:ORD-0039": 1,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 24049.7,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 46,
    "design__instance__area__class:timing_repair_buffer": 333.85,
    "design__instance__count__class:clock_buffer": 22,
    "design__instance__area__class:clock_buffer": 649.555,
    "design__instance__count__class:clock_inverter": 2,
    "design__instance__area__class:clock_inverter": 10.8864,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "global_route__vias": 9,
    "global_route__wirelength": 36158,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 1,
    "route__net": 353,
    "route__net__special": 4,
    "route__drc_errors__iter:0": 6,
    "route__wirelength__iter:0": 28702,
    "route__drc_errors__iter:1": 0,
    "route__wirelength__iter:1": 28702,
    "route__drc_errors__iter:2": 0,
    "route__wirelength__iter:2": 28692,
    "route__drc_errors": 0,
    "route__wirelength": 28702,
    "route__vias": 2280,
    "route__vias__singlecut": 2280,
    "route__vias__multicut": 0,
    "design__instance__count__class:antenna_cell": 1,
    "design__instance__area__class:antenna_cell": 5.4432,
    "flow__warnings__count:DRT-0349": 10,
    "design__disconnected_pin__count": 12,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 603.745,
    "design__instance__count__class:fill_cell": 1846,
    "design__instance__area__class:fill_cell": 21070.6,
    "timing__unannotated_net__count__corner:nom_fast_1p32V_m40C": 75,
    "timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__unannotated_net__count__corner:nom_slow_1p08V_125C": 75,
    "timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C": 0,
    "timing__unannotated_net__count__corner:nom_typ_1p20V_25C": 75,
    "timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C": 0,
    "timing__unannotated_net__count": 75,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C": 1.19873,
    "design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C": 1.1999,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C": 0.00127362,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.000699293,
    "design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C": 5.84301e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.000699293,
    "design_powergrid__voltage__worst": 0.000699293,
    "design_powergrid__voltage__worst__net:VPWR": 1.19873,
    "design_powergrid__drop__worst": 0.00127362,
    "design_powergrid__drop__worst__net:VPWR": 0.00127362,
    "design_powergrid__voltage__worst__net:VGND": 0.000699293,
    "design_powergrid__drop__worst__net:VGND": 0.000699293,
    "ir__voltage__worst": 1.2,
    "ir__drop__avg": 0.000104,
    "ir__drop__worst": 0.00127,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}