

================================================================
== Vitis HLS Report for 'constraint_layer_top'
================================================================
* Date:           Fri Jul 26 22:40:00 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        constraint_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.017 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|    442|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   3|    238|    178|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     36|    -|
|Register         |        -|   -|    316|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   4|    554|    720|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   4|      1|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_14ns_16s_26_1_1_U3  |mul_14ns_16s_26_1_1  |        0|   1|    0|    6|    0|
    |mul_14ns_16s_26_1_1_U4  |mul_14ns_16s_26_1_1  |        0|   1|    0|    6|    0|
    |mul_16s_16s_26_1_1_U1   |mul_16s_16s_26_1_1   |        0|   1|    0|    6|    0|
    |udiv_9s_7ns_8_13_1_U2   |udiv_9s_7ns_8_13_1   |        0|   0|  238|  160|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                   |                     |        0|   3|  238|  178|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_16s_26s_26_4_1_U5  |mac_muladd_16s_16s_26s_26_4_1  |  i0 + i1 * i1|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln103_fu_778_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln91_2_fu_285_p2                |         +|   0|  0|  10|          10|           9|
    |add_ln91_fu_206_p2                  |         +|   0|  0|  16|           9|           1|
    |add_ln95_fu_297_p2                  |         +|   0|  0|  10|          10|          10|
    |s_11_fu_508_p2                      |         +|   0|  0|  17|          10|          10|
    |s_14_fu_589_p2                      |         +|   0|  0|  17|          10|          10|
    |s_17_fu_651_p2                      |         +|   0|  0|  17|          10|          10|
    |s_20_fu_742_p2                      |         +|   0|  0|  17|          10|          10|
    |s_2_fu_303_p2                       |         +|   0|  0|  10|          10|          10|
    |s_5_fu_365_p2                       |         +|   0|  0|  17|          10|          10|
    |s_8_fu_446_p2                       |         +|   0|  0|  17|          10|          10|
    |s_fu_244_p2                         |         +|   0|  0|  17|          10|           9|
    |s_10_fu_488_p2                      |         -|   0|  0|  17|          10|          10|
    |s_13_fu_575_p2                      |         -|   0|  0|  17|          10|          10|
    |s_16_fu_631_p2                      |         -|   0|  0|  17|          10|          10|
    |s_19_fu_728_p2                      |         -|   0|  0|  17|          10|          10|
    |s_1_fu_291_p2                       |         -|   0|  0|  10|          10|          10|
    |s_4_fu_345_p2                       |         -|   0|  0|  17|          10|          10|
    |s_7_fu_432_p2                       |         -|   0|  0|  17|          10|          10|
    |icmp_ln102_fu_772_p2                |      icmp|   0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state22_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage0_iter22  |        or|   0|  0|   2|           1|           1|
    |empty_fu_752_p3                     |    select|   0|  0|   7|           1|           7|
    |q_1_2_in_in_i_fu_309_p3             |    select|   0|  0|   2|           1|           2|
    |q_1_4_in_in_i_fu_452_p3             |    select|   0|  0|   4|           1|           4|
    |q_1_6_in_in_i_fu_595_p3             |    select|   0|  0|   6|           1|           6|
    |q_fu_250_p3                         |    select|   0|  0|   2|           1|           2|
    |q_star_3_fu_378_p3                  |    select|   0|  0|   4|           1|           4|
    |q_star_6_fu_521_p3                  |    select|   0|  0|   6|           1|           6|
    |q_star_9_fu_664_p3                  |    select|   0|  0|   8|           1|           8|
    |q_star_fu_257_p3                    |    select|   0|  0|   3|           1|           3|
    |s_12_fu_528_p3                      |    select|   0|  0|  10|           1|          10|
    |s_15_fu_603_p3                      |    select|   0|  0|  10|           1|          10|
    |s_18_fu_671_p3                      |    select|   0|  0|  10|           1|          10|
    |s_21_fu_760_p3                      |    select|   0|  0|  10|           1|          10|
    |s_3_fu_317_p3                       |    select|   0|  0|  10|           1|          10|
    |s_6_fu_385_p3                       |    select|   0|  0|  10|           1|          10|
    |s_9_fu_460_p3                       |    select|   0|  0|  10|           1|          10|
    |select_ln102_fu_794_p3              |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln91_fu_220_p2                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 442|         221|         299|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |encoded_input_0_blk_n   |   9|          2|    1|          2|
    |encoded_input_1_blk_n   |   9|          2|    1|          2|
    |encoded_output_0_blk_n  |   9|          2|    1|          2|
    |encoded_output_1_blk_n  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  36|          8|    4|          8|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9       |   1|   0|    1|          0|
    |bit_sel_reg_888               |   1|   0|    1|          0|
    |empty_reg_977                 |   7|   0|    7|          0|
    |encoded_input_1_read_reg_873  |  16|   0|   16|          0|
    |mul_ln13_1_reg_883            |  26|   0|   26|          0|
    |q_1_2_in_in_i_reg_905         |   2|   0|    2|          0|
    |q_1_4_in_in_i_reg_924         |   4|   0|    4|          0|
    |q_1_6_in_in_i_reg_943         |   6|   0|    6|          0|
    |s_15_reg_951                  |   5|   0|   10|          5|
    |s_19_reg_967                  |   7|   0|   10|          3|
    |s_20_reg_972                  |   7|   0|   10|          3|
    |s_3_reg_913                   |   7|   0|   10|          3|
    |s_9_reg_932                   |   5|   0|   10|          5|
    |sext_ln13_1_reg_878           |  26|   0|   26|          0|
    |sext_ln13_reg_866             |  26|   0|   26|          0|
    |tmp_11_reg_962                |   1|   0|    1|          0|
    |tmp_2_reg_900                 |   7|   0|    7|          0|
    |tmp_3_reg_918                 |   1|   0|    1|          0|
    |tmp_6_reg_937                 |   1|   0|    1|          0|
    |tmp_9_reg_956                 |   1|   0|    1|          0|
    |udiv_ln15_reg_988             |   8|   0|    8|          0|
    |xor_ln91_reg_894              |   1|   0|    1|          0|
    |sext_ln13_1_reg_878           |  64|  32|   26|          0|
    |sext_ln13_reg_866             |  64|  32|   26|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 316|  64|  259|         19|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  constraint_layer_top|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  constraint_layer_top|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  constraint_layer_top|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  constraint_layer_top|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  constraint_layer_top|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  constraint_layer_top|  return value|
|encoded_input_0_ap_vld   |   in|    1|       ap_hs|       encoded_input_0|       pointer|
|encoded_input_0          |   in|   16|       ap_hs|       encoded_input_0|       pointer|
|encoded_input_0_ap_ack   |  out|    1|       ap_hs|       encoded_input_0|       pointer|
|encoded_input_1_ap_vld   |   in|    1|       ap_hs|       encoded_input_1|       pointer|
|encoded_input_1          |   in|   16|       ap_hs|       encoded_input_1|       pointer|
|encoded_input_1_ap_ack   |  out|    1|       ap_hs|       encoded_input_1|       pointer|
|encoded_output_0_ap_ack  |   in|    1|       ap_hs|      encoded_output_0|       pointer|
|encoded_output_0         |  out|   16|       ap_hs|      encoded_output_0|       pointer|
|encoded_output_0_ap_vld  |  out|    1|       ap_hs|      encoded_output_0|       pointer|
|encoded_output_1_ap_ack  |   in|    1|       ap_hs|      encoded_output_1|       pointer|
|encoded_output_1         |  out|   16|       ap_hs|      encoded_output_1|       pointer|
|encoded_output_1_ap_vld  |  out|    1|       ap_hs|      encoded_output_1|       pointer|
+-------------------------+-----+-----+------------+----------------------+--------------+

