<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/addwide.v.html" target="file-frame">third_party/tests/ivtest/ivltests/addwide.v</a>
defines: 
time_elapsed: 1.848s
ram usage: 38228 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp6dfo467d/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/addwide.v.html" target="file-frame">third_party/tests/ivtest/ivltests/addwide.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/addwide.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/addwide.v:7</a>: No timescale set for &#34;source&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/addwide.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/addwide.v:38</a>: No timescale set for &#34;bench&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/addwide.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/addwide.v:38</a>: Compile module &#34;work@bench&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/addwide.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/addwide.v:7</a>: Compile module &#34;work@source&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/addwide.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/addwide.v:38</a>: Top level module &#34;work@bench&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp6dfo467d/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_source
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp6dfo467d/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp6dfo467d/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bench)
 |vpiName:work@bench
 |uhdmallPackages:
 \_package: builtin, parent:work@bench
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@bench, file:<a href="../../../../third_party/tests/ivtest/ivltests/addwide.v.html" target="file-frame">third_party/tests/ivtest/ivltests/addwide.v</a>, line:38, parent:work@bench
   |vpiDefName:work@bench
   |vpiFullName:work@bench
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_delay_control: , line:42
       |#85
       |vpiStmt:
       \_begin: , line:43
         |vpiFullName:work@bench
         |vpiStmt:
         \_if_else: , line:44
           |vpiCondition:
           \_operation: , line:44
             |vpiOpType:14
             |vpiOperand:
             \_ref_obj: (h), line:44
               |vpiName:h
               |vpiFullName:work@bench.h
             |vpiOperand:
             \_constant: , line:44
               |vpiConstType:7
               |vpiDecompile:13
               |vpiSize:32
               |INT:13
           |vpiStmt:
           \_begin: , line:44
             |vpiFullName:work@bench
             |vpiStmt:
             \_sys_func_call: ($display), line:45
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:45
                 |vpiConstType:6
                 |vpiDecompile:&#34;%7d&#34;
                 |vpiSize:5
                 |STRING:&#34;%7d&#34;
               |vpiArgument:
               \_ref_obj: (h), line:45
                 |vpiName:h
             |vpiStmt:
             \_sys_func_call: ($display), line:46
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:46
                 |vpiConstType:6
                 |vpiDecompile:&#34;PASSED&#34;
                 |vpiSize:8
                 |STRING:&#34;PASSED&#34;
           |vpiElseStmt:
           \_begin: , line:47
             |vpiFullName:work@bench
             |vpiStmt:
             \_sys_func_call: ($display), line:48
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:48
                 |vpiConstType:6
                 |vpiDecompile:&#34;%7d = FAIL&#34;
                 |vpiSize:12
                 |STRING:&#34;%7d = FAIL&#34;
               |vpiArgument:
               \_ref_obj: (h), line:48
                 |vpiName:h
         |vpiStmt:
         \_sys_func_call: ($finish), line:50
           |vpiName:$finish
   |vpiNet:
   \_logic_net: (clock), line:39
     |vpiName:clock
     |vpiFullName:work@bench.clock
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (h), line:40
     |vpiName:h
     |vpiFullName:work@bench.h
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@source, file:<a href="../../../../third_party/tests/ivtest/ivltests/addwide.v.html" target="file-frame">third_party/tests/ivtest/ivltests/addwide.v</a>, line:7, parent:work@bench
   |vpiDefName:work@source
   |vpiFullName:work@source
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_delay_control: , line:18
       |#5
       |vpiStmt:
       \_begin: , line:19
         |vpiFullName:work@source
         |vpiStmt:
         \_assignment: , line:20
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (C), line:20
             |vpiName:C
             |vpiFullName:work@source.C
           |vpiRhs:
           \_constant: , line:20
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_assignment: , line:21
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (l), line:21
             |vpiName:l
             |vpiFullName:work@source.l
           |vpiRhs:
           \_constant: , line:21
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_assignment: , line:22
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (h), line:22
             |vpiName:h
             |vpiFullName:work@source.h
           |vpiRhs:
           \_constant: , line:22
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiProcess:
   \_always: , line:24
     |vpiAlwaysType:1
     |vpiStmt:
     \_delay_control: , line:24
       |#10
       |vpiStmt:
       \_assignment: , line:24
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (C), line:24
           |vpiName:C
           |vpiFullName:work@source.C
         |vpiRhs:
         \_operation: , line:24
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (C), line:24
             |vpiName:C
             |vpiFullName:work@source.C
   |vpiProcess:
   \_always: , line:25
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:25
       |vpiCondition:
       \_operation: , line:25
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (C), line:25
           |vpiName:C
           |vpiFullName:work@source.C
       |vpiStmt:
       \_begin: , line:26
         |vpiFullName:work@source
         |vpiStmt:
         \_if_else: , line:26
           |vpiCondition:
           \_operation: , line:26
             |vpiOpType:19
             |vpiOperand:
             \_ref_obj: (l), line:26
               |vpiName:l
               |vpiFullName:work@source.l
             |vpiOperand:
             \_ref_obj: (wl), line:26
               |vpiName:wl
               |vpiFullName:work@source.wl
           |vpiStmt:
           \_begin: , line:27
             |vpiFullName:work@source
             |vpiStmt:
             \_assignment: , line:27
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (l), line:27
                 |vpiName:l
                 |vpiFullName:work@source.l
               |vpiRhs:
               \_operation: , line:27
                 |vpiOpType:11
                 |vpiOperand:
                 \_operation: , line:27
                   |vpiOpType:24
                   |vpiOperand:
                   \_ref_obj: (l), line:27
                     |vpiName:l
                     |vpiFullName:work@source.l
                   |vpiOperand:
                   \_ref_obj: (kl), line:27
                     |vpiName:kl
                     |vpiFullName:work@source.kl
                 |vpiOperand:
                 \_ref_obj: (wl), line:27
                   |vpiName:wl
                   |vpiFullName:work@source.wl
             |vpiStmt:
             \_assignment: , line:28
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (h), line:28
                 |vpiName:h
                 |vpiFullName:work@source.h
               |vpiRhs:
               \_operation: , line:28
                 |vpiOpType:24
                 |vpiOperand:
                 \_operation: , line:28
                   |vpiOpType:24
                   |vpiOperand:
                   \_ref_obj: (h), line:28
                     |vpiName:h
                     |vpiFullName:work@source.h
                   |vpiOperand:
                   \_ref_obj: (kh), line:28
                     |vpiName:kh
                     |vpiFullName:work@source.kh
                 |vpiOperand:
                 \_constant: , line:28
                   |vpiConstType:7
                   |vpiDecompile:1
                   |vpiSize:32
                   |INT:1
           |vpiElseStmt:
           \_begin: , line:30
             |vpiFullName:work@source
             |vpiStmt:
             \_assignment: , line:30
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (l), line:30
                 |vpiName:l
                 |vpiFullName:work@source.l
               |vpiRhs:
               \_operation: , line:30
                 |vpiOpType:24
                 |vpiOperand:
                 \_ref_obj: (l), line:30
                   |vpiName:l
                   |vpiFullName:work@source.l
                 |vpiOperand:
                 \_ref_obj: (kl), line:30
                   |vpiName:kl
                   |vpiFullName:work@source.kl
             |vpiStmt:
             \_assignment: , line:31
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (h), line:31
                 |vpiName:h
                 |vpiFullName:work@source.h
               |vpiRhs:
               \_operation: , line:31
                 |vpiOpType:24
                 |vpiOperand:
                 \_ref_obj: (h), line:31
                   |vpiName:h
                   |vpiFullName:work@source.h
                 |vpiOperand:
                 \_ref_obj: (kh), line:31
                   |vpiName:kh
                   |vpiFullName:work@source.kh
   |vpiPort:
   \_port: (C), line:7
     |vpiName:C
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (C), line:10
         |vpiName:C
         |vpiFullName:work@source.C
         |vpiNetType:48
   |vpiPort:
   \_port: (h), line:7
     |vpiName:h
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (h), line:11
         |vpiName:h
         |vpiFullName:work@source.h
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (C), line:10
   |vpiNet:
   \_logic_net: (h), line:11
   |vpiNet:
   \_logic_net: (l), line:12
     |vpiName:l
     |vpiFullName:work@source.l
     |vpiNetType:48
   |vpiParamAssign:
   \_param_assign: , line:14
     |vpiRhs:
     \_constant: , line:14
       |vpiConstType:7
       |vpiDecompile:3
       |vpiSize:32
       |INT:3
     |vpiLhs:
     \_parameter: (kh), line:14
       |vpiName:kh
   |vpiParamAssign:
   \_param_assign: , line:15
     |vpiRhs:
     \_constant: , line:15
       |vpiConstType:3
       |vpiDecompile:21&#39;d364066
       |BIN:21&#39;d364066
     |vpiLhs:
     \_parameter: (kl), line:15
       |vpiName:kl
   |vpiParamAssign:
   \_param_assign: , line:16
     |vpiRhs:
     \_constant: , line:16
       |vpiConstType:5
       |vpiDecompile:21&#39;h100000
       |vpiSize:21
       |HEX:21&#39;h100000
     |vpiLhs:
     \_parameter: (wl), line:16
       |vpiName:wl
   |vpiParameter:
   \_parameter: (kh), line:14
   |vpiParameter:
   \_parameter: (kl), line:15
   |vpiParameter:
   \_parameter: (wl), line:16
 |uhdmtopModules:
 \_module: work@bench (work@bench), file:<a href="../../../../third_party/tests/ivtest/ivltests/addwide.v.html" target="file-frame">third_party/tests/ivtest/ivltests/addwide.v</a>, line:38
   |vpiDefName:work@bench
   |vpiName:work@bench
   |vpiModule:
   \_module: work@source (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/addwide.v.html" target="file-frame">third_party/tests/ivtest/ivltests/addwide.v</a>, line:41, parent:work@bench
     |vpiDefName:work@source
     |vpiName:dut
     |vpiFullName:work@bench.dut
     |vpiPort:
     \_port: (C), line:7, parent:dut
       |vpiName:C
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (clock), line:41
         |vpiName:clock
         |vpiActual:
         \_logic_net: (clock), line:39, parent:work@bench
           |vpiName:clock
           |vpiFullName:work@bench.clock
           |vpiNetType:1
           |vpiRange:
           \_range: , line:39
             |vpiLeftRange:
             \_constant: , line:39
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:39
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (C), line:10, parent:dut
           |vpiName:C
           |vpiFullName:work@bench.dut.C
           |vpiNetType:48
           |vpiRange:
           \_range: , line:10
             |vpiLeftRange:
             \_constant: , line:10
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:10
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (h), line:7, parent:dut
       |vpiName:h
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (h), line:41
         |vpiName:h
         |vpiActual:
         \_logic_net: (h), line:40, parent:work@bench
           |vpiName:h
           |vpiFullName:work@bench.h
           |vpiNetType:1
           |vpiRange:
           \_range: , line:40
             |vpiLeftRange:
             \_constant: , line:40
               |vpiConstType:7
               |vpiDecompile:11
               |vpiSize:32
               |INT:11
             |vpiRightRange:
             \_constant: , line:40
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (h), line:11, parent:dut
           |vpiName:h
           |vpiFullName:work@bench.dut.h
           |vpiNetType:48
           |vpiRange:
           \_range: , line:11
             |vpiLeftRange:
             \_constant: , line:11
               |vpiConstType:7
               |vpiDecompile:11
               |vpiSize:32
               |INT:11
             |vpiRightRange:
             \_constant: , line:11
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (C), line:10, parent:dut
     |vpiNet:
     \_logic_net: (h), line:11, parent:dut
     |vpiNet:
     \_logic_net: (l), line:12, parent:dut
       |vpiName:l
       |vpiFullName:work@bench.dut.l
       |vpiNetType:48
       |vpiRange:
       \_range: , line:12
         |vpiLeftRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:21
           |vpiSize:32
           |INT:21
         |vpiRightRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiInstance:
     \_module: work@bench (work@bench), file:<a href="../../../../third_party/tests/ivtest/ivltests/addwide.v.html" target="file-frame">third_party/tests/ivtest/ivltests/addwide.v</a>, line:38
     |vpiParameter:
     \_parameter: (kh), line:14
       |vpiName:kh
       |INT:3
     |vpiParameter:
     \_parameter: (kl), line:15
       |vpiName:kl
       |INT:364066
     |vpiParameter:
     \_parameter: (wl), line:16
       |vpiName:wl
       |INT:1048576
   |vpiNet:
   \_logic_net: (clock), line:39, parent:work@bench
   |vpiNet:
   \_logic_net: (h), line:40, parent:work@bench
Object: \work_bench of type 3000
Object: \work_bench of type 32
Object: \dut of type 32
Object: \C of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \h of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \kh of type 41
Object: \kl of type 41
Object: \wl of type 41
Object: \C of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \h of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \l of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clock of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \h of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_bench of type 32
Object:  of type 24
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>