Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 30 16:48:11 2022
| Host         : LAPTOP-RJEQ6RUE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.517        0.000                      0                   18        0.239        0.000                      0                   18        3.500        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.517        0.000                      0                   14        0.239        0.000                      0                   14        3.500        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.913        0.000                      0                    4        0.541        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.580ns (25.734%)  route 1.674ns (74.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754     5.422    Sincronizador_load/CKGEN/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.878 f  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/Q
                         net (fo=7, routed)           1.006     6.885    Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]_0
    SLICE_X42Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.009 r  Sincronizador_load/CKGEN/cuenta[3]_i_1/O
                         net (fo=4, routed)           0.668     7.676    Contador/E[0]
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576    12.968    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[0]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X42Y38         FDCE (Setup_fdce_C_CE)      -0.169    13.193    Contador/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         13.193    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.580ns (25.734%)  route 1.674ns (74.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754     5.422    Sincronizador_load/CKGEN/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.878 f  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/Q
                         net (fo=7, routed)           1.006     6.885    Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]_0
    SLICE_X42Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.009 r  Sincronizador_load/CKGEN/cuenta[3]_i_1/O
                         net (fo=4, routed)           0.668     7.676    Contador/E[0]
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576    12.968    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[1]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X42Y38         FDCE (Setup_fdce_C_CE)      -0.169    13.193    Contador/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         13.193    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.608ns (28.524%)  route 1.524ns (71.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754     5.422    Sincronizador_load/CKGEN/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/Q
                         net (fo=7, routed)           1.006     6.885    Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.152     7.037 r  Sincronizador_load/CKGEN/FSM_sequential_EA[1]_i_1__0/O
                         net (fo=1, routed)           0.517     7.554    Sincronizador_load/CKGEN/PE[1]
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576    12.968    Sincronizador_load/CKGEN/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/C
                         clock pessimism              0.454    13.422    
                         clock uncertainty           -0.035    13.387    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)       -0.305    13.082    Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.602ns (28.236%)  route 1.530ns (71.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754     5.422    Sincronizador_load/CKGEN/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.878 f  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/Q
                         net (fo=7, routed)           1.014     6.893    Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I2_O)        0.146     7.039 r  Sincronizador_load/CKGEN/FSM_sequential_EA[0]_i_1__1/O
                         net (fo=1, routed)           0.516     7.554    Sincronizador_load/CKGEN/PE[0]
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576    12.968    Sincronizador_load/CKGEN/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/C
                         clock pessimism              0.454    13.422    
                         clock uncertainty           -0.035    13.387    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)       -0.271    13.116    Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.610ns (33.711%)  route 1.199ns (66.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754     5.422    Sincronizador_load/CKGEN/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/Q
                         net (fo=7, routed)           0.817     6.696    Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]_0
    SLICE_X43Y38         LUT5 (Prop_lut5_I1_O)        0.154     6.850 r  Sincronizador_load/CKGEN/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.382     7.232    Contador/D[1]
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576    12.968    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[1]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X42Y38         FDCE (Setup_fdce_C_D)       -0.248    13.114    Contador/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.580ns (32.414%)  route 1.209ns (67.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754     5.422    Sincronizador_load/CKGEN/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.878 f  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/Q
                         net (fo=7, routed)           1.006     6.885    Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]_0
    SLICE_X42Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.009 r  Sincronizador_load/CKGEN/cuenta[3]_i_1/O
                         net (fo=4, routed)           0.203     7.212    Contador/E[0]
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576    12.968    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[2]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X43Y38         FDCE (Setup_fdce_C_CE)      -0.205    13.157    Contador/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         13.157    
                         arrival time                          -7.212    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.580ns (32.414%)  route 1.209ns (67.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754     5.422    Sincronizador_load/CKGEN/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.878 f  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/Q
                         net (fo=7, routed)           1.006     6.885    Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]_0
    SLICE_X42Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.009 r  Sincronizador_load/CKGEN/cuenta[3]_i_1/O
                         net (fo=4, routed)           0.203     7.212    Contador/E[0]
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576    12.968    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[3]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X43Y38         FDCE (Setup_fdce_C_CE)      -0.205    13.157    Contador/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         13.157    
                         arrival time                          -7.212    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.704ns (42.015%)  route 0.972ns (57.985%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754     5.422    Sincronizador_load/CKGEN/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/Q
                         net (fo=7, routed)           0.817     6.696    Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]_0
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.820 r  Sincronizador_load/CKGEN/cuenta[3]_i_4/O
                         net (fo=1, routed)           0.154     6.974    Contador/cuenta_reg[3]_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.098 r  Contador/cuenta[3]_i_2/O
                         net (fo=1, routed)           0.000     7.098    Contador/p_0_in[3]
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576    12.968    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[3]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X43Y38         FDCE (Setup_fdce_C_D)        0.029    13.391    Contador/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.379ns  (required time - arrival time)
  Source:                 Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.642ns (38.616%)  route 1.021ns (61.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.753     5.421    Sincronizador_ce/CKGEN/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     5.939 f  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/Q
                         net (fo=3, routed)           1.021     6.960    Sincronizador_ce/CKGEN/EA[0]
    SLICE_X42Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.084 r  Sincronizador_ce/CKGEN/FSM_sequential_EA[0]_i_1__0/O
                         net (fo=1, routed)           0.000     7.084    Sincronizador_ce/CKGEN/PE[0]
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.575    12.967    Sincronizador_ce/CKGEN/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/C
                         clock pessimism              0.454    13.421    
                         clock uncertainty           -0.035    13.386    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.077    13.463    Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                  6.379    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.668ns (39.561%)  route 1.021ns (60.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.753     5.421    Sincronizador_ce/CKGEN/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     5.939 r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/Q
                         net (fo=3, routed)           1.021     6.960    Sincronizador_ce/CKGEN/EA[0]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.150     7.110 r  Sincronizador_ce/CKGEN/FSM_sequential_EA[1]_i_1/O
                         net (fo=1, routed)           0.000     7.110    Sincronizador_ce/CKGEN/PE[1]
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.575    12.967    Sincronizador_ce/CKGEN/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/C
                         clock pessimism              0.454    13.421    
                         clock uncertainty           -0.035    13.386    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.118    13.504    Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]
  -------------------------------------------------------------------
                         required time                         13.504    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  6.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Contador/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.166%)  route 0.145ns (43.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.592     1.504    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  Contador/cuenta_reg[2]/Q
                         net (fo=4, routed)           0.145     1.790    Contador/Q[2]
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  Contador/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     1.835    Contador/p_0_in[2]
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[2]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X43Y38         FDCE (Hold_fdce_C_D)         0.092     1.596    Contador/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Contador/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.106%)  route 0.139ns (39.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.592     1.504    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  Contador/cuenta_reg[0]/Q
                         net (fo=6, routed)           0.139     1.806    Contador/Q[0]
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.851 r  Contador/cuenta[3]_i_2/O
                         net (fo=1, routed)           0.000     1.851    Contador/p_0_in[3]
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[3]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X43Y38         FDCE (Hold_fdce_C_D)         0.091     1.608    Contador/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.583%)  route 0.213ns (53.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.592     1.504    Sincronizador_load/CKGEN/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/Q
                         net (fo=7, routed)           0.213     1.858    Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]_0
    SLICE_X42Y38         LUT4 (Prop_lut4_I1_O)        0.045     1.903 r  Sincronizador_load/CKGEN/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    Contador/D[0]
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[0]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X42Y38         FDCE (Hold_fdce_C_D)         0.120     1.640    Contador/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.185ns (39.255%)  route 0.286ns (60.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.503    Sincronizador_reset/CKGEN/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/Q
                         net (fo=3, routed)           0.286     1.930    Sincronizador_reset/CKGEN/EA[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.044     1.974 r  Sincronizador_reset/CKGEN/FSM_sequential_EA[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.974    Sincronizador_reset/CKGEN/PE[1]
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.859     2.018    Sincronizador_reset/CKGEN/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.107     1.610    Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.384%)  route 0.286ns (60.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.503    Sincronizador_reset/CKGEN/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/Q
                         net (fo=3, routed)           0.286     1.930    Sincronizador_reset/CKGEN/EA[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.975 r  Sincronizador_reset/CKGEN/FSM_sequential_EA[0]_i_1/O
                         net (fo=1, routed)           0.000     1.975    Sincronizador_reset/CKGEN/PE[0]
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.859     2.018    Sincronizador_reset/CKGEN/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.091     1.594    Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.245ns (44.785%)  route 0.302ns (55.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.503    Sincronizador_ce/CKGEN/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/Q
                         net (fo=3, routed)           0.302     1.953    Sincronizador_ce/CKGEN/EA[1]
    SLICE_X42Y37         LUT3 (Prop_lut3_I1_O)        0.097     2.050 r  Sincronizador_ce/CKGEN/FSM_sequential_EA[1]_i_1/O
                         net (fo=1, routed)           0.000     2.050    Sincronizador_ce/CKGEN/PE[1]
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.859     2.018    Sincronizador_ce/CKGEN/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.131     1.634    Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.246ns (44.886%)  route 0.302ns (55.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.503    Sincronizador_ce/CKGEN/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.148     1.651 f  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/Q
                         net (fo=3, routed)           0.302     1.953    Sincronizador_ce/CKGEN/EA[1]
    SLICE_X42Y37         LUT3 (Prop_lut3_I2_O)        0.098     2.051 r  Sincronizador_ce/CKGEN/FSM_sequential_EA[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.051    Sincronizador_ce/CKGEN/PE[0]
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.859     2.018    Sincronizador_ce/CKGEN/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.120     1.623    Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.141%)  route 0.225ns (51.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.503    Sincronizador_ce/CKGEN/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/Q
                         net (fo=3, routed)           0.156     1.823    Sincronizador_load/CKGEN/EA_0[0]
    SLICE_X42Y38         LUT4 (Prop_lut4_I3_O)        0.045     1.868 r  Sincronizador_load/CKGEN/cuenta[3]_i_1/O
                         net (fo=4, routed)           0.069     1.937    Contador/E[0]
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[2]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X43Y38         FDCE (Hold_fdce_C_CE)       -0.039     1.481    Contador/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.141%)  route 0.225ns (51.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.503    Sincronizador_ce/CKGEN/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/Q
                         net (fo=3, routed)           0.156     1.823    Sincronizador_load/CKGEN/EA_0[0]
    SLICE_X42Y38         LUT4 (Prop_lut4_I3_O)        0.045     1.868 r  Sincronizador_load/CKGEN/cuenta[3]_i_1/O
                         net (fo=4, routed)           0.069     1.937    Contador/E[0]
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[3]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X43Y38         FDCE (Hold_fdce_C_CE)       -0.039     1.481    Contador/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.187ns (33.156%)  route 0.377ns (66.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.592     1.504    Sincronizador_load/CKGEN/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/Q
                         net (fo=7, routed)           0.213     1.858    Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.046     1.904 r  Sincronizador_load/CKGEN/FSM_sequential_EA[0]_i_1__1/O
                         net (fo=1, routed)           0.164     2.068    Sincronizador_load/CKGEN/PE[0]
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    Sincronizador_load/CKGEN/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.004     1.508    Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.560    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y38    Contador/cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y38    Contador/cuenta_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y38    Contador/cuenta_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y38    Contador/cuenta_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y37    Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y37    Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y38    Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y38    Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y37    Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y38    Contador/cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y38    Contador/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y38    Contador/cuenta_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y38    Contador/cuenta_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y38    Contador/cuenta_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y38    Contador/cuenta_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y38    Contador/cuenta_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y38    Contador/cuenta_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y37    Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y37    Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y38    Contador/cuenta_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y38    Contador/cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y38    Contador/cuenta_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y38    Contador/cuenta_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y38    Contador/cuenta_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y38    Contador/cuenta_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y38    Contador/cuenta_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y38    Contador/cuenta_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y37    Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y37    Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.580ns (35.738%)  route 1.043ns (64.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.753     5.421    Sincronizador_reset/CKGEN/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/Q
                         net (fo=3, routed)           0.510     6.388    Sincronizador_reset/CKGEN/EA[0]
    SLICE_X43Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.512 f  Sincronizador_reset/CKGEN/cuenta[3]_i_3/O
                         net (fo=4, routed)           0.533     7.044    Contador/AR[0]
    SLICE_X43Y38         FDCE                                         f  Contador/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576    12.968    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[2]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X43Y38         FDCE (Recov_fdce_C_CLR)     -0.405    12.957    Contador/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.580ns (35.738%)  route 1.043ns (64.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.753     5.421    Sincronizador_reset/CKGEN/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/Q
                         net (fo=3, routed)           0.510     6.388    Sincronizador_reset/CKGEN/EA[0]
    SLICE_X43Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.512 f  Sincronizador_reset/CKGEN/cuenta[3]_i_3/O
                         net (fo=4, routed)           0.533     7.044    Contador/AR[0]
    SLICE_X43Y38         FDCE                                         f  Contador/cuenta_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576    12.968    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[3]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X43Y38         FDCE (Recov_fdce_C_CLR)     -0.405    12.957    Contador/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.580ns (35.738%)  route 1.043ns (64.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.753     5.421    Sincronizador_reset/CKGEN/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/Q
                         net (fo=3, routed)           0.510     6.388    Sincronizador_reset/CKGEN/EA[0]
    SLICE_X43Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.512 f  Sincronizador_reset/CKGEN/cuenta[3]_i_3/O
                         net (fo=4, routed)           0.533     7.044    Contador/AR[0]
    SLICE_X42Y38         FDCE                                         f  Contador/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576    12.968    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[0]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X42Y38         FDCE (Recov_fdce_C_CLR)     -0.319    13.043    Contador/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.580ns (35.738%)  route 1.043ns (64.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.753     5.421    Sincronizador_reset/CKGEN/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/Q
                         net (fo=3, routed)           0.510     6.388    Sincronizador_reset/CKGEN/EA[0]
    SLICE_X43Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.512 f  Sincronizador_reset/CKGEN/cuenta[3]_i_3/O
                         net (fo=4, routed)           0.533     7.044    Contador/AR[0]
    SLICE_X42Y38         FDCE                                         f  Contador/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576    12.968    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[1]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X42Y38         FDCE (Recov_fdce_C_CLR)     -0.319    13.043    Contador/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  5.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.227ns (46.212%)  route 0.264ns (53.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.503    Sincronizador_reset/CKGEN/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/Q
                         net (fo=3, routed)           0.068     1.698    Sincronizador_reset/CKGEN/EA[1]
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.099     1.797 f  Sincronizador_reset/CKGEN/cuenta[3]_i_3/O
                         net (fo=4, routed)           0.197     1.994    Contador/AR[0]
    SLICE_X42Y38         FDCE                                         f  Contador/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[0]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X42Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.453    Contador/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.227ns (46.212%)  route 0.264ns (53.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.503    Sincronizador_reset/CKGEN/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/Q
                         net (fo=3, routed)           0.068     1.698    Sincronizador_reset/CKGEN/EA[1]
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.099     1.797 f  Sincronizador_reset/CKGEN/cuenta[3]_i_3/O
                         net (fo=4, routed)           0.197     1.994    Contador/AR[0]
    SLICE_X42Y38         FDCE                                         f  Contador/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[1]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X42Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.453    Contador/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.227ns (46.212%)  route 0.264ns (53.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.503    Sincronizador_reset/CKGEN/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/Q
                         net (fo=3, routed)           0.068     1.698    Sincronizador_reset/CKGEN/EA[1]
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.099     1.797 f  Sincronizador_reset/CKGEN/cuenta[3]_i_3/O
                         net (fo=4, routed)           0.197     1.994    Contador/AR[0]
    SLICE_X43Y38         FDCE                                         f  Contador/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[2]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X43Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.428    Contador/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Contador/cuenta_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.227ns (46.212%)  route 0.264ns (53.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.503    Sincronizador_reset/CKGEN/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/Q
                         net (fo=3, routed)           0.068     1.698    Sincronizador_reset/CKGEN/EA[1]
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.099     1.797 f  Sincronizador_reset/CKGEN/cuenta[3]_i_3/O
                         net (fo=4, routed)           0.197     1.994    Contador/AR[0]
    SLICE_X43Y38         FDCE                                         f  Contador/cuenta_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[3]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X43Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.428    Contador/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.566    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Contador/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fdc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.908ns  (logic 4.258ns (61.639%)  route 2.650ns (38.361%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754     5.422    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.518     5.940 r  Contador/cuenta_reg[0]/Q
                         net (fo=6, routed)           0.728     6.668    Contador/Q[0]
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.792 r  Contador/fdc_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.922     8.714    fdc_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.616    12.330 r  fdc_OBUF_inst/O
                         net (fo=0)                   0.000    12.330    fdc
    U14                                                               r  fdc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Contador/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.944ns  (logic 4.081ns (68.660%)  route 1.863ns (31.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754     5.422    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.518     5.940 r  Contador/cuenta_reg[0]/Q
                         net (fo=6, routed)           1.863     7.803    jd_out_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.563    11.366 r  jd_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.366    jd_out[0]
    T14                                                               r  jd_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Contador/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.932ns  (logic 4.084ns (68.854%)  route 1.848ns (31.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754     5.422    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.518     5.940 r  Contador/cuenta_reg[1]/Q
                         net (fo=5, routed)           1.848     7.788    jd_out_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.566    11.354 r  jd_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.354    jd_out[1]
    T15                                                               r  jd_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Contador/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.712ns  (logic 4.023ns (70.430%)  route 1.689ns (29.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754     5.422    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  Contador/cuenta_reg[3]/Q
                         net (fo=3, routed)           1.689     7.567    jd_out_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         3.567    11.135 r  jd_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.135    jd_out[3]
    R14                                                               r  jd_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Contador/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.576ns  (logic 4.028ns (72.245%)  route 1.548ns (27.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.754     5.422    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  Contador/cuenta_reg[2]/Q
                         net (fo=4, routed)           1.548     7.426    jd_out_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         3.572    10.998 r  jd_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.998    jd_out[2]
    P14                                                               r  jd_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Contador/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.414ns (82.371%)  route 0.303ns (17.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.592     1.504    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  Contador/cuenta_reg[2]/Q
                         net (fo=4, routed)           0.303     1.947    jd_out_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         1.273     3.220 r  jd_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.220    jd_out[2]
    P14                                                               r  jd_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Contador/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.409ns (80.550%)  route 0.340ns (19.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.592     1.504    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  Contador/cuenta_reg[3]/Q
                         net (fo=3, routed)           0.340     1.985    jd_out_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.253 r  jd_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.253    jd_out[3]
    R14                                                               r  jd_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Contador/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.431ns (76.952%)  route 0.429ns (23.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.592     1.504    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  Contador/cuenta_reg[1]/Q
                         net (fo=5, routed)           0.429     2.096    jd_out_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.267     3.363 r  jd_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.363    jd_out[1]
    T15                                                               r  jd_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Contador/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.428ns (76.119%)  route 0.448ns (23.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.592     1.504    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  Contador/cuenta_reg[0]/Q
                         net (fo=6, routed)           0.448     2.116    jd_out_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.264     3.379 r  jd_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.379    jd_out[0]
    T14                                                               r  jd_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Contador/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fdc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.525ns (74.080%)  route 0.534ns (25.920%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.592     1.504    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  Contador/cuenta_reg[1]/Q
                         net (fo=5, routed)           0.086     1.754    Contador/Q[1]
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  Contador/fdc_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.447     2.246    fdc_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.316     3.562 r  fdc_OBUF_inst/O
                         net (fo=0)                   0.000     3.562    fdc
    U14                                                               r  fdc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.467ns  (logic 1.623ns (36.332%)  route 2.844ns (63.668%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    V16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  load_IBUF_inst/O
                         net (fo=2, routed)           2.327     3.798    Sincronizador_load/CKGEN/load_IBUF
    SLICE_X42Y38         LUT3 (Prop_lut3_I2_O)        0.152     3.950 r  Sincronizador_load/CKGEN/FSM_sequential_EA[1]_i_1__0/O
                         net (fo=1, routed)           0.517     4.467    Sincronizador_load/CKGEN/PE[1]
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576     4.968    Sincronizador_load/CKGEN/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/C

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.756ns  (logic 1.587ns (42.257%)  route 2.169ns (57.743%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    V16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  load_IBUF_inst/O
                         net (fo=2, routed)           1.653     3.124    Sincronizador_load/CKGEN/load_IBUF
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.116     3.240 r  Sincronizador_load/CKGEN/FSM_sequential_EA[0]_i_1__1/O
                         net (fo=1, routed)           0.516     3.756    Sincronizador_load/CKGEN/PE[0]
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576     4.968    Sincronizador_load/CKGEN/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.719ns  (logic 1.603ns (43.110%)  route 2.116ns (56.890%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ce_IBUF_inst/O
                         net (fo=2, routed)           2.116     3.569    Sincronizador_ce/CKGEN/ce_IBUF
    SLICE_X42Y37         LUT3 (Prop_lut3_I2_O)        0.150     3.719 r  Sincronizador_ce/CKGEN/FSM_sequential_EA[1]_i_1/O
                         net (fo=1, routed)           0.000     3.719    Sincronizador_ce/CKGEN/PE[1]
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.575     4.967    Sincronizador_ce/CKGEN/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.693ns  (logic 1.577ns (42.709%)  route 2.116ns (57.291%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ce_IBUF_inst/O
                         net (fo=2, routed)           2.116     3.569    Sincronizador_ce/CKGEN/ce_IBUF
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.124     3.693 r  Sincronizador_ce/CKGEN/FSM_sequential_EA[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.693    Sincronizador_ce/CKGEN/PE[0]
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.575     4.967    Sincronizador_ce/CKGEN/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.524ns  (logic 1.609ns (45.660%)  route 1.915ns (54.340%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.915     3.374    Sincronizador_reset/CKGEN/reset_IBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.150     3.524 r  Sincronizador_reset/CKGEN/FSM_sequential_EA[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.524    Sincronizador_reset/CKGEN/PE[1]
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.575     4.967    Sincronizador_reset/CKGEN/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.498ns  (logic 1.583ns (45.256%)  route 1.915ns (54.744%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.915     3.374    Sincronizador_reset/CKGEN/reset_IBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     3.498 r  Sincronizador_reset/CKGEN/FSM_sequential_EA[0]_i_1/O
                         net (fo=1, routed)           0.000     3.498    Sincronizador_reset/CKGEN/PE[0]
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.575     4.967    Sincronizador_reset/CKGEN/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/C

Slack:                    inf
  Source:                 jc_in[1]
                            (input port)
  Destination:            Contador/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.490ns  (logic 1.716ns (49.167%)  route 1.774ns (50.833%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  jc_in[1] (IN)
                         net (fo=0)                   0.000     0.000    jc_in[1]
    W15                  IBUF (Prop_ibuf_I_O)         1.563     1.563 r  jc_in_IBUF[1]_inst/O
                         net (fo=1, routed)           1.392     2.954    Sincronizador_load/CKGEN/jc_in_IBUF[1]
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.153     3.107 r  Sincronizador_load/CKGEN/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.382     3.490    Contador/D[1]
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576     4.968    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[1]/C

Slack:                    inf
  Source:                 jc_in[0]
                            (input port)
  Destination:            Contador/cuenta_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.426ns  (logic 1.693ns (49.419%)  route 1.733ns (50.581%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  jc_in[0] (IN)
                         net (fo=0)                   0.000     0.000    jc_in[0]
    V15                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  jc_in_IBUF[0]_inst/O
                         net (fo=1, routed)           1.733     3.302    Sincronizador_load/CKGEN/jc_in_IBUF[0]
    SLICE_X42Y38         LUT4 (Prop_lut4_I0_O)        0.124     3.426 r  Sincronizador_load/CKGEN/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     3.426    Contador/D[0]
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576     4.968    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[0]/C

Slack:                    inf
  Source:                 jc_in[2]
                            (input port)
  Destination:            Contador/cuenta_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.159ns  (logic 1.689ns (53.473%)  route 1.470ns (46.527%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  jc_in[2] (IN)
                         net (fo=0)                   0.000     0.000    jc_in[2]
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  jc_in_IBUF[2]_inst/O
                         net (fo=1, routed)           1.470     3.035    Contador/jc_in_IBUF[0]
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.159 r  Contador/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     3.159    Contador/p_0_in[2]
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576     4.968    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[2]/C

Slack:                    inf
  Source:                 jc_in[3]
                            (input port)
  Destination:            Contador/cuenta_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.130ns  (logic 1.681ns (53.714%)  route 1.449ns (46.286%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  jc_in[3] (IN)
                         net (fo=0)                   0.000     0.000    jc_in[3]
    T10                  IBUF (Prop_ibuf_I_O)         1.557     1.557 r  jc_in_IBUF[3]_inst/O
                         net (fo=1, routed)           1.449     3.006    Contador/jc_in_IBUF[1]
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.130 r  Contador/cuenta[3]_i_2/O
                         net (fo=1, routed)           0.000     3.130    Contador/p_0_in[3]
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.576     4.968    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jc_in[3]
                            (input port)
  Destination:            Contador/cuenta_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.369ns (39.885%)  route 0.557ns (60.115%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  jc_in[3] (IN)
                         net (fo=0)                   0.000     0.000    jc_in[3]
    T10                  IBUF (Prop_ibuf_I_O)         0.324     0.324 r  jc_in_IBUF[3]_inst/O
                         net (fo=1, routed)           0.557     0.881    Contador/jc_in_IBUF[1]
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.926 r  Contador/cuenta[3]_i_2/O
                         net (fo=1, routed)           0.000     0.926    Contador/p_0_in[3]
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[3]/C

Slack:                    inf
  Source:                 jc_in[2]
                            (input port)
  Destination:            Contador/cuenta_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.377ns (39.828%)  route 0.570ns (60.172%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  jc_in[2] (IN)
                         net (fo=0)                   0.000     0.000    jc_in[2]
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jc_in_IBUF[2]_inst/O
                         net (fo=1, routed)           0.570     0.902    Contador/jc_in_IBUF[0]
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.947 r  Contador/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     0.947    Contador/p_0_in[2]
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    Contador/clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  Contador/cuenta_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.272ns (26.853%)  route 0.741ns (73.147%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.741     0.968    Sincronizador_reset/CKGEN/reset_IBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.013 r  Sincronizador_reset/CKGEN/FSM_sequential_EA[0]_i_1/O
                         net (fo=1, routed)           0.000     1.013    Sincronizador_reset/CKGEN/PE[0]
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.859     2.018    Sincronizador_reset/CKGEN/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.273ns (26.926%)  route 0.741ns (73.074%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.741     0.968    Sincronizador_reset/CKGEN/reset_IBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.046     1.014 r  Sincronizador_reset/CKGEN/FSM_sequential_EA[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.014    Sincronizador_reset/CKGEN/PE[1]
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.859     2.018    Sincronizador_reset/CKGEN/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Sincronizador_reset/CKGEN/FSM_sequential_EA_reg[1]/C

Slack:                    inf
  Source:                 jc_in[0]
                            (input port)
  Destination:            Contador/cuenta_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.381ns (36.782%)  route 0.655ns (63.218%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  jc_in[0] (IN)
                         net (fo=0)                   0.000     0.000    jc_in[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  jc_in_IBUF[0]_inst/O
                         net (fo=1, routed)           0.655     0.991    Sincronizador_load/CKGEN/jc_in_IBUF[0]
    SLICE_X42Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.036 r  Sincronizador_load/CKGEN/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     1.036    Contador/D[0]
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[0]/C

Slack:                    inf
  Source:                 jc_in[1]
                            (input port)
  Destination:            Contador/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.375ns (36.115%)  route 0.663ns (63.885%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  jc_in[1] (IN)
                         net (fo=0)                   0.000     0.000    jc_in[1]
    W15                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  jc_in_IBUF[1]_inst/O
                         net (fo=1, routed)           0.544     0.873    Sincronizador_load/CKGEN/jc_in_IBUF[1]
    SLICE_X43Y38         LUT5 (Prop_lut5_I0_O)        0.045     0.918 r  Sincronizador_load/CKGEN/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.119     1.038    Contador/D[1]
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    Contador/clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  Contador/cuenta_reg[1]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.267ns (24.577%)  route 0.818ns (75.423%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  ce_IBUF_inst/O
                         net (fo=2, routed)           0.818     1.040    Sincronizador_ce/CKGEN/ce_IBUF
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.085 r  Sincronizador_ce/CKGEN/FSM_sequential_EA[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.085    Sincronizador_ce/CKGEN/PE[0]
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.859     2.018    Sincronizador_ce/CKGEN/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[0]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.268ns (24.647%)  route 0.818ns (75.353%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  ce_IBUF_inst/O
                         net (fo=2, routed)           0.818     1.040    Sincronizador_ce/CKGEN/ce_IBUF
    SLICE_X42Y37         LUT3 (Prop_lut3_I2_O)        0.046     1.086 r  Sincronizador_ce/CKGEN/FSM_sequential_EA[1]_i_1/O
                         net (fo=1, routed)           0.000     1.086    Sincronizador_ce/CKGEN/PE[1]
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.859     2.018    Sincronizador_ce/CKGEN/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Sincronizador_ce/CKGEN/FSM_sequential_EA_reg[1]/C

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.287ns (25.073%)  route 0.858ns (74.927%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    V16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  load_IBUF_inst/O
                         net (fo=2, routed)           0.694     0.933    Sincronizador_load/CKGEN/load_IBUF
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.048     0.981 r  Sincronizador_load/CKGEN/FSM_sequential_EA[0]_i_1__1/O
                         net (fo=1, routed)           0.164     1.145    Sincronizador_load/CKGEN/PE[0]
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    Sincronizador_load/CKGEN/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[0]/C

Slack:                    inf
  Source:                 load
                            (input port)
  Destination:            Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.366ns  (logic 0.284ns (20.786%)  route 1.082ns (79.214%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  load (IN)
                         net (fo=0)                   0.000     0.000    load
    V16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  load_IBUF_inst/O
                         net (fo=2, routed)           0.918     1.157    Sincronizador_load/CKGEN/load_IBUF
    SLICE_X42Y38         LUT3 (Prop_lut3_I2_O)        0.045     1.202 r  Sincronizador_load/CKGEN/FSM_sequential_EA[1]_i_1__0/O
                         net (fo=1, routed)           0.164     1.366    Sincronizador_load/CKGEN/PE[1]
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     2.020    Sincronizador_load/CKGEN/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  Sincronizador_load/CKGEN/FSM_sequential_EA_reg[1]/C





