static int F_1 ( void )\r\n{\r\nunsigned int V_1 ;\r\nasm volatile ("mrc p15, 0, %0, c0, c0, 5" : "=r" (id));\r\nreturn V_1 & V_2 ;\r\n}\r\nstatic T_1 F_2 ( void )\r\n{\r\nstruct V_3 V_4 ;\r\nF_3 ( & V_4 ) ;\r\nreturn F_4 ( & V_4 ) ;\r\n}\r\nstatic void F_5 ( void * V_5 )\r\n{\r\nunsigned V_6 , V_7 , V_8 ;\r\nlong volatile V_9 , * * V_10 = V_5 ;\r\nF_6 ( L_1 , V_11 ) ;\r\nV_6 = F_7 ( F_8 () ) ;\r\nV_7 = F_9 ( V_6 , 0 ) ;\r\nV_8 = F_9 ( V_6 , 1 ) ;\r\nif ( V_10 ) {\r\nV_9 = 0 ;\r\n* V_10 = & V_9 ;\r\n} else\r\nV_9 = - 1 ;\r\nF_10 ( V_7 , V_8 , V_12 ) ;\r\nF_11 () ;\r\nwhile ( ! V_9 ) {\r\nF_12 () ;\r\nF_13 () ;\r\n}\r\nF_14 () ;\r\nF_15 () ;\r\n}\r\nstatic int F_16 ( unsigned long V_5 )\r\n{\r\nunsigned int V_13 = F_1 () ;\r\nunsigned int V_14 = F_9 ( V_13 , 1 ) ;\r\nvoid * V_15 = F_17 () + 1 ;\r\nV_15 = F_18 ( V_15 , V_16 ) ;\r\nV_15 += V_14 * V_17 + V_17 ;\r\nF_19 ( F_5 , ( void * ) V_5 , V_15 ) ;\r\nF_15 () ;\r\n}\r\nstatic int F_20 ( unsigned int V_18 )\r\n{\r\nunsigned int V_13 , V_19 , V_20 ;\r\nunsigned int V_21 , V_22 , V_23 , V_6 , V_7 , V_8 ;\r\nstruct V_24 V_25 ;\r\nstruct V_26 * V_27 ;\r\nenum V_28 V_29 ;\r\nlong volatile * V_10 ;\r\nint V_30 , V_31 ;\r\nV_19 = F_8 () ;\r\nV_21 = F_1 () ;\r\nV_22 = F_9 ( V_21 , 0 ) ;\r\nV_23 = F_9 ( V_21 , 1 ) ;\r\nF_21 ( F_7 ( V_19 ) != V_21 ) ;\r\nif ( V_18 == V_23 )\r\nreturn 0 ;\r\nV_20 = V_32 [ V_19 ] ;\r\nV_6 = F_7 ( V_20 ) ;\r\nV_7 = F_9 ( V_6 , 0 ) ;\r\nV_8 = F_9 ( V_6 , 1 ) ;\r\nF_6 ( L_2 ,\r\nV_19 , V_21 , V_6 ) ;\r\nV_19 = F_8 () ;\r\nF_10 ( V_22 , V_23 , NULL ) ;\r\nF_10 ( V_7 , V_8 , NULL ) ;\r\nF_22 ( & V_25 ) ;\r\nV_30 = F_23 ( & V_25 , V_19 ) ;\r\nV_30 |= ( ( 1 << 16 ) << V_33 [ V_22 ] [ V_23 ] ) ;\r\nF_24 ( V_7 , V_8 , F_25 () , V_30 ) ;\r\nV_31 = F_26 ( V_7 , V_8 ) ;\r\nif ( V_31 ) {\r\nF_27 ( L_3 , V_11 , V_31 ) ;\r\nreturn V_31 ;\r\n}\r\nF_28 ( V_33 [ V_7 ] [ V_8 ] , 0 ) ;\r\nF_29 ( & V_25 ) ;\r\nF_24 ( V_7 , V_8 , 0 , 0 ) ;\r\nF_30 () ;\r\nF_31 () ;\r\nF_32 ( F_2 () , V_21 ) ;\r\nF_33 ( V_33 [ V_7 ] [ V_8 ] ) ;\r\nV_27 = F_34 ( V_19 ) ;\r\nif ( V_27 && ! F_35 ( V_27 -> V_34 -> V_35 , F_36 ( V_19 ) ) )\r\nV_27 = NULL ;\r\nif ( V_27 ) {\r\nV_29 = V_27 -> V_34 -> V_36 ;\r\nF_37 ( V_27 -> V_34 , V_37 ) ;\r\n}\r\nV_31 = F_38 () ;\r\nif ( V_31 )\r\nF_39 ( L_4 , V_11 , V_31 ) ;\r\nF_7 ( V_19 ) = V_6 ;\r\nF_7 ( V_20 ) = V_21 ;\r\nV_31 = F_40 ( ( unsigned long ) & V_10 , F_16 ) ;\r\nif ( V_31 > 0 )\r\nF_39 ( L_5 , V_11 , V_31 ) ;\r\nV_13 = F_1 () ;\r\nF_6 ( L_6 , V_19 , V_13 ) ;\r\nF_21 ( V_13 != V_6 ) ;\r\nF_41 () ;\r\nV_31 = F_42 () ;\r\nif ( V_27 ) {\r\nF_37 ( V_27 -> V_34 , V_29 ) ;\r\nF_43 ( V_27 -> V_34 ,\r\nV_27 -> V_34 -> V_38 , 1 ) ;\r\n}\r\nF_44 ( F_2 () , V_6 ) ;\r\nF_45 () ;\r\nF_46 () ;\r\n* V_10 = 1 ;\r\nF_47 () ;\r\nif ( V_31 )\r\nF_27 ( L_7 , V_11 , V_31 ) ;\r\nreturn V_31 ;\r\n}\r\nstatic int F_48 ( void * V_39 )\r\n{\r\nstruct V_40 * V_41 = V_39 ;\r\nstruct V_42 V_43 = { . V_44 = 1 } ;\r\nint V_45 ;\r\nT_2 V_46 ;\r\nvoid * V_47 ;\r\nF_49 ( V_48 , V_49 , & V_43 ) ;\r\nF_50 ( & V_41 -> V_50 ) ;\r\ndo {\r\nif ( F_51 ( V_48 ) )\r\nF_52 ( V_48 ) ;\r\nF_53 ( V_41 -> V_51 ,\r\nV_41 -> V_52 != - 1 ||\r\nF_54 () ) ;\r\nF_55 ( & V_41 -> V_53 ) ;\r\nV_45 = V_41 -> V_52 ;\r\nV_46 = V_41 -> V_46 ;\r\nV_47 = V_41 -> V_47 ;\r\nV_41 -> V_52 = - 1 ;\r\nV_41 -> V_46 = NULL ;\r\nF_56 ( & V_41 -> V_53 ) ;\r\nif ( V_45 != - 1 ) {\r\nF_20 ( V_45 ) ;\r\nif ( V_46 )\r\nV_46 ( V_47 ) ;\r\n}\r\n} while ( ! F_54 () );\r\nreturn 0 ;\r\n}\r\nstatic struct V_54 * F_57 ( int V_55 , void * V_39 )\r\n{\r\nstruct V_54 * V_56 ;\r\nV_56 = F_58 ( F_48 , V_39 ,\r\nF_59 ( V_55 ) , L_8 , V_55 ) ;\r\nif ( ! F_60 ( V_56 ) ) {\r\nF_61 ( V_56 , V_55 ) ;\r\nF_62 ( V_56 ) ;\r\n} else\r\nF_27 ( L_9 , V_11 , V_55 ) ;\r\nreturn V_56 ;\r\n}\r\nint F_63 ( unsigned int V_55 , unsigned int V_18 ,\r\nT_2 V_46 ,\r\nvoid * V_47 )\r\n{\r\nstruct V_40 * V_41 ;\r\nif ( V_55 >= F_64 ( V_57 ) ) {\r\nF_27 ( L_10 , V_11 , V_55 ) ;\r\nreturn - V_58 ;\r\n}\r\nV_41 = & V_57 [ V_55 ] ;\r\nif ( F_60 ( V_41 -> V_56 ) )\r\nreturn F_65 ( V_41 -> V_56 ) ;\r\nif ( ! V_41 -> V_56 )\r\nreturn - V_59 ;\r\nF_55 ( & V_41 -> V_53 ) ;\r\nif ( V_41 -> V_46 ) {\r\nF_56 ( & V_41 -> V_53 ) ;\r\nreturn - V_60 ;\r\n}\r\nV_41 -> V_46 = V_46 ;\r\nV_41 -> V_47 = V_47 ;\r\nV_41 -> V_52 = V_18 ;\r\nF_56 ( & V_41 -> V_53 ) ;\r\nF_66 ( & V_41 -> V_51 ) ;\r\nreturn 0 ;\r\n}\r\nint F_67 ( struct V_61 * V_62 )\r\n{\r\nreturn F_68 ( & V_63 , V_62 ) ;\r\n}\r\nint F_69 ( struct V_61 * V_62 )\r\n{\r\nreturn F_70 ( & V_63 , V_62 ) ;\r\n}\r\nstatic int F_71 ( unsigned long V_64 )\r\n{\r\nint V_31 ;\r\nV_31 = F_72 ( & V_63 , V_64 , NULL ) ;\r\nif ( V_31 & V_65 )\r\nF_27 ( L_11 ,\r\nV_11 , V_31 ) ;\r\nreturn F_73 ( V_31 ) ;\r\n}\r\nstatic void F_74 ( void )\r\n{\r\nint V_66 ;\r\nF_75 (i, &bL_switcher_removed_logical_cpus)\r\nF_76 ( V_66 ) ;\r\n}\r\nstatic int F_77 ( void )\r\n{\r\nint V_66 , V_67 , V_68 , V_69 , V_31 ;\r\nunsigned int V_55 , V_45 , V_70 ;\r\nT_3 V_71 ;\r\nV_70 = 0 ;\r\nF_78 (i) {\r\nV_55 = F_9 ( F_7 ( V_66 ) , 0 ) ;\r\nV_45 = F_9 ( F_7 ( V_66 ) , 1 ) ;\r\nif ( V_45 >= 2 ) {\r\nF_27 ( L_12 , V_11 ) ;\r\nreturn - V_58 ;\r\n}\r\nif ( F_79 ( V_55 >= V_72 ) )\r\nreturn - V_58 ;\r\nV_70 |= ( 1 << V_45 ) ;\r\n}\r\nif ( V_70 != 3 ) {\r\nF_27 ( L_13 , V_11 ) ;\r\nreturn - V_58 ;\r\n}\r\nmemset ( V_32 , - 1 , sizeof( V_32 ) ) ;\r\nF_80 ( & V_71 , V_73 ) ;\r\nV_68 = - 1 ;\r\nF_75 (i, &available_cpus) {\r\nint V_74 = - 1 ;\r\nV_45 = F_9 ( F_7 ( V_66 ) , 1 ) ;\r\nif ( V_68 == - 1 )\r\nV_68 = V_45 ;\r\nif ( V_45 != V_68 )\r\ncontinue;\r\nF_81 ( V_66 , & V_71 ) ;\r\nF_75 (j, &available_cpus) {\r\nV_45 = F_9 ( F_7 ( V_67 ) , 1 ) ;\r\nif ( V_45 != V_68 )\r\nV_74 = V_67 ;\r\n}\r\nif ( V_74 != - 1 ) {\r\nV_32 [ V_66 ] = V_74 ;\r\nF_81 ( V_74 , & V_71 ) ;\r\nF_82 ( L_14 , V_66 , V_74 ) ;\r\n}\r\n}\r\nF_83 ( & V_75 ) ;\r\nF_78 (i) {\r\nV_55 = F_9 ( F_7 ( V_66 ) , 0 ) ;\r\nV_45 = F_9 ( F_7 ( V_66 ) , 1 ) ;\r\nV_69 = F_84 ( V_66 ) ;\r\nif ( V_69 < 0 ) {\r\nF_27 ( L_15 , V_11 , V_66 ) ;\r\nF_74 () ;\r\nreturn - V_58 ;\r\n}\r\nV_33 [ V_55 ] [ V_45 ] = V_69 ;\r\nF_82 ( L_16 ,\r\nV_55 , V_45 , V_69 ) ;\r\nif ( V_32 [ V_66 ] != - 1 ) {\r\nV_76 [ V_66 ] = V_45 ;\r\ncontinue;\r\n}\r\nV_31 = F_85 ( V_66 ) ;\r\nif ( V_31 ) {\r\nF_74 () ;\r\nreturn V_31 ;\r\n}\r\nF_86 ( V_66 , & V_75 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_87 ( T_4 V_13 )\r\n{\r\nint V_55 ;\r\nif ( ! V_77 )\r\nreturn - V_78 ;\r\nV_13 &= V_2 ;\r\nF_78 (cpu) {\r\nint V_79 = V_32 [ V_55 ] ;\r\nif ( V_79 == - 1 )\r\ncontinue;\r\nif ( ( V_13 == F_7 ( V_55 ) ) ||\r\n( V_13 == F_7 ( V_79 ) ) )\r\nreturn V_55 ;\r\n}\r\nreturn - V_58 ;\r\n}\r\nstatic void F_88 ( void * T_5 V_80 )\r\n{\r\nF_89 ( F_2 () , F_1 () ) ;\r\n}\r\nint F_90 ( void )\r\n{\r\nint V_31 ;\r\nF_91 () ;\r\nF_88 ( NULL ) ;\r\nV_31 = F_92 ( F_88 , NULL , true ) ;\r\nF_93 () ;\r\nreturn V_31 ;\r\n}\r\nstatic int F_94 ( void )\r\n{\r\nint V_55 , V_31 ;\r\nF_95 ( & V_81 ) ;\r\nF_96 () ;\r\nif ( V_77 ) {\r\nF_97 () ;\r\nF_98 ( & V_81 ) ;\r\nreturn 0 ;\r\n}\r\nF_82 ( L_17 ) ;\r\nV_31 = F_71 ( V_82 ) ;\r\nif ( V_31 )\r\ngoto error;\r\nV_31 = F_77 () ;\r\nif ( V_31 )\r\ngoto error;\r\nF_90 () ;\r\nF_78 (cpu) {\r\nstruct V_40 * V_41 = & V_57 [ V_55 ] ;\r\nF_99 ( & V_41 -> V_53 ) ;\r\nF_100 ( & V_41 -> V_51 ) ;\r\nF_22 ( & V_41 -> V_50 ) ;\r\nV_41 -> V_52 = - 1 ;\r\nV_41 -> V_56 = F_57 ( V_55 , V_41 ) ;\r\n}\r\nV_77 = 1 ;\r\nF_71 ( V_83 ) ;\r\nF_82 ( L_18 ) ;\r\ngoto V_84;\r\nerror:\r\nF_101 ( L_19 ) ;\r\nF_71 ( V_85 ) ;\r\nV_84:\r\nF_97 () ;\r\nF_98 ( & V_81 ) ;\r\nreturn V_31 ;\r\n}\r\nstatic void F_102 ( void )\r\n{\r\nunsigned int V_55 , V_45 ;\r\nstruct V_40 * V_41 ;\r\nstruct V_54 * V_56 ;\r\nF_95 ( & V_81 ) ;\r\nF_96 () ;\r\nif ( ! V_77 )\r\ngoto V_84;\r\nif ( F_71 ( V_86 ) != 0 ) {\r\nF_71 ( V_83 ) ;\r\ngoto V_84;\r\n}\r\nV_77 = 0 ;\r\nF_78 (cpu) {\r\nV_41 = & V_57 [ V_55 ] ;\r\nV_56 = V_41 -> V_56 ;\r\nV_41 -> V_56 = NULL ;\r\nif ( ! V_56 || F_60 ( V_56 ) )\r\ncontinue;\r\nF_103 ( V_56 ) ;\r\nV_45 = F_9 ( F_7 ( V_55 ) , 1 ) ;\r\nif ( V_45 == V_76 [ V_55 ] )\r\ncontinue;\r\nF_22 ( & V_41 -> V_50 ) ;\r\nV_41 -> V_52 = V_76 [ V_55 ] ;\r\nV_56 = F_57 ( V_55 , V_41 ) ;\r\nif ( ! F_60 ( V_56 ) ) {\r\nF_29 ( & V_41 -> V_50 ) ;\r\nF_103 ( V_56 ) ;\r\nV_45 = F_9 ( F_7 ( V_55 ) , 1 ) ;\r\nif ( V_45 == V_76 [ V_55 ] )\r\ncontinue;\r\n}\r\nF_104 ( L_20 ,\r\nV_11 , V_55 ) ;\r\nF_104 ( L_21 ,\r\nV_11 , V_32 [ V_55 ] ) ;\r\nF_81 ( V_32 [ V_55 ] ,\r\n& V_75 ) ;\r\n}\r\nF_74 () ;\r\nF_90 () ;\r\nF_71 ( V_85 ) ;\r\nV_84:\r\nF_97 () ;\r\nF_98 ( & V_81 ) ;\r\n}\r\nstatic T_6 F_105 ( struct V_87 * V_88 ,\r\nstruct V_89 * V_90 , char * V_91 )\r\n{\r\nreturn sprintf ( V_91 , L_22 , V_77 ) ;\r\n}\r\nstatic T_6 F_106 ( struct V_87 * V_88 ,\r\nstruct V_89 * V_90 , const char * V_91 , T_7 V_92 )\r\n{\r\nint V_31 ;\r\nswitch ( V_91 [ 0 ] ) {\r\ncase '0' :\r\nF_102 () ;\r\nV_31 = 0 ;\r\nbreak;\r\ncase '1' :\r\nV_31 = F_94 () ;\r\nbreak;\r\ndefault:\r\nV_31 = - V_58 ;\r\n}\r\nreturn ( V_31 >= 0 ) ? V_92 : V_31 ;\r\n}\r\nstatic T_6 F_107 ( struct V_87 * V_88 ,\r\nstruct V_89 * V_90 , const char * V_91 , T_7 V_92 )\r\n{\r\nint V_31 = F_90 () ;\r\nreturn V_31 ? V_31 : V_92 ;\r\n}\r\nstatic int T_8 F_108 ( void )\r\n{\r\nint V_31 ;\r\nV_93 = F_109 ( L_23 , V_94 ) ;\r\nif ( ! V_93 )\r\nreturn - V_95 ;\r\nV_31 = F_110 ( V_93 , & V_96 ) ;\r\nif ( V_31 )\r\nF_111 ( V_93 ) ;\r\nreturn V_31 ;\r\n}\r\nbool F_112 ( void )\r\n{\r\nF_95 ( & V_81 ) ;\r\nreturn V_77 ;\r\n}\r\nvoid F_113 ( void )\r\n{\r\nF_98 ( & V_81 ) ;\r\n}\r\nstatic int F_114 ( struct V_61 * V_97 ,\r\nunsigned long V_98 , void * V_99 )\r\n{\r\nif ( V_77 ) {\r\nint V_79 = V_32 [ ( unsigned long ) V_99 ] ;\r\nswitch ( V_98 & 0xf ) {\r\ncase V_100 :\r\ncase V_101 :\r\nif ( V_79 == - 1 )\r\nreturn V_102 ;\r\n}\r\n}\r\nreturn V_103 ;\r\n}\r\nstatic int T_8 F_115 ( void )\r\n{\r\nint V_31 ;\r\nif ( V_104 != 2 ) {\r\nF_27 ( L_12 , V_11 ) ;\r\nreturn - V_58 ;\r\n}\r\nF_116 ( F_114 , 0 ) ;\r\nif ( ! V_105 ) {\r\nV_31 = F_94 () ;\r\nif ( V_31 )\r\nreturn V_31 ;\r\n}\r\n#ifdef F_117\r\nV_31 = F_108 () ;\r\nif ( V_31 )\r\nF_27 ( L_24 , V_11 ) ;\r\n#endif\r\nreturn 0 ;\r\n}
