INFO: [VRFC 10-163] Analyzing VHDL file "/home/offersen/Programs/vivadoprojects/Labs/lab2/lab2.srcs/sources_1/imports/sources_1/new/color_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'm_color_channel'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/offersen/Programs/vivadoprojects/Labs/lab2/lab2.srcs/sources_1/new/led_matrix.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'led_matrix'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/offersen/Programs/vivadoprojects/Labs/lab2/lab2.srcs/sources_1/imports/sources_1/new/pwm_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'm_pwm_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/offersen/Programs/vivadoprojects/Labs/lab2/lab2.srcs/sources_1/imports/sources_1/new/row.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'm_row'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/offersen/Programs/vivadoprojects/Labs/lab2/lab2.srcs/sources_1/imports/Downloads/simple_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simple_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/offersen/Programs/vivadoprojects/Labs/lab2/lab2.srcs/sources_1/imports/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
