# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name k \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k \
    op interface \
    ports { k { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name k_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_1 \
    op interface \
    ports { k_1 { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name k_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_2 \
    op interface \
    ports { k_2 { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name k_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_3 \
    op interface \
    ports { k_3 { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name empty_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty_10 \
    op interface \
    ports { empty_10 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name empty_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty_11 \
    op interface \
    ports { empty_11 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name empty_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty_12 \
    op interface \
    ports { empty_12 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name output_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_0 \
    op interface \
    ports { output_0 { O 32 vector } output_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name output_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_1 \
    op interface \
    ports { output_1 { O 32 vector } output_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name tmp_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_9 \
    op interface \
    ports { tmp_9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name tmp_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_8 \
    op interface \
    ports { tmp_8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name b0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b0 \
    op interface \
    ports { b0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name tmp_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_1 \
    op interface \
    ports { tmp_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name tmp_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_s \
    op interface \
    ports { tmp_s { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name b1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b1 \
    op interface \
    ports { b1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name tmp_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_5 \
    op interface \
    ports { tmp_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name tmp_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_3 \
    op interface \
    ports { tmp_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name b2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b2 \
    op interface \
    ports { b2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name tmp_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_10 \
    op interface \
    ports { tmp_10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name tmp_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_7 \
    op interface \
    ports { tmp_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name b3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b3 \
    op interface \
    ports { b3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name tmp_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_12 \
    op interface \
    ports { tmp_12 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name tmp_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_11 \
    op interface \
    ports { tmp_11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name b0_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b0_1 \
    op interface \
    ports { b0_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name tmp_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_14 \
    op interface \
    ports { tmp_14 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name tmp_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_13 \
    op interface \
    ports { tmp_13 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name b1_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b1_1 \
    op interface \
    ports { b1_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name tmp_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_16 \
    op interface \
    ports { tmp_16 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name tmp_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_15 \
    op interface \
    ports { tmp_15 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name b2_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b2_1 \
    op interface \
    ports { b2_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name tmp_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_18 \
    op interface \
    ports { tmp_18 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name tmp_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_17 \
    op interface \
    ports { tmp_17 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name b3_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b3_1 \
    op interface \
    ports { b3_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name tmp_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_20 \
    op interface \
    ports { tmp_20 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name tmp_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_19 \
    op interface \
    ports { tmp_19 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name b0_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b0_2 \
    op interface \
    ports { b0_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name tmp_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_22 \
    op interface \
    ports { tmp_22 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name tmp_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_21 \
    op interface \
    ports { tmp_21 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name b1_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b1_2 \
    op interface \
    ports { b1_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name tmp_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_24 \
    op interface \
    ports { tmp_24 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name tmp_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_23 \
    op interface \
    ports { tmp_23 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name b2_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b2_2 \
    op interface \
    ports { b2_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name tmp_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_26 \
    op interface \
    ports { tmp_26 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name tmp_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_25 \
    op interface \
    ports { tmp_25 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name b3_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b3_2 \
    op interface \
    ports { b3_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name tmp_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_28 \
    op interface \
    ports { tmp_28 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name tmp_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_27 \
    op interface \
    ports { tmp_27 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name b0_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b0_3 \
    op interface \
    ports { b0_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name tmp_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_30 \
    op interface \
    ports { tmp_30 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name tmp_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_29 \
    op interface \
    ports { tmp_29 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name b1_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b1_3 \
    op interface \
    ports { b1_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name tmp_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_32 \
    op interface \
    ports { tmp_32 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name tmp_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_31 \
    op interface \
    ports { tmp_31 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name b2_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b2_3 \
    op interface \
    ports { b2_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name tmp_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_34 \
    op interface \
    ports { tmp_34 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name tmp_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_33 \
    op interface \
    ports { tmp_33 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name b3_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b3_3 \
    op interface \
    ports { b3_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name eclair_float_const_float_float_const_ap_uint_2_C_k_0_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0 \
    op interface \
    ports { eclair_float_const_float_float_const_ap_uint_2_C_k_0_0 { O 3 vector } eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name eclair_float_const_float_float_const_ap_uint_2_C_k_0_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1 \
    op interface \
    ports { eclair_float_const_float_float_const_ap_uint_2_C_k_0_1 { O 3 vector } eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name eclair_float_const_float_float_const_ap_uint_2_C_k_0_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2 \
    op interface \
    ports { eclair_float_const_float_float_const_ap_uint_2_C_k_0_2 { O 3 vector } eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name eclair_float_const_float_float_const_ap_uint_2_C_k_0_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3 \
    op interface \
    ports { eclair_float_const_float_float_const_ap_uint_2_C_k_0_3 { O 3 vector } eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0 \
    op interface \
    ports { eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0 { O 8 vector } eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1 \
    op interface \
    ports { eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1 { O 8 vector } eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2 \
    op interface \
    ports { eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2 { O 8 vector } eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3 \
    op interface \
    ports { eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3 { O 8 vector } eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name eclair_float_const_float_float_const_ap_uint_2_C_k_1_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0 \
    op interface \
    ports { eclair_float_const_float_float_const_ap_uint_2_C_k_1_0 { O 3 vector } eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 \
    op interface \
    ports { eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 { O 3 vector } eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 \
    op interface \
    ports { eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 { O 3 vector } eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 \
    op interface \
    ports { eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 { O 3 vector } eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0 \
    op interface \
    ports { eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0 { O 8 vector } eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1 \
    op interface \
    ports { eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1 { O 8 vector } eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2 \
    op interface \
    ports { eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2 { O 8 vector } eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3 \
    op interface \
    ports { eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3 { O 8 vector } eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName eclair_flow_control_loop_pipe_sequential_init_U
set CompName eclair_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix eclair_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


