// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1.3
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _resnet50_3_HH_
#define _resnet50_3_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_layer.h"
#include "add.h"
#include "fc.h"
#include "average_pool.h"
#include "resnet50_3_buf0_V.h"
#include "resnet50_3_outbuf_V.h"
#include "resnet50_3_fc_in_V.h"
#include "resnet50_3_AXILiteS_s_axi.h"
#include "resnet50_3_ddr_V_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_DDR_V_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DDR_V_ID_WIDTH = 1,
         unsigned int C_M_AXI_DDR_V_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DDR_V_DATA_WIDTH = 128,
         unsigned int C_M_AXI_DDR_V_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DDR_V_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DDR_V_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DDR_V_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 13,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct resnet50_3 : public sc_module {
    // Port declarations 74
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<176> > sw0in_V_TDATA;
    sc_in< sc_logic > sw0in_V_TVALID;
    sc_out< sc_logic > sw0in_V_TREADY;
    sc_out< sc_logic > m_axi_ddr_V_AWVALID;
    sc_in< sc_logic > m_axi_ddr_V_AWREADY;
    sc_out< sc_uint<C_M_AXI_DDR_V_ADDR_WIDTH> > m_axi_ddr_V_AWADDR;
    sc_out< sc_uint<C_M_AXI_DDR_V_ID_WIDTH> > m_axi_ddr_V_AWID;
    sc_out< sc_lv<8> > m_axi_ddr_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_ddr_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_ddr_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_ddr_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_ddr_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_ddr_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_ddr_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_ddr_V_AWREGION;
    sc_out< sc_uint<C_M_AXI_DDR_V_AWUSER_WIDTH> > m_axi_ddr_V_AWUSER;
    sc_out< sc_logic > m_axi_ddr_V_WVALID;
    sc_in< sc_logic > m_axi_ddr_V_WREADY;
    sc_out< sc_uint<C_M_AXI_DDR_V_DATA_WIDTH> > m_axi_ddr_V_WDATA;
    sc_out< sc_uint<C_M_AXI_DDR_V_DATA_WIDTH/8> > m_axi_ddr_V_WSTRB;
    sc_out< sc_logic > m_axi_ddr_V_WLAST;
    sc_out< sc_uint<C_M_AXI_DDR_V_ID_WIDTH> > m_axi_ddr_V_WID;
    sc_out< sc_uint<C_M_AXI_DDR_V_WUSER_WIDTH> > m_axi_ddr_V_WUSER;
    sc_out< sc_logic > m_axi_ddr_V_ARVALID;
    sc_in< sc_logic > m_axi_ddr_V_ARREADY;
    sc_out< sc_uint<C_M_AXI_DDR_V_ADDR_WIDTH> > m_axi_ddr_V_ARADDR;
    sc_out< sc_uint<C_M_AXI_DDR_V_ID_WIDTH> > m_axi_ddr_V_ARID;
    sc_out< sc_lv<8> > m_axi_ddr_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_ddr_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_ddr_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_ddr_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_ddr_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_ddr_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_ddr_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_ddr_V_ARREGION;
    sc_out< sc_uint<C_M_AXI_DDR_V_ARUSER_WIDTH> > m_axi_ddr_V_ARUSER;
    sc_in< sc_logic > m_axi_ddr_V_RVALID;
    sc_out< sc_logic > m_axi_ddr_V_RREADY;
    sc_in< sc_uint<C_M_AXI_DDR_V_DATA_WIDTH> > m_axi_ddr_V_RDATA;
    sc_in< sc_logic > m_axi_ddr_V_RLAST;
    sc_in< sc_uint<C_M_AXI_DDR_V_ID_WIDTH> > m_axi_ddr_V_RID;
    sc_in< sc_uint<C_M_AXI_DDR_V_RUSER_WIDTH> > m_axi_ddr_V_RUSER;
    sc_in< sc_lv<2> > m_axi_ddr_V_RRESP;
    sc_in< sc_logic > m_axi_ddr_V_BVALID;
    sc_out< sc_logic > m_axi_ddr_V_BREADY;
    sc_in< sc_lv<2> > m_axi_ddr_V_BRESP;
    sc_in< sc_uint<C_M_AXI_DDR_V_ID_WIDTH> > m_axi_ddr_V_BID;
    sc_in< sc_uint<C_M_AXI_DDR_V_BUSER_WIDTH> > m_axi_ddr_V_BUSER;
    sc_out< sc_lv<8> > startt_V_TDATA;
    sc_out< sc_logic > startt_V_TVALID;
    sc_in< sc_logic > startt_V_TREADY;
    sc_out< sc_lv<8> > stopt_V_TDATA;
    sc_out< sc_logic > stopt_V_TVALID;
    sc_in< sc_logic > stopt_V_TREADY;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<128> > ap_var_for_const7;
    sc_signal< sc_lv<16> > ap_var_for_const8;


    // Module declarations
    resnet50_3(sc_module_name name);
    SC_HAS_PROCESS(resnet50_3);

    ~resnet50_3();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    resnet50_3_buf0_V* buf0_V_U;
    resnet50_3_outbuf_V* outbuf_V_U;
    resnet50_3_buf0_V* buf1_V_U;
    resnet50_3_buf0_V* buf2_V_U;
    resnet50_3_fc_in_V* fc_in_V_U;
    resnet50_3_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* resnet50_3_AXILiteS_s_axi_U;
    resnet50_3_ddr_V_m_axi<0,128,32,5,16,16,16,16,C_M_AXI_DDR_V_ID_WIDTH,C_M_AXI_DDR_V_ADDR_WIDTH,C_M_AXI_DDR_V_DATA_WIDTH,C_M_AXI_DDR_V_AWUSER_WIDTH,C_M_AXI_DDR_V_ARUSER_WIDTH,C_M_AXI_DDR_V_WUSER_WIDTH,C_M_AXI_DDR_V_RUSER_WIDTH,C_M_AXI_DDR_V_BUSER_WIDTH,C_M_AXI_DDR_V_TARGET_ADDR,C_M_AXI_DDR_V_USER_VALUE,C_M_AXI_DDR_V_PROT_VALUE,C_M_AXI_DDR_V_CACHE_VALUE>* resnet50_3_ddr_V_m_axi_U;
    conv_layer* grp_conv_layer_fu_305;
    add* grp_add_fu_344;
    fc* grp_fc_fu_366;
    average_pool* grp_average_pool_fu_376;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<30> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<176> > sw0in_V_0_data_out;
    sc_signal< sc_logic > sw0in_V_0_vld_in;
    sc_signal< sc_logic > sw0in_V_0_vld_out;
    sc_signal< sc_logic > sw0in_V_0_ack_in;
    sc_signal< sc_logic > sw0in_V_0_ack_out;
    sc_signal< sc_lv<176> > sw0in_V_0_payload_A;
    sc_signal< sc_lv<176> > sw0in_V_0_payload_B;
    sc_signal< sc_logic > sw0in_V_0_sel_rd;
    sc_signal< sc_logic > sw0in_V_0_sel_wr;
    sc_signal< sc_logic > sw0in_V_0_sel;
    sc_signal< sc_logic > sw0in_V_0_load_A;
    sc_signal< sc_logic > sw0in_V_0_load_B;
    sc_signal< sc_lv<2> > sw0in_V_0_state;
    sc_signal< sc_logic > sw0in_V_0_state_cmp_full;
    sc_signal< sc_lv<8> > startt_V_1_data_out;
    sc_signal< sc_logic > startt_V_1_vld_in;
    sc_signal< sc_logic > startt_V_1_vld_out;
    sc_signal< sc_logic > startt_V_1_ack_in;
    sc_signal< sc_logic > startt_V_1_ack_out;
    sc_signal< sc_lv<8> > startt_V_1_payload_A;
    sc_signal< sc_lv<8> > startt_V_1_payload_B;
    sc_signal< sc_logic > startt_V_1_sel_rd;
    sc_signal< sc_logic > startt_V_1_sel_wr;
    sc_signal< sc_logic > startt_V_1_sel;
    sc_signal< sc_logic > startt_V_1_load_A;
    sc_signal< sc_logic > startt_V_1_load_B;
    sc_signal< sc_lv<2> > startt_V_1_state;
    sc_signal< sc_logic > startt_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > stopt_V_1_data_out;
    sc_signal< sc_logic > stopt_V_1_vld_in;
    sc_signal< sc_logic > stopt_V_1_vld_out;
    sc_signal< sc_logic > stopt_V_1_ack_in;
    sc_signal< sc_logic > stopt_V_1_ack_out;
    sc_signal< sc_lv<8> > stopt_V_1_payload_A;
    sc_signal< sc_lv<8> > stopt_V_1_payload_B;
    sc_signal< sc_logic > stopt_V_1_sel_rd;
    sc_signal< sc_logic > stopt_V_1_sel_wr;
    sc_signal< sc_logic > stopt_V_1_sel;
    sc_signal< sc_logic > stopt_V_1_load_A;
    sc_signal< sc_logic > stopt_V_1_load_B;
    sc_signal< sc_lv<2> > stopt_V_1_state;
    sc_signal< sc_logic > stopt_V_1_state_cmp_full;
    sc_signal< sc_lv<12> > buf0_V_address0;
    sc_signal< sc_logic > buf0_V_ce0;
    sc_signal< sc_lv<288> > buf0_V_q0;
    sc_signal< sc_lv<12> > buf0_V_address1;
    sc_signal< sc_logic > buf0_V_ce1;
    sc_signal< sc_logic > buf0_V_we1;
    sc_signal< sc_lv<288> > buf0_V_d1;
    sc_signal< sc_logic > outbuf_V_ce0;
    sc_signal< sc_lv<1536> > outbuf_V_q0;
    sc_signal< sc_lv<11> > outbuf_V_address1;
    sc_signal< sc_logic > outbuf_V_ce1;
    sc_signal< sc_logic > outbuf_V_we1;
    sc_signal< sc_lv<1536> > outbuf_V_d1;
    sc_signal< sc_lv<12> > buf1_V_address0;
    sc_signal< sc_logic > buf1_V_ce0;
    sc_signal< sc_lv<288> > buf1_V_q0;
    sc_signal< sc_logic > buf1_V_ce1;
    sc_signal< sc_logic > buf1_V_we1;
    sc_signal< sc_lv<12> > buf2_V_address0;
    sc_signal< sc_logic > buf2_V_ce0;
    sc_signal< sc_lv<288> > buf2_V_q0;
    sc_signal< sc_lv<12> > buf2_V_address1;
    sc_signal< sc_logic > buf2_V_ce1;
    sc_signal< sc_logic > buf2_V_we1;
    sc_signal< sc_lv<288> > buf2_V_d1;
    sc_signal< sc_lv<4> > fc_in_V_address0;
    sc_signal< sc_logic > fc_in_V_ce0;
    sc_signal< sc_lv<1024> > fc_in_V_q0;
    sc_signal< sc_logic > fc_in_V_ce1;
    sc_signal< sc_lv<128> > fc_in_V_we1;
    sc_signal< sc_logic > sw0in_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln380_fu_538_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > startt_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > stopt_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > ddr_V_AWREADY;
    sc_signal< sc_logic > ddr_V_WREADY;
    sc_signal< sc_logic > ddr_V_ARVALID;
    sc_signal< sc_logic > ddr_V_ARREADY;
    sc_signal< sc_lv<32> > ddr_V_ARADDR;
    sc_signal< sc_lv<1> > ddr_V_ARID;
    sc_signal< sc_lv<32> > ddr_V_ARLEN;
    sc_signal< sc_lv<3> > ddr_V_ARSIZE;
    sc_signal< sc_lv<2> > ddr_V_ARBURST;
    sc_signal< sc_lv<2> > ddr_V_ARLOCK;
    sc_signal< sc_lv<4> > ddr_V_ARCACHE;
    sc_signal< sc_lv<3> > ddr_V_ARPROT;
    sc_signal< sc_lv<4> > ddr_V_ARQOS;
    sc_signal< sc_lv<4> > ddr_V_ARREGION;
    sc_signal< sc_lv<1> > ddr_V_ARUSER;
    sc_signal< sc_logic > ddr_V_RVALID;
    sc_signal< sc_logic > ddr_V_RREADY;
    sc_signal< sc_lv<128> > ddr_V_RDATA;
    sc_signal< sc_logic > ddr_V_RLAST;
    sc_signal< sc_lv<1> > ddr_V_RID;
    sc_signal< sc_lv<1> > ddr_V_RUSER;
    sc_signal< sc_lv<2> > ddr_V_RRESP;
    sc_signal< sc_logic > ddr_V_BVALID;
    sc_signal< sc_lv<2> > ddr_V_BRESP;
    sc_signal< sc_lv<1> > ddr_V_BID;
    sc_signal< sc_lv<1> > ddr_V_BUSER;
    sc_signal< sc_lv<12> > l_fu_544_p2;
    sc_signal< sc_lv<12> > l_reg_794;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<8> > trunc_ln647_fu_550_p1;
    sc_signal< sc_lv<8> > trunc_ln647_reg_799;
    sc_signal< sc_lv<8> > grp_fu_388_p4;
    sc_signal< sc_lv<8> > p_Result_0_1_reg_804;
    sc_signal< sc_lv<8> > grp_fu_398_p4;
    sc_signal< sc_lv<8> > p_Result_0_2_reg_809;
    sc_signal< sc_lv<8> > grp_fu_408_p4;
    sc_signal< sc_lv<8> > p_Result_0_3_reg_814;
    sc_signal< sc_lv<8> > grp_fu_418_p4;
    sc_signal< sc_lv<8> > p_Result_0_4_reg_819;
    sc_signal< sc_lv<8> > grp_fu_428_p4;
    sc_signal< sc_lv<8> > p_Result_0_5_reg_824;
    sc_signal< sc_lv<8> > grp_fu_438_p4;
    sc_signal< sc_lv<8> > p_Result_0_6_reg_829;
    sc_signal< sc_lv<8> > grp_fu_448_p4;
    sc_signal< sc_lv<8> > p_Result_0_7_reg_834;
    sc_signal< sc_lv<8> > grp_fu_458_p4;
    sc_signal< sc_lv<8> > p_Result_0_8_reg_839;
    sc_signal< sc_lv<8> > grp_fu_468_p4;
    sc_signal< sc_lv<8> > p_Result_0_9_reg_844;
    sc_signal< sc_lv<8> > grp_fu_478_p4;
    sc_signal< sc_lv<8> > p_Result_0_s_reg_849;
    sc_signal< sc_lv<8> > grp_fu_488_p4;
    sc_signal< sc_lv<8> > p_Result_0_10_reg_854;
    sc_signal< sc_lv<8> > grp_fu_498_p4;
    sc_signal< sc_lv<8> > p_Result_0_11_reg_859;
    sc_signal< sc_lv<8> > grp_fu_508_p4;
    sc_signal< sc_lv<8> > p_Result_0_12_reg_864;
    sc_signal< sc_lv<8> > grp_fu_518_p4;
    sc_signal< sc_lv<8> > p_Result_0_13_reg_869;
    sc_signal< sc_lv<8> > grp_fu_528_p4;
    sc_signal< sc_lv<8> > p_Result_0_14_reg_874;
    sc_signal< sc_lv<8> > zext_ln321_fu_754_p1;
    sc_signal< sc_lv<11> > i_fu_765_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<8> > zext_ln321_1_fu_786_p1;
    sc_signal< sc_logic > grp_conv_layer_fu_305_ap_start;
    sc_signal< sc_logic > grp_conv_layer_fu_305_ap_done;
    sc_signal< sc_logic > grp_conv_layer_fu_305_ap_idle;
    sc_signal< sc_logic > grp_conv_layer_fu_305_ap_ready;
    sc_signal< sc_lv<12> > grp_conv_layer_fu_305_input_V_address0;
    sc_signal< sc_logic > grp_conv_layer_fu_305_input_V_ce0;
    sc_signal< sc_lv<288> > grp_conv_layer_fu_305_input_V_q0;
    sc_signal< sc_lv<12> > grp_conv_layer_fu_305_output_V_address1;
    sc_signal< sc_logic > grp_conv_layer_fu_305_output_V_ce1;
    sc_signal< sc_logic > grp_conv_layer_fu_305_output_V_we1;
    sc_signal< sc_lv<288> > grp_conv_layer_fu_305_output_V_d1;
    sc_signal< sc_lv<11> > grp_conv_layer_fu_305_outbuf_V_4_address0;
    sc_signal< sc_logic > grp_conv_layer_fu_305_outbuf_V_4_ce0;
    sc_signal< sc_lv<11> > grp_conv_layer_fu_305_outbuf_V_4_address1;
    sc_signal< sc_logic > grp_conv_layer_fu_305_outbuf_V_4_ce1;
    sc_signal< sc_logic > grp_conv_layer_fu_305_outbuf_V_4_we1;
    sc_signal< sc_lv<1536> > grp_conv_layer_fu_305_outbuf_V_4_d1;
    sc_signal< sc_logic > grp_conv_layer_fu_305_m_axi_ddr_V_AWVALID;
    sc_signal< sc_lv<32> > grp_conv_layer_fu_305_m_axi_ddr_V_AWADDR;
    sc_signal< sc_lv<1> > grp_conv_layer_fu_305_m_axi_ddr_V_AWID;
    sc_signal< sc_lv<32> > grp_conv_layer_fu_305_m_axi_ddr_V_AWLEN;
    sc_signal< sc_lv<3> > grp_conv_layer_fu_305_m_axi_ddr_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_conv_layer_fu_305_m_axi_ddr_V_AWBURST;
    sc_signal< sc_lv<2> > grp_conv_layer_fu_305_m_axi_ddr_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_conv_layer_fu_305_m_axi_ddr_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_conv_layer_fu_305_m_axi_ddr_V_AWPROT;
    sc_signal< sc_lv<4> > grp_conv_layer_fu_305_m_axi_ddr_V_AWQOS;
    sc_signal< sc_lv<4> > grp_conv_layer_fu_305_m_axi_ddr_V_AWREGION;
    sc_signal< sc_lv<1> > grp_conv_layer_fu_305_m_axi_ddr_V_AWUSER;
    sc_signal< sc_logic > grp_conv_layer_fu_305_m_axi_ddr_V_WVALID;
    sc_signal< sc_lv<128> > grp_conv_layer_fu_305_m_axi_ddr_V_WDATA;
    sc_signal< sc_lv<16> > grp_conv_layer_fu_305_m_axi_ddr_V_WSTRB;
    sc_signal< sc_logic > grp_conv_layer_fu_305_m_axi_ddr_V_WLAST;
    sc_signal< sc_lv<1> > grp_conv_layer_fu_305_m_axi_ddr_V_WID;
    sc_signal< sc_lv<1> > grp_conv_layer_fu_305_m_axi_ddr_V_WUSER;
    sc_signal< sc_logic > grp_conv_layer_fu_305_m_axi_ddr_V_ARVALID;
    sc_signal< sc_lv<32> > grp_conv_layer_fu_305_m_axi_ddr_V_ARADDR;
    sc_signal< sc_lv<1> > grp_conv_layer_fu_305_m_axi_ddr_V_ARID;
    sc_signal< sc_lv<32> > grp_conv_layer_fu_305_m_axi_ddr_V_ARLEN;
    sc_signal< sc_lv<3> > grp_conv_layer_fu_305_m_axi_ddr_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_conv_layer_fu_305_m_axi_ddr_V_ARBURST;
    sc_signal< sc_lv<2> > grp_conv_layer_fu_305_m_axi_ddr_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_conv_layer_fu_305_m_axi_ddr_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_conv_layer_fu_305_m_axi_ddr_V_ARPROT;
    sc_signal< sc_lv<4> > grp_conv_layer_fu_305_m_axi_ddr_V_ARQOS;
    sc_signal< sc_lv<4> > grp_conv_layer_fu_305_m_axi_ddr_V_ARREGION;
    sc_signal< sc_lv<1> > grp_conv_layer_fu_305_m_axi_ddr_V_ARUSER;
    sc_signal< sc_logic > grp_conv_layer_fu_305_m_axi_ddr_V_RREADY;
    sc_signal< sc_logic > grp_conv_layer_fu_305_m_axi_ddr_V_BREADY;
    sc_signal< sc_lv<7> > grp_conv_layer_fu_305_TO_r;
    sc_signal< sc_lv<8> > grp_conv_layer_fu_305_TI;
    sc_signal< sc_lv<4> > grp_conv_layer_fu_305_K;
    sc_signal< sc_lv<1> > grp_conv_layer_fu_305_P;
    sc_signal< sc_lv<24> > grp_conv_layer_fu_305_OFFSET;
    sc_signal< sc_logic > grp_add_fu_344_ap_start;
    sc_signal< sc_logic > grp_add_fu_344_ap_done;
    sc_signal< sc_logic > grp_add_fu_344_ap_idle;
    sc_signal< sc_logic > grp_add_fu_344_ap_ready;
    sc_signal< sc_lv<12> > grp_add_fu_344_input1_V_address0;
    sc_signal< sc_logic > grp_add_fu_344_input1_V_ce0;
    sc_signal< sc_lv<288> > grp_add_fu_344_input1_V_q0;
    sc_signal< sc_lv<12> > grp_add_fu_344_output_V_address1;
    sc_signal< sc_logic > grp_add_fu_344_output_V_ce1;
    sc_signal< sc_logic > grp_add_fu_344_output_V_we1;
    sc_signal< sc_lv<288> > grp_add_fu_344_output_V_d1;
    sc_signal< sc_lv<32> > grp_add_fu_344_SCALE1;
    sc_signal< sc_lv<32> > grp_add_fu_344_SCALE2;
    sc_signal< sc_lv<12> > grp_add_fu_344_buf1_V_address0;
    sc_signal< sc_logic > grp_add_fu_344_buf1_V_ce0;
    sc_signal< sc_logic > grp_fc_fu_366_ap_start;
    sc_signal< sc_logic > grp_fc_fu_366_ap_done;
    sc_signal< sc_logic > grp_fc_fu_366_ap_idle;
    sc_signal< sc_logic > grp_fc_fu_366_ap_ready;
    sc_signal< sc_lv<4> > grp_fc_fu_366_input_V_address0;
    sc_signal< sc_logic > grp_fc_fu_366_input_V_ce0;
    sc_signal< sc_lv<10> > grp_fc_fu_366_output_r_address0;
    sc_signal< sc_logic > grp_fc_fu_366_output_r_ce0;
    sc_signal< sc_logic > grp_fc_fu_366_output_r_we0;
    sc_signal< sc_lv<32> > grp_fc_fu_366_output_r_d0;
    sc_signal< sc_logic > grp_fc_fu_366_m_axi_ddr_V_AWVALID;
    sc_signal< sc_lv<32> > grp_fc_fu_366_m_axi_ddr_V_AWADDR;
    sc_signal< sc_lv<1> > grp_fc_fu_366_m_axi_ddr_V_AWID;
    sc_signal< sc_lv<32> > grp_fc_fu_366_m_axi_ddr_V_AWLEN;
    sc_signal< sc_lv<3> > grp_fc_fu_366_m_axi_ddr_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_fc_fu_366_m_axi_ddr_V_AWBURST;
    sc_signal< sc_lv<2> > grp_fc_fu_366_m_axi_ddr_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_fc_fu_366_m_axi_ddr_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_fc_fu_366_m_axi_ddr_V_AWPROT;
    sc_signal< sc_lv<4> > grp_fc_fu_366_m_axi_ddr_V_AWQOS;
    sc_signal< sc_lv<4> > grp_fc_fu_366_m_axi_ddr_V_AWREGION;
    sc_signal< sc_lv<1> > grp_fc_fu_366_m_axi_ddr_V_AWUSER;
    sc_signal< sc_logic > grp_fc_fu_366_m_axi_ddr_V_WVALID;
    sc_signal< sc_lv<128> > grp_fc_fu_366_m_axi_ddr_V_WDATA;
    sc_signal< sc_lv<16> > grp_fc_fu_366_m_axi_ddr_V_WSTRB;
    sc_signal< sc_logic > grp_fc_fu_366_m_axi_ddr_V_WLAST;
    sc_signal< sc_lv<1> > grp_fc_fu_366_m_axi_ddr_V_WID;
    sc_signal< sc_lv<1> > grp_fc_fu_366_m_axi_ddr_V_WUSER;
    sc_signal< sc_logic > grp_fc_fu_366_m_axi_ddr_V_ARVALID;
    sc_signal< sc_lv<32> > grp_fc_fu_366_m_axi_ddr_V_ARADDR;
    sc_signal< sc_lv<1> > grp_fc_fu_366_m_axi_ddr_V_ARID;
    sc_signal< sc_lv<32> > grp_fc_fu_366_m_axi_ddr_V_ARLEN;
    sc_signal< sc_lv<3> > grp_fc_fu_366_m_axi_ddr_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_fc_fu_366_m_axi_ddr_V_ARBURST;
    sc_signal< sc_lv<2> > grp_fc_fu_366_m_axi_ddr_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_fc_fu_366_m_axi_ddr_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_fc_fu_366_m_axi_ddr_V_ARPROT;
    sc_signal< sc_lv<4> > grp_fc_fu_366_m_axi_ddr_V_ARQOS;
    sc_signal< sc_lv<4> > grp_fc_fu_366_m_axi_ddr_V_ARREGION;
    sc_signal< sc_lv<1> > grp_fc_fu_366_m_axi_ddr_V_ARUSER;
    sc_signal< sc_logic > grp_fc_fu_366_m_axi_ddr_V_RREADY;
    sc_signal< sc_logic > grp_fc_fu_366_m_axi_ddr_V_BREADY;
    sc_signal< sc_logic > grp_average_pool_fu_376_ap_start;
    sc_signal< sc_logic > grp_average_pool_fu_376_ap_done;
    sc_signal< sc_logic > grp_average_pool_fu_376_ap_idle;
    sc_signal< sc_logic > grp_average_pool_fu_376_ap_ready;
    sc_signal< sc_lv<12> > grp_average_pool_fu_376_input_V_address0;
    sc_signal< sc_logic > grp_average_pool_fu_376_input_V_ce0;
    sc_signal< sc_lv<4> > grp_average_pool_fu_376_output_V_address1;
    sc_signal< sc_logic > grp_average_pool_fu_376_output_V_ce1;
    sc_signal< sc_lv<128> > grp_average_pool_fu_376_output_V_we1;
    sc_signal< sc_lv<1024> > grp_average_pool_fu_376_output_V_d1;
    sc_signal< sc_lv<12> > l_0_reg_282;
    sc_signal< sc_lv<11> > i1_0_reg_294;
    sc_signal< sc_lv<1> > icmp_ln395_fu_759_p2;
    sc_signal< sc_logic > grp_conv_layer_fu_305_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > grp_add_fu_344_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > grp_fc_fu_366_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > grp_average_pool_fu_376_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<64> > zext_ln388_fu_554_p1;
    sc_signal< sc_lv<64> > zext_ln398_fu_771_p1;
    sc_signal< sc_lv<288> > zext_ln180_fu_739_p1;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<8> > trunc_ln647_1_fu_607_p1;
    sc_signal< sc_lv<9> > zext_ln78_30_fu_667_p1;
    sc_signal< sc_lv<9> > zext_ln78_29_fu_663_p1;
    sc_signal< sc_lv<9> > zext_ln78_28_fu_659_p1;
    sc_signal< sc_lv<9> > zext_ln78_27_fu_655_p1;
    sc_signal< sc_lv<9> > zext_ln78_26_fu_651_p1;
    sc_signal< sc_lv<9> > zext_ln78_25_fu_647_p1;
    sc_signal< sc_lv<9> > zext_ln78_24_fu_643_p1;
    sc_signal< sc_lv<9> > zext_ln78_23_fu_639_p1;
    sc_signal< sc_lv<9> > zext_ln78_22_fu_635_p1;
    sc_signal< sc_lv<9> > zext_ln78_21_fu_631_p1;
    sc_signal< sc_lv<9> > zext_ln78_20_fu_627_p1;
    sc_signal< sc_lv<9> > zext_ln78_19_fu_623_p1;
    sc_signal< sc_lv<9> > zext_ln78_18_fu_619_p1;
    sc_signal< sc_lv<9> > zext_ln78_17_fu_615_p1;
    sc_signal< sc_lv<9> > zext_ln78_16_fu_611_p1;
    sc_signal< sc_lv<9> > zext_ln78_15_fu_604_p1;
    sc_signal< sc_lv<9> > zext_ln78_14_fu_601_p1;
    sc_signal< sc_lv<9> > zext_ln78_13_fu_598_p1;
    sc_signal< sc_lv<9> > zext_ln78_12_fu_595_p1;
    sc_signal< sc_lv<9> > zext_ln78_11_fu_592_p1;
    sc_signal< sc_lv<9> > zext_ln78_10_fu_589_p1;
    sc_signal< sc_lv<9> > zext_ln78_9_fu_586_p1;
    sc_signal< sc_lv<9> > zext_ln78_8_fu_583_p1;
    sc_signal< sc_lv<9> > zext_ln78_7_fu_580_p1;
    sc_signal< sc_lv<9> > zext_ln78_6_fu_577_p1;
    sc_signal< sc_lv<9> > zext_ln78_5_fu_574_p1;
    sc_signal< sc_lv<9> > zext_ln78_4_fu_571_p1;
    sc_signal< sc_lv<9> > zext_ln78_3_fu_568_p1;
    sc_signal< sc_lv<9> > zext_ln78_2_fu_565_p1;
    sc_signal< sc_lv<9> > zext_ln78_1_fu_562_p1;
    sc_signal< sc_lv<9> > zext_ln78_fu_559_p1;
    sc_signal< sc_lv<287> > tmp_fu_671_p33;
    sc_signal< sc_lv<4> > trunc_ln_fu_744_p4;
    sc_signal< sc_lv<4> > trunc_ln296_2_fu_776_p4;
    sc_signal< bool > ap_block_state30;
    sc_signal< sc_lv<30> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<30> ap_ST_fsm_state1;
    static const sc_lv<30> ap_ST_fsm_state2;
    static const sc_lv<30> ap_ST_fsm_state3;
    static const sc_lv<30> ap_ST_fsm_state4;
    static const sc_lv<30> ap_ST_fsm_state5;
    static const sc_lv<30> ap_ST_fsm_state6;
    static const sc_lv<30> ap_ST_fsm_state7;
    static const sc_lv<30> ap_ST_fsm_state8;
    static const sc_lv<30> ap_ST_fsm_state9;
    static const sc_lv<30> ap_ST_fsm_state10;
    static const sc_lv<30> ap_ST_fsm_state11;
    static const sc_lv<30> ap_ST_fsm_state12;
    static const sc_lv<30> ap_ST_fsm_state13;
    static const sc_lv<30> ap_ST_fsm_state14;
    static const sc_lv<30> ap_ST_fsm_state15;
    static const sc_lv<30> ap_ST_fsm_state16;
    static const sc_lv<30> ap_ST_fsm_state17;
    static const sc_lv<30> ap_ST_fsm_state18;
    static const sc_lv<30> ap_ST_fsm_state19;
    static const sc_lv<30> ap_ST_fsm_state20;
    static const sc_lv<30> ap_ST_fsm_state21;
    static const sc_lv<30> ap_ST_fsm_state22;
    static const sc_lv<30> ap_ST_fsm_state23;
    static const sc_lv<30> ap_ST_fsm_state24;
    static const sc_lv<30> ap_ST_fsm_state25;
    static const sc_lv<30> ap_ST_fsm_state26;
    static const sc_lv<30> ap_ST_fsm_state27;
    static const sc_lv<30> ap_ST_fsm_state28;
    static const sc_lv<30> ap_ST_fsm_state29;
    static const sc_lv<30> ap_ST_fsm_state30;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DDR_V_TARGET_ADDR;
    static const int C_M_AXI_DDR_V_USER_VALUE;
    static const int C_M_AXI_DDR_V_PROT_VALUE;
    static const int C_M_AXI_DDR_V_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<7> ap_const_lv7_8;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<8> ap_const_lv8_40;
    static const sc_lv<8> ap_const_lv8_10;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<24> ap_const_lv24_101000;
    static const sc_lv<24> ap_const_lv24_342000;
    static const sc_lv<24> ap_const_lv24_446000;
    static const sc_lv<24> ap_const_lv24_547000;
    static const sc_lv<24> ap_const_lv24_788000;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_3F562C3D;
    static const sc_lv<32> ap_const_lv32_3F11EB2A;
    static const sc_lv<32> ap_const_lv32_3F9AF6D7;
    static const sc_lv<32> ap_const_lv32_3F472A84;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<12> ap_const_lv12_C3F;
    static const sc_lv<1536> ap_const_lv1536_lc_1;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_47;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_57;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_67;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_77;
    static const sc_lv<32> ap_const_lv32_78;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<12> ap_const_lv12_C40;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<32> ap_const_lv32_117;
    static const sc_lv<32> ap_const_lv32_11A;
    static const sc_lv<11> ap_const_lv11_620;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_3F8;
    static const sc_lv<32> ap_const_lv32_3FB;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<128> ap_const_lv128_lc_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state2();
    void thread_ap_block_state30();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_buf0_V_address0();
    void thread_buf0_V_address1();
    void thread_buf0_V_ce0();
    void thread_buf0_V_ce1();
    void thread_buf0_V_d1();
    void thread_buf0_V_we1();
    void thread_buf1_V_address0();
    void thread_buf1_V_ce0();
    void thread_buf1_V_ce1();
    void thread_buf1_V_we1();
    void thread_buf2_V_address0();
    void thread_buf2_V_address1();
    void thread_buf2_V_ce0();
    void thread_buf2_V_ce1();
    void thread_buf2_V_d1();
    void thread_buf2_V_we1();
    void thread_ddr_V_ARADDR();
    void thread_ddr_V_ARBURST();
    void thread_ddr_V_ARCACHE();
    void thread_ddr_V_ARID();
    void thread_ddr_V_ARLEN();
    void thread_ddr_V_ARLOCK();
    void thread_ddr_V_ARPROT();
    void thread_ddr_V_ARQOS();
    void thread_ddr_V_ARREGION();
    void thread_ddr_V_ARSIZE();
    void thread_ddr_V_ARUSER();
    void thread_ddr_V_ARVALID();
    void thread_ddr_V_RREADY();
    void thread_fc_in_V_address0();
    void thread_fc_in_V_ce0();
    void thread_fc_in_V_ce1();
    void thread_fc_in_V_we1();
    void thread_grp_add_fu_344_SCALE1();
    void thread_grp_add_fu_344_SCALE2();
    void thread_grp_add_fu_344_ap_start();
    void thread_grp_add_fu_344_input1_V_q0();
    void thread_grp_average_pool_fu_376_ap_start();
    void thread_grp_conv_layer_fu_305_K();
    void thread_grp_conv_layer_fu_305_OFFSET();
    void thread_grp_conv_layer_fu_305_P();
    void thread_grp_conv_layer_fu_305_TI();
    void thread_grp_conv_layer_fu_305_TO_r();
    void thread_grp_conv_layer_fu_305_ap_start();
    void thread_grp_conv_layer_fu_305_input_V_q0();
    void thread_grp_fc_fu_366_ap_start();
    void thread_grp_fu_388_p4();
    void thread_grp_fu_398_p4();
    void thread_grp_fu_408_p4();
    void thread_grp_fu_418_p4();
    void thread_grp_fu_428_p4();
    void thread_grp_fu_438_p4();
    void thread_grp_fu_448_p4();
    void thread_grp_fu_458_p4();
    void thread_grp_fu_468_p4();
    void thread_grp_fu_478_p4();
    void thread_grp_fu_488_p4();
    void thread_grp_fu_498_p4();
    void thread_grp_fu_508_p4();
    void thread_grp_fu_518_p4();
    void thread_grp_fu_528_p4();
    void thread_i_fu_765_p2();
    void thread_icmp_ln380_fu_538_p2();
    void thread_icmp_ln395_fu_759_p2();
    void thread_l_fu_544_p2();
    void thread_outbuf_V_address1();
    void thread_outbuf_V_ce0();
    void thread_outbuf_V_ce1();
    void thread_outbuf_V_d1();
    void thread_outbuf_V_we1();
    void thread_startt_V_1_ack_in();
    void thread_startt_V_1_ack_out();
    void thread_startt_V_1_data_out();
    void thread_startt_V_1_load_A();
    void thread_startt_V_1_load_B();
    void thread_startt_V_1_sel();
    void thread_startt_V_1_state_cmp_full();
    void thread_startt_V_1_vld_in();
    void thread_startt_V_1_vld_out();
    void thread_startt_V_TDATA();
    void thread_startt_V_TDATA_blk_n();
    void thread_startt_V_TVALID();
    void thread_stopt_V_1_ack_in();
    void thread_stopt_V_1_ack_out();
    void thread_stopt_V_1_data_out();
    void thread_stopt_V_1_load_A();
    void thread_stopt_V_1_load_B();
    void thread_stopt_V_1_sel();
    void thread_stopt_V_1_state_cmp_full();
    void thread_stopt_V_1_vld_in();
    void thread_stopt_V_1_vld_out();
    void thread_stopt_V_TDATA();
    void thread_stopt_V_TDATA_blk_n();
    void thread_stopt_V_TVALID();
    void thread_sw0in_V_0_ack_in();
    void thread_sw0in_V_0_ack_out();
    void thread_sw0in_V_0_data_out();
    void thread_sw0in_V_0_load_A();
    void thread_sw0in_V_0_load_B();
    void thread_sw0in_V_0_sel();
    void thread_sw0in_V_0_state_cmp_full();
    void thread_sw0in_V_0_vld_in();
    void thread_sw0in_V_0_vld_out();
    void thread_sw0in_V_TDATA_blk_n();
    void thread_sw0in_V_TREADY();
    void thread_tmp_fu_671_p33();
    void thread_trunc_ln296_2_fu_776_p4();
    void thread_trunc_ln647_1_fu_607_p1();
    void thread_trunc_ln647_fu_550_p1();
    void thread_trunc_ln_fu_744_p4();
    void thread_zext_ln180_fu_739_p1();
    void thread_zext_ln321_1_fu_786_p1();
    void thread_zext_ln321_fu_754_p1();
    void thread_zext_ln388_fu_554_p1();
    void thread_zext_ln398_fu_771_p1();
    void thread_zext_ln78_10_fu_589_p1();
    void thread_zext_ln78_11_fu_592_p1();
    void thread_zext_ln78_12_fu_595_p1();
    void thread_zext_ln78_13_fu_598_p1();
    void thread_zext_ln78_14_fu_601_p1();
    void thread_zext_ln78_15_fu_604_p1();
    void thread_zext_ln78_16_fu_611_p1();
    void thread_zext_ln78_17_fu_615_p1();
    void thread_zext_ln78_18_fu_619_p1();
    void thread_zext_ln78_19_fu_623_p1();
    void thread_zext_ln78_1_fu_562_p1();
    void thread_zext_ln78_20_fu_627_p1();
    void thread_zext_ln78_21_fu_631_p1();
    void thread_zext_ln78_22_fu_635_p1();
    void thread_zext_ln78_23_fu_639_p1();
    void thread_zext_ln78_24_fu_643_p1();
    void thread_zext_ln78_25_fu_647_p1();
    void thread_zext_ln78_26_fu_651_p1();
    void thread_zext_ln78_27_fu_655_p1();
    void thread_zext_ln78_28_fu_659_p1();
    void thread_zext_ln78_29_fu_663_p1();
    void thread_zext_ln78_2_fu_565_p1();
    void thread_zext_ln78_30_fu_667_p1();
    void thread_zext_ln78_3_fu_568_p1();
    void thread_zext_ln78_4_fu_571_p1();
    void thread_zext_ln78_5_fu_574_p1();
    void thread_zext_ln78_6_fu_577_p1();
    void thread_zext_ln78_7_fu_580_p1();
    void thread_zext_ln78_8_fu_583_p1();
    void thread_zext_ln78_9_fu_586_p1();
    void thread_zext_ln78_fu_559_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
