<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ALU74181.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLAmodule.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CLAmodule.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CLAmodule.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Circuit74181.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Circuit74181.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Circuit74181.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Circuit74181.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Circuit74181.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Circuit74181.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Circuit74181.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Circuit74181.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Circuit74181_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Circuit74181_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Circuit_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Circuit_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Circuit_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Circuit_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dmodule.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Dmodule.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Dmodule.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Emodule.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Emodule.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Emodule.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Summodule.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Summodule.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Summodule.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel74181.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TopLevel74181.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TopLevel74181.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1615212470" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1615212470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615283915" xil_pn:in_ck="7756670849007002460" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1615283915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CLAmodule.v"/>
      <outfile xil_pn:name="Circuit74181.v"/>
      <outfile xil_pn:name="Circuit_test.v"/>
      <outfile xil_pn:name="Dmodule.v"/>
      <outfile xil_pn:name="Emodule.v"/>
      <outfile xil_pn:name="Summodule.v"/>
      <outfile xil_pn:name="TopLevel74181.v"/>
    </transform>
    <transform xil_pn:end_ts="1615212474" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-759638995622752983" xil_pn:start_ts="1615212474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615212474" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8654674049713608107" xil_pn:start_ts="1615212474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615212474" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4902068447693273610" xil_pn:start_ts="1615212474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615283915" xil_pn:in_ck="7756670849007002460" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1615283915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CLAmodule.v"/>
      <outfile xil_pn:name="Circuit74181.v"/>
      <outfile xil_pn:name="Circuit_test.v"/>
      <outfile xil_pn:name="Dmodule.v"/>
      <outfile xil_pn:name="Emodule.v"/>
      <outfile xil_pn:name="Summodule.v"/>
      <outfile xil_pn:name="TopLevel74181.v"/>
    </transform>
    <transform xil_pn:end_ts="1615283918" xil_pn:in_ck="7756670849007002460" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4648892017404785715" xil_pn:start_ts="1615283915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Circuit_test_beh.prj"/>
      <outfile xil_pn:name="Circuit_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1615283918" xil_pn:in_ck="4927156520346806561" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4972870886701690102" xil_pn:start_ts="1615283918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Circuit_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1615283968" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1615283968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615283968" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1836211802840246513" xil_pn:start_ts="1615283968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615283968" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4902068447693273610" xil_pn:start_ts="1615283968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615283968" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1615283968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615283968" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7109925900058460335" xil_pn:start_ts="1615283968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615283968" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1615283968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615283968" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6771321916584752108" xil_pn:start_ts="1615283968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615283980" xil_pn:in_ck="5110398303734746406" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="556898258605524349" xil_pn:start_ts="1615283968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Circuit74181.lso"/>
      <outfile xil_pn:name="Circuit74181.ngc"/>
      <outfile xil_pn:name="Circuit74181.ngr"/>
      <outfile xil_pn:name="Circuit74181.prj"/>
      <outfile xil_pn:name="Circuit74181.stx"/>
      <outfile xil_pn:name="Circuit74181.syr"/>
      <outfile xil_pn:name="Circuit74181.xst"/>
      <outfile xil_pn:name="Circuit74181_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
