{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.453216",
   "Default View_TopLeft":"-108,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2780 -y 1410 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2780 -y 1430 -defaultsOSRD
preplace inst dds_compiler_0 -pg 1 -lvl 5 -x 1750 -y 1070 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 2150 -y 1450 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1340 -y 1280 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 900 -y 980 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 200 -y 1330 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -x 1750 -y 1270 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 1750 -y 1490 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 3 -x 900 -y 1350 -defaultsOSRD
preplace inst triangularWave_0 -pg 1 -lvl 4 -x 1340 -y 1070 -defaultsOSRD
preplace inst signalGainOffset_0 -pg 1 -lvl 6 -x 2150 -y 1090 -defaultsOSRD
preplace inst signalProbes_0 -pg 1 -lvl 4 -x 1340 -y 850 -defaultsOSRD
preplace inst dualSampling_0 -pg 1 -lvl 2 -x 560 -y 1340 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 6 -x 2150 -y 1250 -defaultsOSRD
preplace inst leadLag_0 -pg 1 -lvl 7 -x 2580 -y 1120 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1340 -y 650 -defaultsOSRD
preplace inst timingDefination -pg 1 -lvl 5 -x 1750 -y 720 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 4 -x 1340 -y 1600 -defaultsOSRD
preplace inst DODefination -pg 1 -lvl 5 -x 1750 -y 460 -defaultsOSRD
preplace inst AODefination -pg 1 -lvl 5 -x 1750 -y 1610 -defaultsOSRD
preplace inst timingSequence_0 -pg 1 -lvl 4 -x 1340 -y 290 -defaultsOSRD
preplace netloc axi_dma_0_mm2s_introut 1 4 1 1550 1320n
preplace netloc axi_dma_0_s2mm_introut 1 4 1 1530 1340n
preplace netloc clk_wiz_0_clk_out1 1 6 1 2390 1120n
preplace netloc leadLag_0_data_monitor 1 3 5 1140 730 1530J 860 NJ 860 NJ 860 2760
preplace netloc leadLag_0_m_axis_tdata 1 1 7 400 1220 740J 1240 1140J 1160 1540J 1000 1910J 1320 2380J 1000 2750
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 20 1230 380 1230 730 1260 1110 1680 1580 1680 1920 1330 2400
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 20 1700 NJ 1700 NJ 1700 NJ 1700 NJ 1700 NJ 1700 2370
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 6 390 1250 710 1270 1080 1400 1600 1420 1930 1340 2410
preplace netloc signalGainOffset_0_data_monitor 1 3 4 1150 970 NJ 970 NJ 970 2370
preplace netloc triangularWave_0_data_out 1 1 4 410 1240 720J 1250 1130 1150 1530
preplace netloc xlconcat_0_dout 1 5 1 N 1490
preplace netloc timingSequence_0_ram_addr 1 4 1 1580 170n
preplace netloc timingSequence_0_ram_clk 1 4 1 1590 150n
preplace netloc timingDefination_doutb 1 3 2 1140 570 1550
preplace netloc timingSequence_0_ram_en 1 4 1 1570 210n
preplace netloc timingSequence_0_ram_reset 1 4 1 1540 230n
preplace netloc timingSequence_0_ram_we 1 4 1 1560 190n
preplace netloc DODefination_doutb 1 3 2 1150 10 1600J
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 1530 380n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 4 1 N 640
preplace netloc axi_bram_ctrl_1_BRAM_PORTA1 1 4 1 NJ 1600
preplace netloc axi_dma_0_M_AXIS_MM2S 1 4 1 1550 1060n
preplace netloc axi_dma_0_M_AXI_MM2S 1 4 1 1570 1180n
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 1590 1200n
preplace netloc axi_mem_intercon_M00_AXI 1 5 1 1900 1270n
preplace netloc axis_data_fifo_0_M_AXIS 1 3 1 1150 1250n
preplace netloc dds_compiler_0_M_AXIS_DATA 1 5 1 1900 1060n
preplace netloc dualSampling_0_m_axis 1 2 1 N 1330
preplace netloc processing_system7_0_DDR 1 6 2 NJ 1410 NJ
preplace netloc processing_system7_0_FIXED_IO 1 6 2 NJ 1430 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 5 750 1690 NJ 1690 NJ 1690 NJ 1690 2380
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 1060 910n
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 1100 790n
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 4 1120J 980 NJ 980 NJ 980 2400
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 1 1100 970n
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 3 NJ 990 NJ 990 1930
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 1 1070 1010n
preplace netloc ps7_0_axi_periph_M06_AXI 1 3 1 1090 630n
preplace netloc signalGainOffset_0_m_axis 1 6 1 N 1080
preplace netloc ps7_0_axi_periph_M07_AXI 1 3 1 1050 70n
levelinfo -pg 1 0 200 560 900 1340 1750 2150 2580 2780
pagesize -pg 1 -db -bbox -sgen 0 0 2900 1710
"
}
{
   "da_axi4_cnt":"25",
   "da_bram_cntlr_cnt":"3",
   "da_clkrst_cnt":"16",
   "da_ps7_cnt":"1"
}
