
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={10,rS,rT,imm}                         Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S20= ICache.Out=>ICacheReg.In                               Premise(F10)
	S21= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S22= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S21)
	S23= ICache.Out=>IR_ID.In                                   Premise(F12)
	S24= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S25= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S27= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S28= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S29= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S28)
	S30= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S32= CtrlASIDIn=0                                           Premise(F20)
	S33= CtrlCP0=0                                              Premise(F21)
	S34= CP0[ASID]=pid                                          CP0-Hold(S0,S33)
	S35= CtrlEPCIn=0                                            Premise(F22)
	S36= CtrlExCodeIn=0                                         Premise(F23)
	S37= CtrlIMMU=0                                             Premise(F24)
	S38= CtrlPC=0                                               Premise(F25)
	S39= CtrlPCInc=0                                            Premise(F26)
	S40= PC[Out]=addr                                           PC-Hold(S1,S38,S39)
	S41= CtrlIAddrReg=1                                         Premise(F27)
	S42= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S13,S41)
	S43= CtrlICache=0                                           Premise(F28)
	S44= CtrlIR_IMMU=1                                          Premise(F29)
	S45= CtrlICacheReg=1                                        Premise(F30)
	S46= CtrlIR_ID=0                                            Premise(F31)
	S47= CtrlIMem=0                                             Premise(F32)
	S48= IMem[{pid,addr}]={10,rS,rT,imm}                        IMem-Hold(S2,S47)
	S49= CtrlIRMux=0                                            Premise(F33)
	S50= CtrlGPR=0                                              Premise(F34)
	S51= GPR[rS]=a                                              GPR-Hold(S3,S50)
	S52= CtrlA_EX=0                                             Premise(F35)
	S53= CtrlB_EX=0                                             Premise(F36)
	S54= CtrlIR_EX=0                                            Premise(F37)
	S55= CtrlALUOut_MEM=0                                       Premise(F38)
	S56= CtrlIR_MEM=0                                           Premise(F39)
	S57= CtrlIR_DMMU1=0                                         Premise(F40)
	S58= CtrlIR_WB=0                                            Premise(F41)
	S59= CtrlA_MEM=0                                            Premise(F42)
	S60= CtrlA_WB=0                                             Premise(F43)
	S61= CtrlB_MEM=0                                            Premise(F44)
	S62= CtrlB_WB=0                                             Premise(F45)
	S63= CtrlALUOut_DMMU1=0                                     Premise(F46)
	S64= CtrlALUOut_WB=0                                        Premise(F47)
	S65= CtrlIR_DMMU2=0                                         Premise(F48)
	S66= CtrlALUOut_DMMU2=0                                     Premise(F49)

IF(IMMU)	S67= CP0.ASID=pid                                           CP0-Read-ASID(S34)
	S68= PC.Out=addr                                            PC-Out(S40)
	S69= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S42)
	S70= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S42)
	S71= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S42)
	S72= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F50)
	S73= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F51)
	S74= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F52)
	S75= IAddrReg.Out=>IMem.RAddr                               Premise(F53)
	S76= IMem.RAddr={pid,addr}                                  Path(S69,S75)
	S77= IMem.Out={10,rS,rT,imm}                                IMem-Read(S76,S48)
	S78= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S76,S48)
	S79= IMem.Out=>IRMux.MemData                                Premise(F54)
	S80= IRMux.MemData={10,rS,rT,imm}                           Path(S77,S79)
	S81= IRMux.Out={10,rS,rT,imm}                               IRMux-Select2(S80)
	S82= ICacheReg.Out=>IRMux.CacheData                         Premise(F55)
	S83= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F56)
	S84= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F57)
	S85= IRMux.Out=>IR_ID.In                                    Premise(F58)
	S86= IR_ID.In={10,rS,rT,imm}                                Path(S81,S85)
	S87= IMem.MEM8WordOut=>ICache.WData                         Premise(F59)
	S88= ICache.WData=IMemGet8Word({pid,addr})                  Path(S78,S87)
	S89= PC.Out=>ICache.IEA                                     Premise(F60)
	S90= ICache.IEA=addr                                        Path(S68,S89)
	S91= ICache.Hit=ICacheHit(addr)                             ICache-Search(S90)
	S92= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F61)
	S93= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F62)
	S94= CtrlASIDIn=0                                           Premise(F63)
	S95= CtrlCP0=0                                              Premise(F64)
	S96= CP0[ASID]=pid                                          CP0-Hold(S34,S95)
	S97= CtrlEPCIn=0                                            Premise(F65)
	S98= CtrlExCodeIn=0                                         Premise(F66)
	S99= CtrlIMMU=0                                             Premise(F67)
	S100= CtrlPC=0                                              Premise(F68)
	S101= CtrlPCInc=1                                           Premise(F69)
	S102= PC[Out]=addr+4                                        PC-Inc(S40,S100,S101)
	S103= PC[CIA]=addr                                          PC-Inc(S40,S100,S101)
	S104= CtrlIAddrReg=0                                        Premise(F70)
	S105= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S42,S104)
	S106= CtrlICache=1                                          Premise(F71)
	S107= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S90,S88,S106)
	S108= CtrlIR_IMMU=0                                         Premise(F72)
	S109= CtrlICacheReg=0                                       Premise(F73)
	S110= CtrlIR_ID=1                                           Premise(F74)
	S111= [IR_ID]={10,rS,rT,imm}                                IR_ID-Write(S86,S110)
	S112= CtrlIMem=0                                            Premise(F75)
	S113= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S48,S112)
	S114= CtrlIRMux=0                                           Premise(F76)
	S115= CtrlGPR=0                                             Premise(F77)
	S116= GPR[rS]=a                                             GPR-Hold(S51,S115)
	S117= CtrlA_EX=0                                            Premise(F78)
	S118= CtrlB_EX=0                                            Premise(F79)
	S119= CtrlIR_EX=0                                           Premise(F80)
	S120= CtrlALUOut_MEM=0                                      Premise(F81)
	S121= CtrlIR_MEM=0                                          Premise(F82)
	S122= CtrlIR_DMMU1=0                                        Premise(F83)
	S123= CtrlIR_WB=0                                           Premise(F84)
	S124= CtrlA_MEM=0                                           Premise(F85)
	S125= CtrlA_WB=0                                            Premise(F86)
	S126= CtrlB_MEM=0                                           Premise(F87)
	S127= CtrlB_WB=0                                            Premise(F88)
	S128= CtrlALUOut_DMMU1=0                                    Premise(F89)
	S129= CtrlALUOut_WB=0                                       Premise(F90)
	S130= CtrlIR_DMMU2=0                                        Premise(F91)
	S131= CtrlALUOut_DMMU2=0                                    Premise(F92)

ID	S132= CP0.ASID=pid                                          CP0-Read-ASID(S96)
	S133= PC.Out=addr+4                                         PC-Out(S102)
	S134= PC.CIA=addr                                           PC-Out(S103)
	S135= PC.CIA31_28=addr[31:28]                               PC-Out(S103)
	S136= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S105)
	S137= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S105)
	S138= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S105)
	S139= IR_ID.Out={10,rS,rT,imm}                              IR-Out(S111)
	S140= IR_ID.Out31_26=10                                     IR-Out(S111)
	S141= IR_ID.Out25_21=rS                                     IR-Out(S111)
	S142= IR_ID.Out20_16=rT                                     IR-Out(S111)
	S143= IR_ID.Out15_0=imm                                     IR-Out(S111)
	S144= IR_ID.Out=>FU.IR_ID                                   Premise(F93)
	S145= FU.IR_ID={10,rS,rT,imm}                               Path(S139,S144)
	S146= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F94)
	S147= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F95)
	S148= IR_ID.Out31_26=>CU_ID.Op                              Premise(F96)
	S149= CU_ID.Op=10                                           Path(S140,S148)
	S150= CU_ID.Func=cmpu_cmpu                                  CU_ID(S149)
	S151= IR_ID.Out25_21=>GPR.RReg1                             Premise(F97)
	S152= GPR.RReg1=rS                                          Path(S141,S151)
	S153= GPR.Rdata1=a                                          GPR-Read(S152,S116)
	S154= IR_ID.Out15_0=>IMMEXT.In                              Premise(F98)
	S155= IMMEXT.In=imm                                         Path(S143,S154)
	S156= IMMEXT.Out={16{imm[15]},imm}                          IMMEXT(S155)
	S157= GPR.Rdata1=>FU.InID1                                  Premise(F99)
	S158= FU.InID1=a                                            Path(S153,S157)
	S159= FU.OutID1=FU(a)                                       FU-Forward(S158)
	S160= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F100)
	S161= FU.InID1_RReg=rS                                      Path(S141,S160)
	S162= FU.OutID1=>A_EX.In                                    Premise(F101)
	S163= A_EX.In=FU(a)                                         Path(S159,S162)
	S164= IMMEXT.Out=>B_EX.In                                   Premise(F102)
	S165= B_EX.In={16{imm[15]},imm}                             Path(S156,S164)
	S166= IR_ID.Out=>IR_EX.In                                   Premise(F103)
	S167= IR_EX.In={10,rS,rT,imm}                               Path(S139,S166)
	S168= FU.Halt_ID=>CU_ID.Halt                                Premise(F104)
	S169= FU.Bub_ID=>CU_ID.Bub                                  Premise(F105)
	S170= FU.InID2_RReg=5'b00000                                Premise(F106)
	S171= CtrlASIDIn=0                                          Premise(F107)
	S172= CtrlCP0=0                                             Premise(F108)
	S173= CP0[ASID]=pid                                         CP0-Hold(S96,S172)
	S174= CtrlEPCIn=0                                           Premise(F109)
	S175= CtrlExCodeIn=0                                        Premise(F110)
	S176= CtrlIMMU=0                                            Premise(F111)
	S177= CtrlPC=0                                              Premise(F112)
	S178= CtrlPCInc=0                                           Premise(F113)
	S179= PC[CIA]=addr                                          PC-Hold(S103,S178)
	S180= PC[Out]=addr+4                                        PC-Hold(S102,S177,S178)
	S181= CtrlIAddrReg=0                                        Premise(F114)
	S182= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S105,S181)
	S183= CtrlICache=0                                          Premise(F115)
	S184= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S107,S183)
	S185= CtrlIR_IMMU=0                                         Premise(F116)
	S186= CtrlICacheReg=0                                       Premise(F117)
	S187= CtrlIR_ID=0                                           Premise(F118)
	S188= [IR_ID]={10,rS,rT,imm}                                IR_ID-Hold(S111,S187)
	S189= CtrlIMem=0                                            Premise(F119)
	S190= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S113,S189)
	S191= CtrlIRMux=0                                           Premise(F120)
	S192= CtrlGPR=0                                             Premise(F121)
	S193= GPR[rS]=a                                             GPR-Hold(S116,S192)
	S194= CtrlA_EX=1                                            Premise(F122)
	S195= [A_EX]=FU(a)                                          A_EX-Write(S163,S194)
	S196= CtrlB_EX=1                                            Premise(F123)
	S197= [B_EX]={16{imm[15]},imm}                              B_EX-Write(S165,S196)
	S198= CtrlIR_EX=1                                           Premise(F124)
	S199= [IR_EX]={10,rS,rT,imm}                                IR_EX-Write(S167,S198)
	S200= CtrlALUOut_MEM=0                                      Premise(F125)
	S201= CtrlIR_MEM=0                                          Premise(F126)
	S202= CtrlIR_DMMU1=0                                        Premise(F127)
	S203= CtrlIR_WB=0                                           Premise(F128)
	S204= CtrlA_MEM=0                                           Premise(F129)
	S205= CtrlA_WB=0                                            Premise(F130)
	S206= CtrlB_MEM=0                                           Premise(F131)
	S207= CtrlB_WB=0                                            Premise(F132)
	S208= CtrlALUOut_DMMU1=0                                    Premise(F133)
	S209= CtrlALUOut_WB=0                                       Premise(F134)
	S210= CtrlIR_DMMU2=0                                        Premise(F135)
	S211= CtrlALUOut_DMMU2=0                                    Premise(F136)

EX	S212= CP0.ASID=pid                                          CP0-Read-ASID(S173)
	S213= PC.CIA=addr                                           PC-Out(S179)
	S214= PC.CIA31_28=addr[31:28]                               PC-Out(S179)
	S215= PC.Out=addr+4                                         PC-Out(S180)
	S216= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S182)
	S217= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S182)
	S218= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S182)
	S219= IR_ID.Out={10,rS,rT,imm}                              IR-Out(S188)
	S220= IR_ID.Out31_26=10                                     IR-Out(S188)
	S221= IR_ID.Out25_21=rS                                     IR-Out(S188)
	S222= IR_ID.Out20_16=rT                                     IR-Out(S188)
	S223= IR_ID.Out15_0=imm                                     IR-Out(S188)
	S224= A_EX.Out=FU(a)                                        A_EX-Out(S195)
	S225= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S195)
	S226= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S195)
	S227= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S197)
	S228= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S197)
	S229= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S197)
	S230= IR_EX.Out={10,rS,rT,imm}                              IR_EX-Out(S199)
	S231= IR_EX.Out31_26=10                                     IR_EX-Out(S199)
	S232= IR_EX.Out25_21=rS                                     IR_EX-Out(S199)
	S233= IR_EX.Out20_16=rT                                     IR_EX-Out(S199)
	S234= IR_EX.Out15_0=imm                                     IR_EX-Out(S199)
	S235= IR_EX.Out=>FU.IR_EX                                   Premise(F137)
	S236= FU.IR_EX={10,rS,rT,imm}                               Path(S230,S235)
	S237= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F138)
	S238= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F139)
	S239= IR_EX.Out31_26=>CU_EX.Op                              Premise(F140)
	S240= CU_EX.Op=10                                           Path(S231,S239)
	S241= CU_EX.Func=cmpu_cmpu                                  CU_EX(S240)
	S242= A_EX.Out=>ALU.A                                       Premise(F141)
	S243= ALU.A=FU(a)                                           Path(S224,S242)
	S244= B_EX.Out=>ALU.B                                       Premise(F142)
	S245= ALU.B={16{imm[15]},imm}                               Path(S227,S244)
	S246= ALU.Func=6'b010111                                    Premise(F143)
	S247= ALU.Out={31{0},(FU(a)<{16{imm[15]},imm})}             ALU(S243,S245)
	S248= ALU.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]   ALU(S243,S245)
	S249= ALU.CMP=Compare0({31{0},(FU(a)<{16{imm[15]},imm})})   ALU(S243,S245)
	S250= ALU.OV=OverFlow({31{0},(FU(a)<{16{imm[15]},imm})})    ALU(S243,S245)
	S251= ALU.CA=Carry({31{0},(FU(a)<{16{imm[15]},imm})})       ALU(S243,S245)
	S252= ALU.Out=>ALUOut_MEM.In                                Premise(F144)
	S253= ALUOut_MEM.In={31{0},(FU(a)<{16{imm[15]},imm})}       Path(S247,S252)
	S254= ALU.Out=>FU.InEX                                      Premise(F145)
	S255= FU.InEX={31{0},(FU(a)<{16{imm[15]},imm})}             Path(S247,S254)
	S256= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F146)
	S257= FU.InEX_WReg=rT                                       Path(S233,S256)
	S258= IR_EX.Out=>IR_MEM.In                                  Premise(F147)
	S259= IR_MEM.In={10,rS,rT,imm}                              Path(S230,S258)
	S260= CtrlASIDIn=0                                          Premise(F148)
	S261= CtrlCP0=0                                             Premise(F149)
	S262= CP0[ASID]=pid                                         CP0-Hold(S173,S261)
	S263= CtrlEPCIn=0                                           Premise(F150)
	S264= CtrlExCodeIn=0                                        Premise(F151)
	S265= CtrlIMMU=0                                            Premise(F152)
	S266= CtrlPC=0                                              Premise(F153)
	S267= CtrlPCInc=0                                           Premise(F154)
	S268= PC[CIA]=addr                                          PC-Hold(S179,S267)
	S269= PC[Out]=addr+4                                        PC-Hold(S180,S266,S267)
	S270= CtrlIAddrReg=0                                        Premise(F155)
	S271= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S182,S270)
	S272= CtrlICache=0                                          Premise(F156)
	S273= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S184,S272)
	S274= CtrlIR_IMMU=0                                         Premise(F157)
	S275= CtrlICacheReg=0                                       Premise(F158)
	S276= CtrlIR_ID=0                                           Premise(F159)
	S277= [IR_ID]={10,rS,rT,imm}                                IR_ID-Hold(S188,S276)
	S278= CtrlIMem=0                                            Premise(F160)
	S279= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S190,S278)
	S280= CtrlIRMux=0                                           Premise(F161)
	S281= CtrlGPR=0                                             Premise(F162)
	S282= GPR[rS]=a                                             GPR-Hold(S193,S281)
	S283= CtrlA_EX=0                                            Premise(F163)
	S284= [A_EX]=FU(a)                                          A_EX-Hold(S195,S283)
	S285= CtrlB_EX=0                                            Premise(F164)
	S286= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S197,S285)
	S287= CtrlIR_EX=0                                           Premise(F165)
	S288= [IR_EX]={10,rS,rT,imm}                                IR_EX-Hold(S199,S287)
	S289= CtrlALUOut_MEM=1                                      Premise(F166)
	S290= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_MEM-Write(S253,S289)
	S291= CtrlIR_MEM=1                                          Premise(F167)
	S292= [IR_MEM]={10,rS,rT,imm}                               IR_MEM-Write(S259,S291)
	S293= CtrlIR_DMMU1=0                                        Premise(F168)
	S294= CtrlIR_WB=0                                           Premise(F169)
	S295= CtrlA_MEM=0                                           Premise(F170)
	S296= CtrlA_WB=0                                            Premise(F171)
	S297= CtrlB_MEM=0                                           Premise(F172)
	S298= CtrlB_WB=0                                            Premise(F173)
	S299= CtrlALUOut_DMMU1=0                                    Premise(F174)
	S300= CtrlALUOut_WB=0                                       Premise(F175)
	S301= CtrlIR_DMMU2=0                                        Premise(F176)
	S302= CtrlALUOut_DMMU2=0                                    Premise(F177)

MEM	S303= CP0.ASID=pid                                          CP0-Read-ASID(S262)
	S304= PC.CIA=addr                                           PC-Out(S268)
	S305= PC.CIA31_28=addr[31:28]                               PC-Out(S268)
	S306= PC.Out=addr+4                                         PC-Out(S269)
	S307= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S271)
	S308= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S271)
	S309= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S271)
	S310= IR_ID.Out={10,rS,rT,imm}                              IR-Out(S277)
	S311= IR_ID.Out31_26=10                                     IR-Out(S277)
	S312= IR_ID.Out25_21=rS                                     IR-Out(S277)
	S313= IR_ID.Out20_16=rT                                     IR-Out(S277)
	S314= IR_ID.Out15_0=imm                                     IR-Out(S277)
	S315= A_EX.Out=FU(a)                                        A_EX-Out(S284)
	S316= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S284)
	S317= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S284)
	S318= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S286)
	S319= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S286)
	S320= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S286)
	S321= IR_EX.Out={10,rS,rT,imm}                              IR_EX-Out(S288)
	S322= IR_EX.Out31_26=10                                     IR_EX-Out(S288)
	S323= IR_EX.Out25_21=rS                                     IR_EX-Out(S288)
	S324= IR_EX.Out20_16=rT                                     IR_EX-Out(S288)
	S325= IR_EX.Out15_0=imm                                     IR_EX-Out(S288)
	S326= ALUOut_MEM.Out={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_MEM-Out(S290)
	S327= ALUOut_MEM.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_MEM-Out(S290)
	S328= ALUOut_MEM.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_MEM-Out(S290)
	S329= IR_MEM.Out={10,rS,rT,imm}                             IR_MEM-Out(S292)
	S330= IR_MEM.Out31_26=10                                    IR_MEM-Out(S292)
	S331= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S292)
	S332= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S292)
	S333= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S292)
	S334= IR_MEM.Out=>FU.IR_MEM                                 Premise(F178)
	S335= FU.IR_MEM={10,rS,rT,imm}                              Path(S329,S334)
	S336= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F179)
	S337= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F180)
	S338= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F181)
	S339= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F182)
	S340= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F183)
	S341= CU_MEM.Op=10                                          Path(S330,S340)
	S342= CU_MEM.Func=cmpu_cmpu                                 CU_MEM(S341)
	S343= IR_MEM.Out=>IR_DMMU1.In                               Premise(F184)
	S344= IR_DMMU1.In={10,rS,rT,imm}                            Path(S329,S343)
	S345= IR_MEM.Out=>IR_WB.In                                  Premise(F185)
	S346= IR_WB.In={10,rS,rT,imm}                               Path(S329,S345)
	S347= A_MEM.Out=>A_WB.In                                    Premise(F186)
	S348= B_MEM.Out=>B_WB.In                                    Premise(F187)
	S349= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F188)
	S350= ALUOut_DMMU1.In={31{0},(FU(a)<{16{imm[15]},imm})}     Path(S326,S349)
	S351= ALUOut_MEM.Out=>FU.InMEM                              Premise(F189)
	S352= FU.InMEM={31{0},(FU(a)<{16{imm[15]},imm})}            Path(S326,S351)
	S353= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F190)
	S354= FU.InMEM_WReg=rT                                      Path(S332,S353)
	S355= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F191)
	S356= ALUOut_WB.In={31{0},(FU(a)<{16{imm[15]},imm})}        Path(S326,S355)
	S357= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F192)
	S358= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F193)
	S359= CtrlASIDIn=0                                          Premise(F194)
	S360= CtrlCP0=0                                             Premise(F195)
	S361= CP0[ASID]=pid                                         CP0-Hold(S262,S360)
	S362= CtrlEPCIn=0                                           Premise(F196)
	S363= CtrlExCodeIn=0                                        Premise(F197)
	S364= CtrlIMMU=0                                            Premise(F198)
	S365= CtrlPC=0                                              Premise(F199)
	S366= CtrlPCInc=0                                           Premise(F200)
	S367= PC[CIA]=addr                                          PC-Hold(S268,S366)
	S368= PC[Out]=addr+4                                        PC-Hold(S269,S365,S366)
	S369= CtrlIAddrReg=0                                        Premise(F201)
	S370= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S271,S369)
	S371= CtrlICache=0                                          Premise(F202)
	S372= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S273,S371)
	S373= CtrlIR_IMMU=0                                         Premise(F203)
	S374= CtrlICacheReg=0                                       Premise(F204)
	S375= CtrlIR_ID=0                                           Premise(F205)
	S376= [IR_ID]={10,rS,rT,imm}                                IR_ID-Hold(S277,S375)
	S377= CtrlIMem=0                                            Premise(F206)
	S378= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S279,S377)
	S379= CtrlIRMux=0                                           Premise(F207)
	S380= CtrlGPR=0                                             Premise(F208)
	S381= GPR[rS]=a                                             GPR-Hold(S282,S380)
	S382= CtrlA_EX=0                                            Premise(F209)
	S383= [A_EX]=FU(a)                                          A_EX-Hold(S284,S382)
	S384= CtrlB_EX=0                                            Premise(F210)
	S385= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S286,S384)
	S386= CtrlIR_EX=0                                           Premise(F211)
	S387= [IR_EX]={10,rS,rT,imm}                                IR_EX-Hold(S288,S386)
	S388= CtrlALUOut_MEM=0                                      Premise(F212)
	S389= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_MEM-Hold(S290,S388)
	S390= CtrlIR_MEM=0                                          Premise(F213)
	S391= [IR_MEM]={10,rS,rT,imm}                               IR_MEM-Hold(S292,S390)
	S392= CtrlIR_DMMU1=1                                        Premise(F214)
	S393= [IR_DMMU1]={10,rS,rT,imm}                             IR_DMMU1-Write(S344,S392)
	S394= CtrlIR_WB=1                                           Premise(F215)
	S395= [IR_WB]={10,rS,rT,imm}                                IR_WB-Write(S346,S394)
	S396= CtrlA_MEM=0                                           Premise(F216)
	S397= CtrlA_WB=1                                            Premise(F217)
	S398= CtrlB_MEM=0                                           Premise(F218)
	S399= CtrlB_WB=1                                            Premise(F219)
	S400= CtrlALUOut_DMMU1=1                                    Premise(F220)
	S401= [ALUOut_DMMU1]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU1-Write(S350,S400)
	S402= CtrlALUOut_WB=1                                       Premise(F221)
	S403= [ALUOut_WB]={31{0},(FU(a)<{16{imm[15]},imm})}         ALUOut_WB-Write(S356,S402)
	S404= CtrlIR_DMMU2=0                                        Premise(F222)
	S405= CtrlALUOut_DMMU2=0                                    Premise(F223)

MEM(DMMU1)	S406= CP0.ASID=pid                                          CP0-Read-ASID(S361)
	S407= PC.CIA=addr                                           PC-Out(S367)
	S408= PC.CIA31_28=addr[31:28]                               PC-Out(S367)
	S409= PC.Out=addr+4                                         PC-Out(S368)
	S410= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S370)
	S411= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S370)
	S412= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S370)
	S413= IR_ID.Out={10,rS,rT,imm}                              IR-Out(S376)
	S414= IR_ID.Out31_26=10                                     IR-Out(S376)
	S415= IR_ID.Out25_21=rS                                     IR-Out(S376)
	S416= IR_ID.Out20_16=rT                                     IR-Out(S376)
	S417= IR_ID.Out15_0=imm                                     IR-Out(S376)
	S418= A_EX.Out=FU(a)                                        A_EX-Out(S383)
	S419= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S383)
	S420= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S383)
	S421= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S385)
	S422= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S385)
	S423= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S385)
	S424= IR_EX.Out={10,rS,rT,imm}                              IR_EX-Out(S387)
	S425= IR_EX.Out31_26=10                                     IR_EX-Out(S387)
	S426= IR_EX.Out25_21=rS                                     IR_EX-Out(S387)
	S427= IR_EX.Out20_16=rT                                     IR_EX-Out(S387)
	S428= IR_EX.Out15_0=imm                                     IR_EX-Out(S387)
	S429= ALUOut_MEM.Out={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_MEM-Out(S389)
	S430= ALUOut_MEM.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_MEM-Out(S389)
	S431= ALUOut_MEM.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_MEM-Out(S389)
	S432= IR_MEM.Out={10,rS,rT,imm}                             IR_MEM-Out(S391)
	S433= IR_MEM.Out31_26=10                                    IR_MEM-Out(S391)
	S434= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S391)
	S435= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S391)
	S436= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S391)
	S437= IR_DMMU1.Out={10,rS,rT,imm}                           IR_DMMU1-Out(S393)
	S438= IR_DMMU1.Out31_26=10                                  IR_DMMU1-Out(S393)
	S439= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S393)
	S440= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S393)
	S441= IR_DMMU1.Out15_0=imm                                  IR_DMMU1-Out(S393)
	S442= IR_WB.Out={10,rS,rT,imm}                              IR-Out(S395)
	S443= IR_WB.Out31_26=10                                     IR-Out(S395)
	S444= IR_WB.Out25_21=rS                                     IR-Out(S395)
	S445= IR_WB.Out20_16=rT                                     IR-Out(S395)
	S446= IR_WB.Out15_0=imm                                     IR-Out(S395)
	S447= ALUOut_DMMU1.Out={31{0},(FU(a)<{16{imm[15]},imm})}    ALUOut_DMMU1-Out(S401)
	S448= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_DMMU1-Out(S401)
	S449= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_DMMU1-Out(S401)
	S450= ALUOut_WB.Out={31{0},(FU(a)<{16{imm[15]},imm})}       ALUOut_WB-Out(S403)
	S451= ALUOut_WB.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_WB-Out(S403)
	S452= ALUOut_WB.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_WB-Out(S403)
	S453= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F224)
	S454= FU.IR_DMMU1={10,rS,rT,imm}                            Path(S437,S453)
	S455= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F225)
	S456= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F226)
	S457= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F227)
	S458= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F228)
	S459= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F229)
	S460= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F230)
	S461= CU_DMMU1.Op=10                                        Path(S438,S460)
	S462= CU_DMMU1.Func=cmpu_cmpu                               CU_DMMU1(S461)
	S463= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F231)
	S464= IR_DMMU2.In={10,rS,rT,imm}                            Path(S437,S463)
	S465= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F232)
	S466= ALUOut_DMMU2.In={31{0},(FU(a)<{16{imm[15]},imm})}     Path(S447,S465)
	S467= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F233)
	S468= FU.InDMMU1={31{0},(FU(a)<{16{imm[15]},imm})}          Path(S447,S467)
	S469= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F234)
	S470= FU.InDMMU1_WReg=rT                                    Path(S440,S469)
	S471= CtrlASIDIn=0                                          Premise(F235)
	S472= CtrlCP0=0                                             Premise(F236)
	S473= CP0[ASID]=pid                                         CP0-Hold(S361,S472)
	S474= CtrlEPCIn=0                                           Premise(F237)
	S475= CtrlExCodeIn=0                                        Premise(F238)
	S476= CtrlIMMU=0                                            Premise(F239)
	S477= CtrlPC=0                                              Premise(F240)
	S478= CtrlPCInc=0                                           Premise(F241)
	S479= PC[CIA]=addr                                          PC-Hold(S367,S478)
	S480= PC[Out]=addr+4                                        PC-Hold(S368,S477,S478)
	S481= CtrlIAddrReg=0                                        Premise(F242)
	S482= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S370,S481)
	S483= CtrlICache=0                                          Premise(F243)
	S484= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S372,S483)
	S485= CtrlIR_IMMU=0                                         Premise(F244)
	S486= CtrlICacheReg=0                                       Premise(F245)
	S487= CtrlIR_ID=0                                           Premise(F246)
	S488= [IR_ID]={10,rS,rT,imm}                                IR_ID-Hold(S376,S487)
	S489= CtrlIMem=0                                            Premise(F247)
	S490= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S378,S489)
	S491= CtrlIRMux=0                                           Premise(F248)
	S492= CtrlGPR=0                                             Premise(F249)
	S493= GPR[rS]=a                                             GPR-Hold(S381,S492)
	S494= CtrlA_EX=0                                            Premise(F250)
	S495= [A_EX]=FU(a)                                          A_EX-Hold(S383,S494)
	S496= CtrlB_EX=0                                            Premise(F251)
	S497= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S385,S496)
	S498= CtrlIR_EX=0                                           Premise(F252)
	S499= [IR_EX]={10,rS,rT,imm}                                IR_EX-Hold(S387,S498)
	S500= CtrlALUOut_MEM=0                                      Premise(F253)
	S501= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_MEM-Hold(S389,S500)
	S502= CtrlIR_MEM=0                                          Premise(F254)
	S503= [IR_MEM]={10,rS,rT,imm}                               IR_MEM-Hold(S391,S502)
	S504= CtrlIR_DMMU1=0                                        Premise(F255)
	S505= [IR_DMMU1]={10,rS,rT,imm}                             IR_DMMU1-Hold(S393,S504)
	S506= CtrlIR_WB=0                                           Premise(F256)
	S507= [IR_WB]={10,rS,rT,imm}                                IR_WB-Hold(S395,S506)
	S508= CtrlA_MEM=0                                           Premise(F257)
	S509= CtrlA_WB=0                                            Premise(F258)
	S510= CtrlB_MEM=0                                           Premise(F259)
	S511= CtrlB_WB=0                                            Premise(F260)
	S512= CtrlALUOut_DMMU1=0                                    Premise(F261)
	S513= [ALUOut_DMMU1]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU1-Hold(S401,S512)
	S514= CtrlALUOut_WB=0                                       Premise(F262)
	S515= [ALUOut_WB]={31{0},(FU(a)<{16{imm[15]},imm})}         ALUOut_WB-Hold(S403,S514)
	S516= CtrlIR_DMMU2=1                                        Premise(F263)
	S517= [IR_DMMU2]={10,rS,rT,imm}                             IR_DMMU2-Write(S464,S516)
	S518= CtrlALUOut_DMMU2=1                                    Premise(F264)
	S519= [ALUOut_DMMU2]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU2-Write(S466,S518)

MEM(DMMU2)	S520= CP0.ASID=pid                                          CP0-Read-ASID(S473)
	S521= PC.CIA=addr                                           PC-Out(S479)
	S522= PC.CIA31_28=addr[31:28]                               PC-Out(S479)
	S523= PC.Out=addr+4                                         PC-Out(S480)
	S524= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S482)
	S525= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S482)
	S526= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S482)
	S527= IR_ID.Out={10,rS,rT,imm}                              IR-Out(S488)
	S528= IR_ID.Out31_26=10                                     IR-Out(S488)
	S529= IR_ID.Out25_21=rS                                     IR-Out(S488)
	S530= IR_ID.Out20_16=rT                                     IR-Out(S488)
	S531= IR_ID.Out15_0=imm                                     IR-Out(S488)
	S532= A_EX.Out=FU(a)                                        A_EX-Out(S495)
	S533= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S495)
	S534= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S495)
	S535= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S497)
	S536= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S497)
	S537= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S497)
	S538= IR_EX.Out={10,rS,rT,imm}                              IR_EX-Out(S499)
	S539= IR_EX.Out31_26=10                                     IR_EX-Out(S499)
	S540= IR_EX.Out25_21=rS                                     IR_EX-Out(S499)
	S541= IR_EX.Out20_16=rT                                     IR_EX-Out(S499)
	S542= IR_EX.Out15_0=imm                                     IR_EX-Out(S499)
	S543= ALUOut_MEM.Out={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_MEM-Out(S501)
	S544= ALUOut_MEM.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_MEM-Out(S501)
	S545= ALUOut_MEM.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_MEM-Out(S501)
	S546= IR_MEM.Out={10,rS,rT,imm}                             IR_MEM-Out(S503)
	S547= IR_MEM.Out31_26=10                                    IR_MEM-Out(S503)
	S548= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S503)
	S549= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S503)
	S550= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S503)
	S551= IR_DMMU1.Out={10,rS,rT,imm}                           IR_DMMU1-Out(S505)
	S552= IR_DMMU1.Out31_26=10                                  IR_DMMU1-Out(S505)
	S553= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S505)
	S554= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S505)
	S555= IR_DMMU1.Out15_0=imm                                  IR_DMMU1-Out(S505)
	S556= IR_WB.Out={10,rS,rT,imm}                              IR-Out(S507)
	S557= IR_WB.Out31_26=10                                     IR-Out(S507)
	S558= IR_WB.Out25_21=rS                                     IR-Out(S507)
	S559= IR_WB.Out20_16=rT                                     IR-Out(S507)
	S560= IR_WB.Out15_0=imm                                     IR-Out(S507)
	S561= ALUOut_DMMU1.Out={31{0},(FU(a)<{16{imm[15]},imm})}    ALUOut_DMMU1-Out(S513)
	S562= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_DMMU1-Out(S513)
	S563= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_DMMU1-Out(S513)
	S564= ALUOut_WB.Out={31{0},(FU(a)<{16{imm[15]},imm})}       ALUOut_WB-Out(S515)
	S565= ALUOut_WB.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_WB-Out(S515)
	S566= ALUOut_WB.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_WB-Out(S515)
	S567= IR_DMMU2.Out={10,rS,rT,imm}                           IR_DMMU2-Out(S517)
	S568= IR_DMMU2.Out31_26=10                                  IR_DMMU2-Out(S517)
	S569= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S517)
	S570= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S517)
	S571= IR_DMMU2.Out15_0=imm                                  IR_DMMU2-Out(S517)
	S572= ALUOut_DMMU2.Out={31{0},(FU(a)<{16{imm[15]},imm})}    ALUOut_DMMU2-Out(S519)
	S573= ALUOut_DMMU2.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_DMMU2-Out(S519)
	S574= ALUOut_DMMU2.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_DMMU2-Out(S519)
	S575= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F265)
	S576= FU.IR_DMMU2={10,rS,rT,imm}                            Path(S567,S575)
	S577= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F266)
	S578= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F267)
	S579= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F268)
	S580= CU_DMMU2.Op=10                                        Path(S568,S579)
	S581= CU_DMMU2.Func=cmpu_cmpu                               CU_DMMU2(S580)
	S582= IR_DMMU2.Out=>IR_WB.In                                Premise(F269)
	S583= IR_WB.In={10,rS,rT,imm}                               Path(S567,S582)
	S584= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F270)
	S585= ALUOut_WB.In={31{0},(FU(a)<{16{imm[15]},imm})}        Path(S572,S584)
	S586= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F271)
	S587= FU.InDMMU2={31{0},(FU(a)<{16{imm[15]},imm})}          Path(S572,S586)
	S588= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F272)
	S589= FU.InDMMU2_WReg=rT                                    Path(S570,S588)
	S590= CtrlASIDIn=0                                          Premise(F273)
	S591= CtrlCP0=0                                             Premise(F274)
	S592= CP0[ASID]=pid                                         CP0-Hold(S473,S591)
	S593= CtrlEPCIn=0                                           Premise(F275)
	S594= CtrlExCodeIn=0                                        Premise(F276)
	S595= CtrlIMMU=0                                            Premise(F277)
	S596= CtrlPC=0                                              Premise(F278)
	S597= CtrlPCInc=0                                           Premise(F279)
	S598= PC[CIA]=addr                                          PC-Hold(S479,S597)
	S599= PC[Out]=addr+4                                        PC-Hold(S480,S596,S597)
	S600= CtrlIAddrReg=0                                        Premise(F280)
	S601= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S482,S600)
	S602= CtrlICache=0                                          Premise(F281)
	S603= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S484,S602)
	S604= CtrlIR_IMMU=0                                         Premise(F282)
	S605= CtrlICacheReg=0                                       Premise(F283)
	S606= CtrlIR_ID=0                                           Premise(F284)
	S607= [IR_ID]={10,rS,rT,imm}                                IR_ID-Hold(S488,S606)
	S608= CtrlIMem=0                                            Premise(F285)
	S609= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S490,S608)
	S610= CtrlIRMux=0                                           Premise(F286)
	S611= CtrlGPR=0                                             Premise(F287)
	S612= GPR[rS]=a                                             GPR-Hold(S493,S611)
	S613= CtrlA_EX=0                                            Premise(F288)
	S614= [A_EX]=FU(a)                                          A_EX-Hold(S495,S613)
	S615= CtrlB_EX=0                                            Premise(F289)
	S616= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S497,S615)
	S617= CtrlIR_EX=0                                           Premise(F290)
	S618= [IR_EX]={10,rS,rT,imm}                                IR_EX-Hold(S499,S617)
	S619= CtrlALUOut_MEM=0                                      Premise(F291)
	S620= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_MEM-Hold(S501,S619)
	S621= CtrlIR_MEM=0                                          Premise(F292)
	S622= [IR_MEM]={10,rS,rT,imm}                               IR_MEM-Hold(S503,S621)
	S623= CtrlIR_DMMU1=0                                        Premise(F293)
	S624= [IR_DMMU1]={10,rS,rT,imm}                             IR_DMMU1-Hold(S505,S623)
	S625= CtrlIR_WB=1                                           Premise(F294)
	S626= [IR_WB]={10,rS,rT,imm}                                IR_WB-Write(S583,S625)
	S627= CtrlA_MEM=0                                           Premise(F295)
	S628= CtrlA_WB=0                                            Premise(F296)
	S629= CtrlB_MEM=0                                           Premise(F297)
	S630= CtrlB_WB=0                                            Premise(F298)
	S631= CtrlALUOut_DMMU1=0                                    Premise(F299)
	S632= [ALUOut_DMMU1]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU1-Hold(S513,S631)
	S633= CtrlALUOut_WB=1                                       Premise(F300)
	S634= [ALUOut_WB]={31{0},(FU(a)<{16{imm[15]},imm})}         ALUOut_WB-Write(S585,S633)
	S635= CtrlIR_DMMU2=0                                        Premise(F301)
	S636= [IR_DMMU2]={10,rS,rT,imm}                             IR_DMMU2-Hold(S517,S635)
	S637= CtrlALUOut_DMMU2=0                                    Premise(F302)
	S638= [ALUOut_DMMU2]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU2-Hold(S519,S637)

WB	S639= CP0.ASID=pid                                          CP0-Read-ASID(S592)
	S640= PC.CIA=addr                                           PC-Out(S598)
	S641= PC.CIA31_28=addr[31:28]                               PC-Out(S598)
	S642= PC.Out=addr+4                                         PC-Out(S599)
	S643= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S601)
	S644= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S601)
	S645= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S601)
	S646= IR_ID.Out={10,rS,rT,imm}                              IR-Out(S607)
	S647= IR_ID.Out31_26=10                                     IR-Out(S607)
	S648= IR_ID.Out25_21=rS                                     IR-Out(S607)
	S649= IR_ID.Out20_16=rT                                     IR-Out(S607)
	S650= IR_ID.Out15_0=imm                                     IR-Out(S607)
	S651= A_EX.Out=FU(a)                                        A_EX-Out(S614)
	S652= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S614)
	S653= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S614)
	S654= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S616)
	S655= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S616)
	S656= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S616)
	S657= IR_EX.Out={10,rS,rT,imm}                              IR_EX-Out(S618)
	S658= IR_EX.Out31_26=10                                     IR_EX-Out(S618)
	S659= IR_EX.Out25_21=rS                                     IR_EX-Out(S618)
	S660= IR_EX.Out20_16=rT                                     IR_EX-Out(S618)
	S661= IR_EX.Out15_0=imm                                     IR_EX-Out(S618)
	S662= ALUOut_MEM.Out={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_MEM-Out(S620)
	S663= ALUOut_MEM.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_MEM-Out(S620)
	S664= ALUOut_MEM.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_MEM-Out(S620)
	S665= IR_MEM.Out={10,rS,rT,imm}                             IR_MEM-Out(S622)
	S666= IR_MEM.Out31_26=10                                    IR_MEM-Out(S622)
	S667= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S622)
	S668= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S622)
	S669= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S622)
	S670= IR_DMMU1.Out={10,rS,rT,imm}                           IR_DMMU1-Out(S624)
	S671= IR_DMMU1.Out31_26=10                                  IR_DMMU1-Out(S624)
	S672= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S624)
	S673= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S624)
	S674= IR_DMMU1.Out15_0=imm                                  IR_DMMU1-Out(S624)
	S675= IR_WB.Out={10,rS,rT,imm}                              IR-Out(S626)
	S676= IR_WB.Out31_26=10                                     IR-Out(S626)
	S677= IR_WB.Out25_21=rS                                     IR-Out(S626)
	S678= IR_WB.Out20_16=rT                                     IR-Out(S626)
	S679= IR_WB.Out15_0=imm                                     IR-Out(S626)
	S680= ALUOut_DMMU1.Out={31{0},(FU(a)<{16{imm[15]},imm})}    ALUOut_DMMU1-Out(S632)
	S681= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_DMMU1-Out(S632)
	S682= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_DMMU1-Out(S632)
	S683= ALUOut_WB.Out={31{0},(FU(a)<{16{imm[15]},imm})}       ALUOut_WB-Out(S634)
	S684= ALUOut_WB.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_WB-Out(S634)
	S685= ALUOut_WB.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_WB-Out(S634)
	S686= IR_DMMU2.Out={10,rS,rT,imm}                           IR_DMMU2-Out(S636)
	S687= IR_DMMU2.Out31_26=10                                  IR_DMMU2-Out(S636)
	S688= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S636)
	S689= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S636)
	S690= IR_DMMU2.Out15_0=imm                                  IR_DMMU2-Out(S636)
	S691= ALUOut_DMMU2.Out={31{0},(FU(a)<{16{imm[15]},imm})}    ALUOut_DMMU2-Out(S638)
	S692= ALUOut_DMMU2.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_DMMU2-Out(S638)
	S693= ALUOut_DMMU2.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_DMMU2-Out(S638)
	S694= IR_WB.Out=>FU.IR_WB                                   Premise(F303)
	S695= FU.IR_WB={10,rS,rT,imm}                               Path(S675,S694)
	S696= IR_WB.Out31_26=>CU_WB.Op                              Premise(F304)
	S697= CU_WB.Op=10                                           Path(S676,S696)
	S698= CU_WB.Func=cmpu_cmpu                                  CU_WB(S697)
	S699= IR_WB.Out20_16=>GPR.WReg                              Premise(F305)
	S700= GPR.WReg=rT                                           Path(S678,S699)
	S701= ALUOut_WB.Out=>GPR.WData                              Premise(F306)
	S702= GPR.WData={31{0},(FU(a)<{16{imm[15]},imm})}           Path(S683,S701)
	S703= ALUOut_WB.Out=>FU.InWB                                Premise(F307)
	S704= FU.InWB={31{0},(FU(a)<{16{imm[15]},imm})}             Path(S683,S703)
	S705= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F308)
	S706= FU.InWB_WReg=rT                                       Path(S678,S705)
	S707= CtrlASIDIn=0                                          Premise(F309)
	S708= CtrlCP0=0                                             Premise(F310)
	S709= CP0[ASID]=pid                                         CP0-Hold(S592,S708)
	S710= CtrlEPCIn=0                                           Premise(F311)
	S711= CtrlExCodeIn=0                                        Premise(F312)
	S712= CtrlIMMU=0                                            Premise(F313)
	S713= CtrlPC=0                                              Premise(F314)
	S714= CtrlPCInc=0                                           Premise(F315)
	S715= PC[CIA]=addr                                          PC-Hold(S598,S714)
	S716= PC[Out]=addr+4                                        PC-Hold(S599,S713,S714)
	S717= CtrlIAddrReg=0                                        Premise(F316)
	S718= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S601,S717)
	S719= CtrlICache=0                                          Premise(F317)
	S720= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S603,S719)
	S721= CtrlIR_IMMU=0                                         Premise(F318)
	S722= CtrlICacheReg=0                                       Premise(F319)
	S723= CtrlIR_ID=0                                           Premise(F320)
	S724= [IR_ID]={10,rS,rT,imm}                                IR_ID-Hold(S607,S723)
	S725= CtrlIMem=0                                            Premise(F321)
	S726= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S609,S725)
	S727= CtrlIRMux=0                                           Premise(F322)
	S728= CtrlGPR=1                                             Premise(F323)
	S729= GPR[rT]={31{0},(FU(a)<{16{imm[15]},imm})}             GPR-Write(S700,S702,S728)
	S730= CtrlA_EX=0                                            Premise(F324)
	S731= [A_EX]=FU(a)                                          A_EX-Hold(S614,S730)
	S732= CtrlB_EX=0                                            Premise(F325)
	S733= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S616,S732)
	S734= CtrlIR_EX=0                                           Premise(F326)
	S735= [IR_EX]={10,rS,rT,imm}                                IR_EX-Hold(S618,S734)
	S736= CtrlALUOut_MEM=0                                      Premise(F327)
	S737= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_MEM-Hold(S620,S736)
	S738= CtrlIR_MEM=0                                          Premise(F328)
	S739= [IR_MEM]={10,rS,rT,imm}                               IR_MEM-Hold(S622,S738)
	S740= CtrlIR_DMMU1=0                                        Premise(F329)
	S741= [IR_DMMU1]={10,rS,rT,imm}                             IR_DMMU1-Hold(S624,S740)
	S742= CtrlIR_WB=0                                           Premise(F330)
	S743= [IR_WB]={10,rS,rT,imm}                                IR_WB-Hold(S626,S742)
	S744= CtrlA_MEM=0                                           Premise(F331)
	S745= CtrlA_WB=0                                            Premise(F332)
	S746= CtrlB_MEM=0                                           Premise(F333)
	S747= CtrlB_WB=0                                            Premise(F334)
	S748= CtrlALUOut_DMMU1=0                                    Premise(F335)
	S749= [ALUOut_DMMU1]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU1-Hold(S632,S748)
	S750= CtrlALUOut_WB=0                                       Premise(F336)
	S751= [ALUOut_WB]={31{0},(FU(a)<{16{imm[15]},imm})}         ALUOut_WB-Hold(S634,S750)
	S752= CtrlIR_DMMU2=0                                        Premise(F337)
	S753= [IR_DMMU2]={10,rS,rT,imm}                             IR_DMMU2-Hold(S636,S752)
	S754= CtrlALUOut_DMMU2=0                                    Premise(F338)
	S755= [ALUOut_DMMU2]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU2-Hold(S638,S754)

POST	S709= CP0[ASID]=pid                                         CP0-Hold(S592,S708)
	S715= PC[CIA]=addr                                          PC-Hold(S598,S714)
	S716= PC[Out]=addr+4                                        PC-Hold(S599,S713,S714)
	S718= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S601,S717)
	S720= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S603,S719)
	S724= [IR_ID]={10,rS,rT,imm}                                IR_ID-Hold(S607,S723)
	S726= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S609,S725)
	S729= GPR[rT]={31{0},(FU(a)<{16{imm[15]},imm})}             GPR-Write(S700,S702,S728)
	S731= [A_EX]=FU(a)                                          A_EX-Hold(S614,S730)
	S733= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S616,S732)
	S735= [IR_EX]={10,rS,rT,imm}                                IR_EX-Hold(S618,S734)
	S737= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_MEM-Hold(S620,S736)
	S739= [IR_MEM]={10,rS,rT,imm}                               IR_MEM-Hold(S622,S738)
	S741= [IR_DMMU1]={10,rS,rT,imm}                             IR_DMMU1-Hold(S624,S740)
	S743= [IR_WB]={10,rS,rT,imm}                                IR_WB-Hold(S626,S742)
	S749= [ALUOut_DMMU1]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU1-Hold(S632,S748)
	S751= [ALUOut_WB]={31{0},(FU(a)<{16{imm[15]},imm})}         ALUOut_WB-Hold(S634,S750)
	S753= [IR_DMMU2]={10,rS,rT,imm}                             IR_DMMU2-Hold(S636,S752)
	S755= [ALUOut_DMMU2]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU2-Hold(S638,S754)

