// Seed: 200443561
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    input  id_2
);
  always @(id_2 or negedge id_2) id_1 = id_2;
  assign id_0 = 1;
endmodule
