// Code your testbench here
// or browse Examples
module tb;

reg rd_en,wr_en;
reg wclk, rclk,rst;
  wire [7:0]rdata;
  reg [7:0]wdata;
  
  fifo dut(.rd_en(rd_en),.wr_en(wr_en),.wclk(wclk),.rclk(rclk),.rst(rst),.wdata(wdata),.rdata(rdata));
  
  
  initial begin
  wclk=0;
  rclk=0;
  end
  
  always #5 wclk=~wclk;
  always #7.5 rclk=~rclk;
  ///write data
  initial begin
  rst=1;
    #20;
    rst=0;
    rd_en=0;
    wr_en=1;
    for(integer i=0;i<20;i++)begin
      wdata<=$urandom_range(25,50);
      #10;
    end
    wr_en=0;
  
  end
  ////read data
  initial begin
  rst=1;
    #20;
    rst=0;
    rd_en=1;
    #200;
    
    rd_en=0;
   
  end
  
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars;
    #400;
    $finish;
  end


endmodule
