# Majority-Voting-Technique
Design a Majority Voting Technique module using VHDL in Vivado and verify it with a Test Bench
