

================================================================
== Vitis HLS Report for 'conv_and_pool'
================================================================
* Date:           Sat Feb 14 12:50:39 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cnn_accl
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2203|     2203|  22.030 us|  22.030 us|  2203|  2203|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                                                                  |                                                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                                     Instance                                     |                                 Module                                 |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58                  |conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2                  |      793|      793|   7.930 us|   7.930 us|   785|   785|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82  |conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5  |     1406|     1406|  14.060 us|  14.060 us|  1353|  1353|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   120|   15954|   13621|    -|
|Memory           |      270|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|    1615|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      270|   120|   15963|   15238|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       43|     6|       3|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                     Instance                                     |                                 Module                                 | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58                  |conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2                  |        0|    0|    365|    419|    0|
    |grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82  |conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5  |        0|  120|  15589|  13202|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                             |                                                                        |        0|  120|  15954|  13621|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                 Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |image_U    |conv_and_pool_image_RAM_1WNR_AUTO_1R1W  |       30|  0|   0|    0|   100|   32|     1|         3200|
    |image_1_U  |conv_and_pool_image_RAM_1WNR_AUTO_1R1W  |       30|  0|   0|    0|   100|   32|     1|         3200|
    |image_2_U  |conv_and_pool_image_RAM_1WNR_AUTO_1R1W  |       30|  0|   0|    0|   100|   32|     1|         3200|
    |image_3_U  |conv_and_pool_image_RAM_1WNR_AUTO_1R1W  |       30|  0|   0|    0|   100|   32|     1|         3200|
    |image_4_U  |conv_and_pool_image_RAM_1WNR_AUTO_1R1W  |       30|  0|   0|    0|   100|   32|     1|         3200|
    |image_5_U  |conv_and_pool_image_RAM_1WNR_AUTO_1R1W  |       30|  0|   0|    0|   100|   32|     1|         3200|
    |image_6_U  |conv_and_pool_image_RAM_1WNR_AUTO_1R1W  |       30|  0|   0|    0|   100|   32|     1|         3200|
    |image_7_U  |conv_and_pool_image_RAM_1WNR_AUTO_1R1W  |       30|  0|   0|    0|   100|   32|     1|         3200|
    |image_8_U  |conv_and_pool_image_RAM_1WNR_AUTO_1R1W  |       30|  0|   0|    0|   100|   32|     1|         3200|
    +-----------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                        |      270|  0|   0|    0|   900|  288|     9|        28800|
    +-----------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  31|          6|    1|          6|
    |ap_done            |   9|          2|    1|          2|
    |image_1_address0   |  14|          3|    7|         21|
    |image_1_ce0        |  14|          3|    1|          3|
    |image_1_ce1        |   9|          2|    1|          2|
    |image_1_ce10       |   9|          2|    1|          2|
    |image_1_ce11       |   9|          2|    1|          2|
    |image_1_ce12       |   9|          2|    1|          2|
    |image_1_ce13       |   9|          2|    1|          2|
    |image_1_ce14       |   9|          2|    1|          2|
    |image_1_ce15       |   9|          2|    1|          2|
    |image_1_ce2        |   9|          2|    1|          2|
    |image_1_ce3        |   9|          2|    1|          2|
    |image_1_ce4        |   9|          2|    1|          2|
    |image_1_ce5        |   9|          2|    1|          2|
    |image_1_ce6        |   9|          2|    1|          2|
    |image_1_ce7        |   9|          2|    1|          2|
    |image_1_ce8        |   9|          2|    1|          2|
    |image_1_ce9        |   9|          2|    1|          2|
    |image_1_we0        |   9|          2|    1|          2|
    |image_2_address0   |  14|          3|    7|         21|
    |image_2_ce0        |  14|          3|    1|          3|
    |image_2_ce1        |   9|          2|    1|          2|
    |image_2_ce10       |   9|          2|    1|          2|
    |image_2_ce11       |   9|          2|    1|          2|
    |image_2_ce12       |   9|          2|    1|          2|
    |image_2_ce13       |   9|          2|    1|          2|
    |image_2_ce14       |   9|          2|    1|          2|
    |image_2_ce15       |   9|          2|    1|          2|
    |image_2_ce2        |   9|          2|    1|          2|
    |image_2_ce3        |   9|          2|    1|          2|
    |image_2_ce4        |   9|          2|    1|          2|
    |image_2_ce5        |   9|          2|    1|          2|
    |image_2_ce6        |   9|          2|    1|          2|
    |image_2_ce7        |   9|          2|    1|          2|
    |image_2_ce8        |   9|          2|    1|          2|
    |image_2_ce9        |   9|          2|    1|          2|
    |image_2_we0        |   9|          2|    1|          2|
    |image_3_address0   |  14|          3|    7|         21|
    |image_3_ce0        |  14|          3|    1|          3|
    |image_3_ce1        |   9|          2|    1|          2|
    |image_3_ce10       |   9|          2|    1|          2|
    |image_3_ce11       |   9|          2|    1|          2|
    |image_3_ce12       |   9|          2|    1|          2|
    |image_3_ce13       |   9|          2|    1|          2|
    |image_3_ce14       |   9|          2|    1|          2|
    |image_3_ce15       |   9|          2|    1|          2|
    |image_3_ce2        |   9|          2|    1|          2|
    |image_3_ce3        |   9|          2|    1|          2|
    |image_3_ce4        |   9|          2|    1|          2|
    |image_3_ce5        |   9|          2|    1|          2|
    |image_3_ce6        |   9|          2|    1|          2|
    |image_3_ce7        |   9|          2|    1|          2|
    |image_3_ce8        |   9|          2|    1|          2|
    |image_3_ce9        |   9|          2|    1|          2|
    |image_3_we0        |   9|          2|    1|          2|
    |image_4_address0   |  14|          3|    7|         21|
    |image_4_ce0        |  14|          3|    1|          3|
    |image_4_ce1        |   9|          2|    1|          2|
    |image_4_ce10       |   9|          2|    1|          2|
    |image_4_ce11       |   9|          2|    1|          2|
    |image_4_ce12       |   9|          2|    1|          2|
    |image_4_ce13       |   9|          2|    1|          2|
    |image_4_ce14       |   9|          2|    1|          2|
    |image_4_ce15       |   9|          2|    1|          2|
    |image_4_ce2        |   9|          2|    1|          2|
    |image_4_ce3        |   9|          2|    1|          2|
    |image_4_ce4        |   9|          2|    1|          2|
    |image_4_ce5        |   9|          2|    1|          2|
    |image_4_ce6        |   9|          2|    1|          2|
    |image_4_ce7        |   9|          2|    1|          2|
    |image_4_ce8        |   9|          2|    1|          2|
    |image_4_ce9        |   9|          2|    1|          2|
    |image_4_we0        |   9|          2|    1|          2|
    |image_5_address0   |  14|          3|    7|         21|
    |image_5_ce0        |  14|          3|    1|          3|
    |image_5_ce1        |   9|          2|    1|          2|
    |image_5_ce10       |   9|          2|    1|          2|
    |image_5_ce11       |   9|          2|    1|          2|
    |image_5_ce12       |   9|          2|    1|          2|
    |image_5_ce13       |   9|          2|    1|          2|
    |image_5_ce14       |   9|          2|    1|          2|
    |image_5_ce15       |   9|          2|    1|          2|
    |image_5_ce2        |   9|          2|    1|          2|
    |image_5_ce3        |   9|          2|    1|          2|
    |image_5_ce4        |   9|          2|    1|          2|
    |image_5_ce5        |   9|          2|    1|          2|
    |image_5_ce6        |   9|          2|    1|          2|
    |image_5_ce7        |   9|          2|    1|          2|
    |image_5_ce8        |   9|          2|    1|          2|
    |image_5_ce9        |   9|          2|    1|          2|
    |image_5_we0        |   9|          2|    1|          2|
    |image_6_address0   |  14|          3|    7|         21|
    |image_6_ce0        |  14|          3|    1|          3|
    |image_6_ce1        |   9|          2|    1|          2|
    |image_6_ce10       |   9|          2|    1|          2|
    |image_6_ce11       |   9|          2|    1|          2|
    |image_6_ce12       |   9|          2|    1|          2|
    |image_6_ce13       |   9|          2|    1|          2|
    |image_6_ce14       |   9|          2|    1|          2|
    |image_6_ce15       |   9|          2|    1|          2|
    |image_6_ce2        |   9|          2|    1|          2|
    |image_6_ce3        |   9|          2|    1|          2|
    |image_6_ce4        |   9|          2|    1|          2|
    |image_6_ce5        |   9|          2|    1|          2|
    |image_6_ce6        |   9|          2|    1|          2|
    |image_6_ce7        |   9|          2|    1|          2|
    |image_6_ce8        |   9|          2|    1|          2|
    |image_6_ce9        |   9|          2|    1|          2|
    |image_6_we0        |   9|          2|    1|          2|
    |image_7_address0   |  14|          3|    7|         21|
    |image_7_ce0        |  14|          3|    1|          3|
    |image_7_ce1        |   9|          2|    1|          2|
    |image_7_ce10       |   9|          2|    1|          2|
    |image_7_ce11       |   9|          2|    1|          2|
    |image_7_ce12       |   9|          2|    1|          2|
    |image_7_ce13       |   9|          2|    1|          2|
    |image_7_ce14       |   9|          2|    1|          2|
    |image_7_ce15       |   9|          2|    1|          2|
    |image_7_ce2        |   9|          2|    1|          2|
    |image_7_ce3        |   9|          2|    1|          2|
    |image_7_ce4        |   9|          2|    1|          2|
    |image_7_ce5        |   9|          2|    1|          2|
    |image_7_ce6        |   9|          2|    1|          2|
    |image_7_ce7        |   9|          2|    1|          2|
    |image_7_ce8        |   9|          2|    1|          2|
    |image_7_ce9        |   9|          2|    1|          2|
    |image_7_we0        |   9|          2|    1|          2|
    |image_8_address0   |  14|          3|    7|         21|
    |image_8_ce0        |  14|          3|    1|          3|
    |image_8_ce1        |   9|          2|    1|          2|
    |image_8_ce10       |   9|          2|    1|          2|
    |image_8_ce11       |   9|          2|    1|          2|
    |image_8_ce12       |   9|          2|    1|          2|
    |image_8_ce13       |   9|          2|    1|          2|
    |image_8_ce14       |   9|          2|    1|          2|
    |image_8_ce15       |   9|          2|    1|          2|
    |image_8_ce2        |   9|          2|    1|          2|
    |image_8_ce3        |   9|          2|    1|          2|
    |image_8_ce4        |   9|          2|    1|          2|
    |image_8_ce5        |   9|          2|    1|          2|
    |image_8_ce6        |   9|          2|    1|          2|
    |image_8_ce7        |   9|          2|    1|          2|
    |image_8_ce8        |   9|          2|    1|          2|
    |image_8_ce9        |   9|          2|    1|          2|
    |image_8_we0        |   9|          2|    1|          2|
    |image_address0     |  14|          3|    7|         21|
    |image_ce0          |  14|          3|    1|          3|
    |image_ce1          |   9|          2|    1|          2|
    |image_ce10         |   9|          2|    1|          2|
    |image_ce11         |   9|          2|    1|          2|
    |image_ce12         |   9|          2|    1|          2|
    |image_ce13         |   9|          2|    1|          2|
    |image_ce14         |   9|          2|    1|          2|
    |image_ce15         |   9|          2|    1|          2|
    |image_ce2          |   9|          2|    1|          2|
    |image_ce3          |   9|          2|    1|          2|
    |image_ce4          |   9|          2|    1|          2|
    |image_ce5          |   9|          2|    1|          2|
    |image_ce6          |   9|          2|    1|          2|
    |image_ce7          |   9|          2|    1|          2|
    |image_ce8          |   9|          2|    1|          2|
    |image_ce9          |   9|          2|    1|          2|
    |image_we0          |   9|          2|    1|          2|
    |img_stream_read    |   9|          2|    1|          2|
    |pool_stream_write  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |1615|        356|  221|        518|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                              Name                                             | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                      |  5|   0|    5|          0|
    |ap_done_reg                                                                                    |  1|   0|    1|          0|
    |grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58_ap_start_reg                  |  1|   0|    1|          0|
    |grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                                                 |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                          |  9|   0|    9|          0|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  conv_and_pool|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  conv_and_pool|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  conv_and_pool|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  conv_and_pool|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  conv_and_pool|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  conv_and_pool|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  conv_and_pool|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  conv_and_pool|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  conv_and_pool|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  conv_and_pool|  return value|
|img_stream_dout             |   in|   32|     ap_fifo|     img_stream|       pointer|
|img_stream_num_data_valid   |   in|    3|     ap_fifo|     img_stream|       pointer|
|img_stream_fifo_cap         |   in|    3|     ap_fifo|     img_stream|       pointer|
|img_stream_empty_n          |   in|    1|     ap_fifo|     img_stream|       pointer|
|img_stream_read             |  out|    1|     ap_fifo|     img_stream|       pointer|
|pool_stream_din             |  out|   32|     ap_fifo|    pool_stream|       pointer|
|pool_stream_num_data_valid  |   in|    3|     ap_fifo|    pool_stream|       pointer|
|pool_stream_fifo_cap        |   in|    3|     ap_fifo|    pool_stream|       pointer|
|pool_stream_full_n          |   in|    1|     ap_fifo|    pool_stream|       pointer|
|pool_stream_write           |  out|    1|     ap_fifo|    pool_stream|       pointer|
+----------------------------+-----+-----+------------+---------------+--------------+

