##################################################################################
## constr_nand_ch01 for Cosmos OpenSSD
## Copyright (c) 2015 Hanyang University ENC Lab.
## Contributed by Kibin Park <kbpark@enc.hanyang.ac.kr>
##                Yong Ho Song <yhsong@enc.hanyang.ac.kr>
##
## This file is part of Cosmos OpenSSD.
##
## Cosmos OpenSSD is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; either version 3, or (at your option)
## any later version.
##
## Cosmos OpenSSD is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
## See the GNU General Public License for more details.
##
## You should have received a copy of the GNU General Public License
## along with Cosmos OpenSSD; see the file COPYING.
## If not, see <http://www.gnu.org/licenses/>. 
##################################################################################

##################################################################################
## Company: ENC Lab. <http://enc.hanyang.ac.kr>
## Engineer: Kibin Park <kbpark@enc.hanyang.ac.kr>
## 
## Project Name: Cosmos OpenSSD
## Design Name: constr_nand_ch01
## File Name: constr_nand_ch01.xdc
##
## Version: v1.0.0
##
## Description: xdc constraints for nand channel 0 and 1
##
##################################################################################

##################################################################################
## Revision History:
##
## * v1.0.0
##   - first draft 
##################################################################################

# Common, MMCM
# (begin)
create_generated_clock -name MMCM0_GEN200M_Clock -source [get_pins CH0MMCMC1H200/inst/clk_in1] -add -master_clock clk_fpga_0 -multiply_by 2 [get_pins CH0MMCMC1H200/inst/clk_out1]
# (end)

# CH0, fixing FPGA internal blocks
# (begin)
set_property BEL IN_FIFO [get_cells V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4]
set_property LOC IN_FIFO_X0Y11 [get_cells V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4]
#set_property BEL BUFR [get_cells V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSCLOCK]
#set_property LOC BUFR_X0Y11 [get_cells V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSCLOCK]
set_property LOC MMCME2_ADV_X0Y2 [get_cells CH0MMCMC1H200/inst/mmcm_adv_inst]
# (end)

# CH0, Input side
# (begin)
create_clock -period 10 -name CH0_DQSFromNAND_Clock [get_ports {IO_NAND_CH0_DQS_P}]
set_clock_uncertainty 0.6 [get_clocks CH0_DQSFromNAND_Clock]
set_clock_latency -source 0.5 [get_clocks CH0_DQSFromNAND_Clock]

set_input_delay            -clock [get_clocks CH0_DQSFromNAND_Clock] -max 6 [get_ports {IO_NAND_CH0_DQ[*]}]
set_input_delay -add_delay -clock [get_clocks CH0_DQSFromNAND_Clock] -clock_fall -max 6 [get_ports {IO_NAND_CH0_DQ[*]}]
set_input_delay -add_delay -clock [get_clocks CH0_DQSFromNAND_Clock] -min 4 [get_ports {IO_NAND_CH0_DQ[*]}]
set_input_delay -add_delay -clock [get_clocks CH0_DQSFromNAND_Clock] -clock_fall -min 4 [get_ports {IO_NAND_CH0_DQ[*]}]
# (end)

# CH0, Output side
# (begin)
create_generated_clock -name CH0_DQSToNAND_Clock -source [get_pins CH0MMCMC1H200/inst/clk_out1] -multiply_by 1 -add -master_clock MMCM0_GEN200M_Clock [get_pins V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ]
create_generated_clock -name CH0_DQSToNAND_ClockOut -source [get_pins V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ] -multiply_by 1 -add -master_clock CH0_DQSToNAND_Clock [get_ports {IO_NAND_CH0_DQS_P}]
set_false_path -from [get_clocks clk_fpga_0] -to [get_clocks CH0_DQSToNAND_ClockOut]
set_output_delay            -clock [get_clocks CH0_DQSToNAND_ClockOut] 1 [get_ports {IO_NAND_CH0_DQ[*]}]
set_output_delay -add_delay -clock [get_clocks CH0_DQSToNAND_ClockOut] -clock_fall 1 [get_ports {IO_NAND_CH0_DQ[*]}]

create_generated_clock -name CH0_WEToNAND_Clock -source [get_pins CH0MMCMC1H200/inst/clk_out1] -multiply_by 1 -add -master_clock MMCM0_GEN200M_Clock [get_ports {O_NAND_CH0_WE}]
set_output_delay            -clock [get_clocks CH0_WEToNAND_Clock] 1 [get_ports {O_NAND_CH0_CE[*]}]
set_output_delay            -clock [get_clocks CH0_WEToNAND_Clock] 1 [get_ports {O_NAND_CH0_ALE}]
set_output_delay -add_delay -clock [get_clocks CH0_WEToNAND_Clock] -clock_fall 1 [get_ports {O_NAND_CH0_ALE}]
set_output_delay            -clock [get_clocks CH0_WEToNAND_Clock] 1 [get_ports {O_NAND_CH0_CLE}]
set_output_delay -add_delay -clock [get_clocks CH0_WEToNAND_Clock] -clock_fall 1 [get_ports {O_NAND_CH0_CLE}]

create_generated_clock -name CH0_REToNAND_Clock -source [get_pins CH0MMCMC1H200/inst/clk_out1] -multiply_by 1 -add -master_clock MMCM0_GEN200M_Clock [get_ports {O_NAND_CH0_RE_P}]
set_false_path -from [get_clocks CH0_DQSToNAND_ClockOut] -to [get_clocks CH0_DQSFromNAND_Clock]
set_false_path -from [get_clocks CH0_DQSToNAND_ClockOut] -to [get_clocks clk_fpga_0]
set_false_path -from [get_clocks CH0_DQSFromNAND_Clock] -to [get_clocks CH0_DQSToNAND_ClockOut]
# (end)

set_property IODELAY_GROUP "BANK_0_IODELAY_GROUP" [get_cells V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL]
set_property IODELAY_GROUP "BANK_0_IODELAY_GROUP" [get_cells V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY]

# CH1, fixing FPGA internal blocks
# (begin)
set_property BEL IN_FIFO [get_cells V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4]
set_property LOC IN_FIFO_X0Y8 [get_cells V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4]
#set_property BEL BUFR [get_cells V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSCLOCK]
#set_property LOC BUFR_X0Y10 [get_cells V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSCLOCK]
# (end)

# CH1, Input side
# (begin)
create_clock -period 10 -name CH1_DQSFromNAND_Clock [get_ports {IO_NAND_CH1_DQS_P}]
set_clock_uncertainty 0.6 [get_clocks CH1_DQSFromNAND_Clock]
set_clock_latency -source 0.5 [get_clocks CH1_DQSFromNAND_Clock]

set_input_delay            -clock [get_clocks CH1_DQSFromNAND_Clock] -max 6 [get_ports {IO_NAND_CH1_DQ[*]}]
set_input_delay -add_delay -clock [get_clocks CH1_DQSFromNAND_Clock] -clock_fall -max 6 [get_ports {IO_NAND_CH1_DQ[*]}]
set_input_delay -add_delay -clock [get_clocks CH1_DQSFromNAND_Clock] -min 4 [get_ports {IO_NAND_CH1_DQ[*]}]
set_input_delay -add_delay -clock [get_clocks CH1_DQSFromNAND_Clock] -clock_fall -min 4 [get_ports {IO_NAND_CH1_DQ[*]}]
# (end)

# CH1, Output side
# (begin)
create_generated_clock -name CH1_DQSToNAND_Clock -source [get_pins CH0MMCMC1H200/inst/clk_out1] -multiply_by 1 -add -master_clock MMCM0_GEN200M_Clock [get_pins V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ]
create_generated_clock -name CH1_DQSToNAND_ClockOut -source [get_pins V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ] -multiply_by 1 -add -master_clock CH1_DQSToNAND_Clock [get_ports {IO_NAND_CH1_DQS_P}]
set_false_path -from [get_clocks clk_fpga_0] -to [get_clocks CH1_DQSToNAND_ClockOut]
set_output_delay            -clock [get_clocks CH1_DQSToNAND_ClockOut] 1 [get_ports {IO_NAND_CH1_DQ[*]}]
set_output_delay -add_delay -clock [get_clocks CH1_DQSToNAND_ClockOut] -clock_fall 1 [get_ports {IO_NAND_CH1_DQ[*]}]

create_generated_clock -name CH1_WEToNAND_Clock -source [get_pins CH0MMCMC1H200/inst/clk_out1] -multiply_by 1 -add -master_clock MMCM0_GEN200M_Clock [get_ports {O_NAND_CH1_WE}]
set_output_delay            -clock [get_clocks CH1_WEToNAND_Clock] 1 [get_ports {O_NAND_CH1_CE[*]}]
set_output_delay            -clock [get_clocks CH1_WEToNAND_Clock] 1 [get_ports {O_NAND_CH1_ALE}]
set_output_delay -add_delay -clock [get_clocks CH1_WEToNAND_Clock] -clock_fall 1 [get_ports {O_NAND_CH1_ALE}]
set_output_delay            -clock [get_clocks CH1_WEToNAND_Clock] 1 [get_ports {O_NAND_CH1_CLE}]
set_output_delay -add_delay -clock [get_clocks CH1_WEToNAND_Clock] -clock_fall 1 [get_ports {O_NAND_CH1_CLE}]

create_generated_clock -name CH1_REToNAND_Clock -source [get_pins CH0MMCMC1H200/inst/clk_out1] -multiply_by 1 -add -master_clock MMCM0_GEN200M_Clock [get_ports {O_NAND_CH1_RE_P}]
set_false_path -from [get_clocks CH1_DQSToNAND_ClockOut] -to [get_clocks CH1_DQSFromNAND_Clock]
set_false_path -from [get_clocks CH1_DQSToNAND_ClockOut] -to [get_clocks clk_fpga_0]
set_false_path -from [get_clocks CH1_DQSFromNAND_Clock] -to [get_clocks CH1_DQSToNAND_ClockOut]
# (end)

set_property IODELAY_GROUP {} [get_cells V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL]
set_property IODELAY_GROUP "BANK_0_IODELAY_GROUP" [get_cells V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY]
