
#####  START OF RAM REPORT FOR COMPILE POINT: DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z12  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                                PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                             DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)           COMMENTS
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.BYTE_CNT_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0         NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.BYTE_CNT_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0         512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.CONFIG_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0           NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.CONFIG_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0           512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.DEST_ADDR_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0        NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.DEST_ADDR_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0        512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.NEXT_DSCRPTR_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.NEXT_DSCRPTR_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0     512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.SRC_ADDR_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0         NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.SRC_ADDR_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0         512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache0.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0            NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache0.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0            512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache1.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0            NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache1.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0            512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)             
=======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                                           PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                                        DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C0     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C0     NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C1     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C1     NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C2     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C2     NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C3     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C3     NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C4     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C4     NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
=========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                              PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.un402_ctrlAddrDec[1:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                    
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.ctrlRdValid_d              ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                    
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_AXI4INITIATORDMACtrl.AXI4RdTransDone_1       ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
====================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z12  #####

