// Seed: 2779829426
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input uwire id_2
    , id_7,
    input tri1 id_3,
    output supply1 id_4,
    input tri0 id_5
);
  logic id_8;
  logic id_9;
  ;
  assign id_4 = id_0 == -1'b0;
  assign module_1.id_0 = 0;
  localparam id_10 = 1 - -1;
  assign id_7 = -1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  output wire id_30;
  inout wire id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_3 #(
    parameter id_3 = 32'd53
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  module_2 modCall_1 (
      id_18,
      id_12,
      id_2,
      id_4,
      id_12,
      id_23,
      id_14,
      id_2,
      id_11,
      id_9,
      id_17,
      id_8,
      id_14,
      id_23,
      id_4,
      id_17,
      id_18,
      id_19,
      id_4,
      id_10,
      id_7,
      id_18,
      id_10,
      id_20,
      id_4,
      id_18,
      id_17,
      id_8,
      id_18,
      id_21
  );
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire _id_3;
  output wire id_2;
  input wire id_1;
  wire [id_3 : 1  -  1] id_25;
endmodule
