<?xml version="1.0" encoding="UTF-8"?>
<project name="overlay_hw">
  <platform vendor="xilinx" boardid="vck5000" name="gen4x8_qdma_2" featureRomTime="0">
    <version major="202220" minor="1"/>
    <description/>
    <board name="xilinx.com:vck5000:1.0" vendor="xilinx.com" fpga="xcvc1902-vsvd1760-2MP-e-S">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen4x8"/>
      </interfaces>
      <memories>
        <memory name="mem0" type="ddr4" size="12GB"/>
      </memories>
      <images>
        <image name="" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor>0x10ee</vendor>
        <device>0x5048</device>
        <subsystem>0x000e</subsystem>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="versal:xcvc1902:vsvd1760:-2MP:e:S" addrWidth="0">
      <core name="OCL_REGION_0" target="bitstream" type="clc_region" clockFreq="0MHz" numComputeUnits="64">
        <kernelClocks>
          <clock port="KERNEL_CLK" frequency="500.0MHz" name="blp_s_aclk_kernel_01"/>
          <clock port="DATA_CLK" frequency="200.0MHz" name="blp_s_aclk_kernel_00"/>
        </kernelClocks>
        <kernel name="sink_from_aie" language="c" vlnv="xilinx.com:hls:sink_from_aie:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <module name="sink_from_aie">
            <module name="sink_from_aie_Pipeline_VITIS_LOOP_78_3" instName="grp_sink_from_aie_Pipeline_VITIS_LOOP_78_3_fu_180" type="NonDataflowHS">
              <rtlPort name="joint_d0" object="joint" protocol="ap_memory"/>
              <rtlPort name="joint_q0" object="joint" protocol="ap_memory"/>
              <rtlPort name="h2_d0" object="h2" protocol="ap_memory"/>
              <rtlPort name="h2_q0" object="h2" protocol="ap_memory"/>
              <rtlPort name="h1_d0" object="h1" protocol="ap_memory"/>
              <rtlPort name="h1_q0" object="h1" protocol="ap_memory"/>
            </module>
            <module name="sink_from_aie_Pipeline_VITIS_LOOP_72_2" instName="grp_sink_from_aie_Pipeline_VITIS_LOOP_72_2_fu_189" type="NonDataflowHS">
              <rtlPort name="zext_ln73" object="zext_ln73" protocol="ap_none"/>
              <rtlPort name="joint_d0" object="joint" protocol="ap_memory"/>
            </module>
            <module name="sink_from_aie_Pipeline_VITIS_LOOP_106_4" instName="grp_sink_from_aie_Pipeline_VITIS_LOOP_106_4_fu_195" type="NonDataflowHS">
              <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
              <rtlPort name="sext_ln106" object="sext_ln106" protocol="ap_none"/>
              <rtlPort name="h1_q0" object="h1" protocol="ap_memory"/>
            </module>
            <module name="sink_from_aie_Pipeline_VITIS_LOOP_110_5" instName="grp_sink_from_aie_Pipeline_VITIS_LOOP_110_5_fu_203" type="NonDataflowHS">
              <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
              <rtlPort name="sext_ln110" object="sext_ln110" protocol="ap_none"/>
              <rtlPort name="h2_q0" object="h2" protocol="ap_memory"/>
            </module>
            <module name="sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7" instName="grp_sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7_fu_211" type="NonDataflowHS">
              <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
              <rtlPort name="sext_ln117" object="sext_ln117" protocol="ap_none"/>
              <rtlPort name="joint_q0" object="joint" protocol="ap_memory"/>
            </module>
          </module>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="INPUT_STREAM" mode="read_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x28" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="input_stream" addressQualifier="4" id="0" port="INPUT_STREAM" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;int, 0>&amp;" origName="input_stream" origUse="variable"/>
          <arg name="output_r" addressQualifier="1" id="1" port="M_AXI_GMEM1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="size" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="unsigned long long"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="sink_from_aie_0"/>
          <FIFOInformation/>
        </kernel>
        <kernel name="setup_aie" language="c" vlnv="xilinx.com:hls:setup_aie:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <module name="setup_aie">
            <module name="setup_aie_Pipeline_VITIS_LOOP_48_1" instName="grp_setup_aie_Pipeline_VITIS_LOOP_48_1_fu_111" type="NonDataflowHS">
              <rtlPort name="select_ln48" object="select_ln48" protocol="ap_none"/>
              <rtlPort name="tmp_V" object="tmp_V" protocol="ap_none"/>
            </module>
          </module>
          <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="1024" portType="addressable" base="0x0"/>
          <port name="S" mode="write_only" range="" dataWidth="128" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x24" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="size" addressQualifier="0" id="0" port="S_AXI_CONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="input_r" addressQualifier="1" id="1" port="M_AXI_GMEM0" size="0x8" offset="0x18" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="s" addressQualifier="4" id="2" port="S" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;ap_int&lt;128>, 0>&amp;" origName="s" origUse="variable"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="setup_aie_0"/>
          <instance name="setup_aie_1"/>
          <FIFOInformation/>
        </kernel>
      </core>
    </device>
  </platform>
</project>
