#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 13 02:01:38 2020
# Process ID: 9488
# Current directory: E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/impl_1
# Command line: vivado.exe -log NCSSK_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source NCSSK_top.tcl -notrace
# Log file: E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/impl_1/NCSSK_top.vdi
# Journal file: E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source NCSSK_top.tcl -notrace
Command: link_design -top NCSSK_top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock_dist_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/xfft_0/xfft_0.dcp' for cell 'fft_signal_inst/fft_module_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/c_sub_0/c_sub_0.dcp' for cell 'get_phase_difference_inst/get_phase_difference_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'get_phase_inst/add_module'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/cordic_0/cordic_0.dcp' for cell 'get_phase_inst/get_phase_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/mult_gen_1/mult_gen_1.dcp' for cell 'get_pitch_angle_inst/Mul_module'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/c_sub_1/c_sub_1.dcp' for cell 'get_pitch_angle_inst/Sub_module'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/c_addsub_1/c_addsub_1.dcp' for cell 'get_pitch_angle_inst/add'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/cordic_1/cordic_1.dcp' for cell 'get_pitch_angle_inst/arctan'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/cordic_2/cordic_2.dcp' for cell 'get_pitch_angle_inst/sqrt'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'phase_diff_times_kesai_inst/mult_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'read_signal_inst/read_signal_inst'
INFO: [Netlist 29-17] Analyzing 1224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_dist_inst/inst'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_dist_inst/inst'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_dist_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1351.523 ; gain = 577.949
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_dist_inst/inst'
Parsing XDC File [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/constrs_1/imports/pynq-z2/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/constrs_1/imports/pynq-z2/pynq-z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1351.578 ; gain = 1010.297
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.868 . Memory (MB): peak = 1351.578 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1e8bb4676

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1363.430 ; gain = 11.852

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 83 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1739cd59a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1363.430 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23b8025ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1363.430 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 32 cells and removed 317 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fc94c3c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1363.430 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 154 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1fc94c3c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1363.430 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: bb435957

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1363.430 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 6 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13b66c9da

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1363.430 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1363.430 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c2f28968

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1363.430 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.174 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 9063ed21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1559.773 ; gain = 0.000
Ending Power Optimization Task | Checksum: 9063ed21

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1559.773 ; gain = 196.344

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9063ed21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1559.773 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1559.773 ; gain = 208.195
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1559.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/impl_1/NCSSK_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file NCSSK_top_drc_opted.rpt -pb NCSSK_top_drc_opted.pb -rpx NCSSK_top_drc_opted.rpx
Command: report_drc -file NCSSK_top_drc_opted.rpt -pb NCSSK_top_drc_opted.pb -rpx NCSSK_top_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/impl_1/NCSSK_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1559.773 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 891d3dca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1559.773 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'fft_signal_inst/phase_in_count[1]_i_2' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	get_phase_difference_inst/phase_in_count_reg[0] {FDCE}
	get_phase_difference_inst/phase_in_count_reg[1] {FDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 82302cad

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1719067d4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1719067d4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1559.773 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1719067d4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8c618252

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1559.773 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 189c5a738

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1559.773 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1ba2cb0d2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ba2cb0d2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 8fdbc02b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fd5bd74e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12ed889c0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11015ed1a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ec97420c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1147052a1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1559.773 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1147052a1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21cc2c3f0

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/first_q, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net get_pitch_angle_inst/arctan_enable, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net clock_dist_inst/inst/locked, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 4 candidate nets, 0 success, 4 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 21cc2c3f0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1559.773 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.060. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 176d594d6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1559.773 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 176d594d6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 176d594d6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 176d594d6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 105ba4bcd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1559.773 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 105ba4bcd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1559.773 ; gain = 0.000
Ending Placer Task | Checksum: b6aa91d3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1559.773 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1559.773 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1559.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/impl_1/NCSSK_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file NCSSK_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1559.773 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file NCSSK_top_utilization_placed.rpt -pb NCSSK_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 1559.773 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file NCSSK_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1559.773 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 75b2db85 ConstDB: 0 ShapeSum: 40f7b64e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16e7b645f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1559.773 ; gain = 0.000
Post Restoration Checksum: NetGraph: 81b2e06b NumContArr: ecc883f4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16e7b645f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16e7b645f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1559.773 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16e7b645f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1559.773 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 115cb4984

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1568.727 ; gain = 8.953
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.092  | TNS=0.000  | WHS=-0.419 | THS=-478.075|

Phase 2 Router Initialization | Checksum: 15827f075

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 1626.070 ; gain = 66.297

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1468e1cb4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1626.070 ; gain = 66.297

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 217
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.736  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 185237836

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 1626.070 ; gain = 66.297

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.736  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24010baa1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 1626.070 ; gain = 66.297
Phase 4 Rip-up And Reroute | Checksum: 24010baa1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1626.070 ; gain = 66.297

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 24010baa1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1626.070 ; gain = 66.297

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24010baa1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1626.070 ; gain = 66.297
Phase 5 Delay and Skew Optimization | Checksum: 24010baa1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1626.070 ; gain = 66.297

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20aee8279

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1626.070 ; gain = 66.297
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.887  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d9bc7ded

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1626.070 ; gain = 66.297
Phase 6 Post Hold Fix | Checksum: 1d9bc7ded

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1626.070 ; gain = 66.297

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.3178 %
  Global Horizontal Routing Utilization  = 1.82725 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1797eae30

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1626.070 ; gain = 66.297

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1797eae30

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1626.070 ; gain = 66.297

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a42ac549

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 1626.070 ; gain = 66.297

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.887  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: a42ac549

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 1626.070 ; gain = 66.297
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 1626.070 ; gain = 66.297

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1626.070 ; gain = 66.297
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1626.070 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/impl_1/NCSSK_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file NCSSK_top_drc_routed.rpt -pb NCSSK_top_drc_routed.pb -rpx NCSSK_top_drc_routed.rpx
Command: report_drc -file NCSSK_top_drc_routed.rpt -pb NCSSK_top_drc_routed.pb -rpx NCSSK_top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/impl_1/NCSSK_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file NCSSK_top_methodology_drc_routed.rpt -pb NCSSK_top_methodology_drc_routed.pb -rpx NCSSK_top_methodology_drc_routed.rpx
Command: report_methodology -file NCSSK_top_methodology_drc_routed.rpt -pb NCSSK_top_methodology_drc_routed.pb -rpx NCSSK_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/impl_1/NCSSK_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1780.293 ; gain = 154.223
INFO: [runtcl-4] Executing : report_power -file NCSSK_top_power_routed.rpt -pb NCSSK_top_power_summary_routed.pb -rpx NCSSK_top_power_routed.rpx
Command: report_power -file NCSSK_top_power_routed.rpt -pb NCSSK_top_power_summary_routed.pb -rpx NCSSK_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file NCSSK_top_route_status.rpt -pb NCSSK_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file NCSSK_top_timing_summary_routed.rpt -pb NCSSK_top_timing_summary_routed.pb -rpx NCSSK_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file NCSSK_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file NCSSK_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file NCSSK_top_bus_skew_routed.rpt -pb NCSSK_top_bus_skew_routed.pb -rpx NCSSK_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Nov 13 02:04:15 2020...
