// Seed: 1402360487
module module_0 (
    id_1,
    module_0,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire id_5;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input tri0 id_2,
    output supply1 id_3,
    output wand id_4,
    output uwire id_5,
    output tri1 id_6,
    output tri1 id_7,
    output tri0 id_8,
    input tri id_9
);
  logic id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  wire id_12;
  assign id_5 = id_9 ~^ -1;
endmodule
