<html xmlns:fn="http://www.w3.org/2005/xpath-functions">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<title>Cortex-R52 Startup Example Code with GIC for GCC for bare-metal targets</title>
<style type="text/css">
    body { font-size: 62.5%;    /* default 1.0em = 16px, so 62.5% of 16 = 10. Therefore, 1.0em now = 10px, 1.2em now = 12px etc. */
        font-family: Verdana, Arial, "Lucida Grande", sans-serif; margin: 10px; padding: 0; background: #fff; min-width: 999px; }
    /* Content Styling */
    .para { font-size: 1.2em; margin-bottom: 0px; margin-top: 10px; }
    p { font-size: 1.2em; margin-bottom: 0px; margin-top: 10px; }
    h1 { font-size: 1.6em; color: #025066; margin-top: 0px; margin-bottom: 0px; }
    h2 { font-size: 1.4em; font-weight: bold; color: #025066; margin-bottom: 0px; }
    h3 { font-size: 1.2em; font-weight: bold; color: #025066; margin-bottom: 0px; }
    a { color: #127490; }
    a:hover { color: #014153; }
    div.indent { margin-left:10px; margin-right: 10px; margin-bottom: 0px; margin-top: 10px; }
    div.note { font-size: 1.0em; margin-left:10px; margin-right: 10px; margin-bottom: 0px; margin-top: 10px; }
    .table { margin-top: 5px; margin-bottom: 5px; padding:0px; }
    ul li { font-size: 1.0em; list-style-image: url(images/bullet_blue.png); }
    div.toc ul li { font-size: 1.0em; list-style-image: url(images/bullet_blue.png); }
    .table-cell { font-size: 75%; }
    .image { margin-top: 5px; margin-bottom: 5px; padding:0px; }
    .note { margin-bottom: 15px; background: #E0E0E0 }
    .toc { font-size: 115%; margin-left: 20px; margin-top: 10px; margin-bottom: 15px; }
    .italic { font-style: italic; }
    .bold { font-weight: bold; }
    .emphasis { font-weight: bold; font-style: italic; }
    .underline { text-decoration: underline; }
    .bold-underline { text-decoration: underline; font-weight: bold; }
    .arg { font-family: 'Lucida Sans Typewriter', 'Courier New', Courier, monospace; color:#333399; }
    .repl { font-style: italic; }
    .code { font-size: 1.2em; margin-top: 2px; margin-left: 20px; margin-bottom: 2px; color: #333399;
       font-family: 'Lucida Sans Typewriter', 'Courier New', Courier, monospace; }
    .menu { font-weight: bold; }
    .interface { font-weight: bold; }
    ul {margin-top: 2px; margin-bottom: 5px; }
    ol {list-style-type:decimal; margin-top: 2px; margin-bottom: 5px; }
    ol ol {list-style-type:lower-alpha; margin-top: 2px; margin-bottom: 5px; }
    ol ol ol {list-style-type:lower-roman; margin-top: 2px; margin-bottom: 5px; }
    </style>
</head>
<body>
    
    <a name="Cortex-R52_Startup_Example_Code_with_GIC_for_GCC_for_bare-metal_targets"></a><h1>Cortex-R52 Startup Example Code with GIC for GCC for bare-metal targets - Arm®Development Studio</h1>
    
        <div class="para">This example shows the bare-metal startup code (including GIC) for the Cortex-R52 processor, including vector table, exception handlers, MPU, cache, TCM, FPU, timer and GIC initialization, and is illustrated by a simple semihosted "sorts" example application and "clock" display.</div>
    

    <div class="indent">
        <a name="Purpose_and_scope"></a><h2>Purpose and scope</h2>
        <div class="para">This example shows the bare-metal startup code (including GIC) for the Cortex-R52 processor, including vector table, exception handlers, MPU, cache, TCM, FPU, timer and GIC initialization.
        A semihosted "sorts" example is provided in sorts.c for demonstration purposes, that can be replaced by your own application code.
        It is based on the startup_Cortex-R52_AC6 example but adds support for the <a href="https://developer.arm.com/documentation/ddi0271" title="External link"><i>Dual-Timer Module (SP804)</i></a>, 
        <a href="https://developer.arm.com/documentation/102379" title="External link"><i>Generic Timer</i></a>, and the <a href="https://developer.arm.com/documentation/198123" title="External link"><i>Generic Interrupt Controller (GIC)</i></a>, including Software Generated Interrupts (SGIs).</div>
        <div class="para">One of the two Dual Timers is used to flash some LEDs.  The Generic Timer, configured as a virtual timer, is used to trigger an SGI via the GIC to print a clock display.  All three interrupts are routed via the GIC.
        This example can be run on either the Cortex-R52 FVP model or your own Cortex-R52-based target hardware.
        This example can be used as a framework on which to build your own C/C++ applications.</div>

        <div class="para">This example uses HLT-based semihosting, selected at build-time by linking with <span class="arg">--specs=rdimon-v2m.specs</span>.</div>
        <div class="para">A ready-made debug launch configuration <span class="arg">startup_Cortex-R52_GIC_GCC-FVP.launch</span> (to connect to the FVP model) is provided.</div>

        <h3>Hardware and software requirements</h3>
        <div class="para">To run this example on your own Cortex-R52-based target hardware, you will need:</div>
        <ul>
           <li><div class="para">Your target hardware and a suitable power supply for it</div></li>
           <li><div class="para">DSTREAM or ULINK debug hardware and a suitable power supply for it, and a JTAG cable to connect it to your target hardware</div></li>
           <li><div class="para">A platform configuration for your target hardware, created with the Platform Configuration Editor (PCE)</div></li>
        </ul>
    </div>

    
    <div class="indent">
        <a name="Installing_GCC_arm-none-eabi_as_a_toolchain_in_Development_Studio"></a><a name="about"></a><h2>Installing GCC arm-none-eabi as a toolchain in Development Studio</h2>
        <div class="para">To be able to modify and rebuild this example, download <a href="https://developer.arm.com/downloads/-/arm-gnu-toolchain-downloads" title="External link"><i>GCC 13.2.1 for AArch32 bare-metal targets (arm-none-eabi)</i></a>, and untar it onto your host machine (making a note of the installation directory).  Then add it as a toolchain in Development Studio as follows:</div>
        
        <ol>
           <li><div class="para">In Development Studio, select <span class="menu">Window<span class="para"> → </span>Preferences<span class="para"> → </span>Arm DS<span class="para"> → </span>Toolchains</span>.</div></li>
           <li><div class="para">In the <span class="interface">Toolchains</span> dialog, click <span class="interface">Add</span>.</div></li>
           <li><div class="para">In the <span class="interface">Select Toolchain Path</span> dialog, enter the path to the toolchain binaries.  This is normally the <span class="arg">/bin</span> sub-directory of the installation directory noted above.  Then click <span class="interface">Next</span>.</div></li>
           <li><div class="para">In the <span class="interface">Discovered Toolchain Information</span> dialog, check the toolchain information is correct, then click <span class="interface">Finish</span>.</div></li>
           <li><div class="para">The new toolchain appears in the <span class="interface">Toolchains</span> dialog, click <span class="interface">Apply</span>, then click <span class="interface">Restart</span>.</div></li>
        </ol>

    </div>


    <div class="indent">
        <a name="Building_the_example"></a><h2>Building the example</h2>
        <div class="para">This example is intended to be built with GCC for bare-metal targets using the supplied Eclipse project, or directly on the command-line with the supplied <span class="arg">makefile</span>.  If you wish to modify and rebuild the example, you must use GCC for bare-metal targets to rebuild it.</div>
        <div class="para">The Eclipse project is a managed builder project, that creates a makefile in the /Debug directory.</div>
        <div class="para">The application executable is built to be loaded and run in RAM at address 0x0, but could be easily ported to platforms with RAM at other addresses by simply changing the code and data addresses in the linker-script <span class="arg">gcc.ld</span>.</div>
        <div class="para">The assembler startup code is assembled into Arm instructions and the C application code is compiled into Thumb instructions (with the <span class="arg">-mthumb</span> switch).</div>
        
        <div class="para">This example depends on semihosting support being provided by the debug system.  The Debugger enables semihosting automatically if either symbols <span class="arg">__auto_semihosting</span> or <span class="arg">__semihosting_library_function</span> are present in an image.  Arm Compiler for Embedded 6 and Arm Compiler 5 both add <span class="arg">__semihosting_library_function</span> automatically to an image at link time if that image uses any semihosting-using functions.  If compiling with GCC, use an alias symbol definition such as <span class="arg">void __auto_semihosting(void) __attribute__ ((alias("main")));</span> or turn on semihosting support in the Debugger explicitly with <span class="arg">set semihosting enabled on</span>.</div>

    </div>

    <div class="indent">
        <a name="Building_on_the_command-line"></a><h2>Building on the command-line</h2>
        <div class="para">To build the example on the command-line with the supplied <span class="arg">make</span> utility:</div>
        
        <ul>
           <li><div class="para">On Windows, open an <span class="interface">Arm DS Command Prompt</span> from the Start menu, run the <span class="arg">select_toolchain</span> utility, and select <span class="arg">GCC 13.2.1 [arm-none-eabi]</span> from the list</div></li>
           <li><div class="para">On Linux, run the <span class="arg">suite_exec</span> utility with the <span class="arg">--toolchain</span> option to select the compiler and start a shell configured for the Development Studio environment, for example: <span class="arg">~/developmentstudio/bin/suite_exec --toolchain "GCC 13.2.1 [arm-none-eabi]" bash</span>
</div></li>
        </ul>

        <div class="para">Then navigate to the <span class="arg">...\startup_Cortex-R52_GIC_GCC</span> directory, and type:</div>
        <div class="para"><span class="arg">make</span></div>
        <div class="para">The usual <span class="arg">make</span> rules: <span class="arg">clean</span> and <span class="arg">all</span> are provided in the <span class="arg">makefile</span>.</div>
    </div>

    
    <div class="indent">
        <a name="Building_within_the_IDE"></a><h2>Building within the IDE</h2>
        <div class="para">To build the supplied projects within the IDE:</div>
        
    <ol>
        <li><div class="para">In the Project Explorer view, select the project you want to build.</div></li>
        <li><div class="para">Select <span class="menu">Project<span class="para"> → </span>Build Project</span>.</div></li>
    </ol>

    </div>


    <div class="indent">
        <a name="Running_the_example_on_Cortex-R52x1_FVP_model"></a><h2>Running the example on Cortex-R52x1 FVP model</h2>
        <ol>
            <li><div class="para">Select <span class="menu">Run<span class="para"> → </span>Debug Configurations...</span>.</div></li>
            <li><div class="para">Select <span class="arg">startup_Cortex-R52_GIC_GCC-FVP</span> from the list of <span class="interface">Generic Arm C/C++ Application</span> configurations.</div></li>
            <li><div class="para">Click on <span class="interface">Debug</span> to start debugging.  The example executable will be downloaded to the target, and the program counter PC will be set to the entry point of the image.</div></li>
            <li><div class="para">Run the executable (press F8).  The LEDs flash on the FVP model, and text output appears in the <span class="interface">Target Console</span> view, similar to:</div></li>
        </ol>
<pre class="code">
Cortex-R52 bare-metal startup example
Floating point calculation using the FPU...
Float result is        0.937500
Float result should be 0.937500
Insertion sort took 2 clock ticks
Shell sort took 0 clock ticks
Quick sort took 1 clock ticks
00:00:01
00:00:02
00:00:03
00:00:04
00:00:05
:
</pre>
        <div class="para">You can also run the example executable directly on the FVP model from within the <span class="interface">Arm DS Command Prompt</span> on Windows or the <span class="arg">suite_exec</span> shell on Linux with, for example:</div>
<pre class="code">
FVP_BaseR_Cortex-R52x1 -a startup_Cortex-R52_GIC_GCC.axf -C cluster.cpu0.semihosting-stack_base=0
</pre>
        <div class="para">The use of "0" for stack_base has a particular purpose here.  At run-time, if the C library startup code gets a stack_base of 0 from that semihosting call, it replaces the 0 with a stack_base address derived from the gcc.ld script by the linker at link-time.</div>
    </div>

    <div class="indent">
        <a name="Running_the_example_on_your_Cortex-R52_target_hardware"></a><h2>Running the example on your Cortex-R52 target hardware</h2>
        <ol>
            <li><div class="para">Power-up your Cortex-R52 target hardware</div></li>
            <li><div class="para">Select <span class="menu">Run<span class="para"> → </span>Debug Configurations...</span>.</div></li>
            <li><div class="para">Select the platform configuration you created with PCE from the list of platforms.</div></li>
            <li><div class="para">In the Connections panel, enter the USB: or TCP: IP address or name of your DSTREAM or ULINK unit in the Debug Hardware Address field,
                or click on <span class="interface">Browse</span> to select one from a list, otherwise an error will be reported:
                <span class="arg">
        <span class="arg">Launch configuration has errors: Configuration for connection type 'Bare Metal Debug' is not valid - Connection cannot be empty</span>
</span>.</div></li>
            <li><div class="para">Click on <span class="interface">Debug</span> to start debugging.  The example image will be downloaded to the target, and the program counter PC will be set to the entry point of the image.</div></li>
            <li><div class="para">Run the executable (press F8).  Text output appears in the <span class="interface">App Console</span> view, similar to the above.
            Depending on your hardware, you might need to modify the base addresses of the peripherals (timers, LEDs, etc) in main.c to see the interrupts occurring.</div></li>
        </ol>
    </div>

    <div class="indent">
        <a name="Debugging_the_reset_handler"></a><h2>Debugging the reset handler</h2>
        <div class="para">To debug the reset handler, first disconnect any existing debug session, then power-cycle your Cortex-R52 target hardware, then load the executable
(<span class="arg">startup_Cortex-R52_GIC_GCC.axf</span>) in the same way as before, selecting "Debug from entry point" in the <span class="interface">Debugger</span> tab.</div>
        <div class="para">The Debugger will download the program's code and data sections to the target, and set the program counter PC to the entry point of the image
at <span class="arg">Start</span>, at the reset entry in the vector table in <span class="arg">startup.S</span>.  The core starts-up in AArch32 EL2 (Hypervisor) mode.</div>

        <ol>
            <li>
            <div class="para">In the <span class="interface">Registers</span> view, expand <span class="interface">Core</span> to see the core registers.</div>
            </li>
            <li>
            <div class="para">Execute the <span class="arg">LDR PC, EL2_Reset_Addr</span> instruction by single-stepping (press F5) into <span class="arg">EL2_Reset_Handler</span>.
            Notice the Program Counter (PC) change in the <span class="interface">Core</span> registers view.</div>
            </li>
            <li>
            <div class="para">The first block of instructions inside <span class="arg">EL2_Reset_Handler</span> check which CPU is running.  If run on a multi-core system, all cores other than CPU0 are put into a WFI loop.</div>
            </li>
            <li>
            <div class="para">The next block of instructions setup the EL2 exception vector base address by writing to HVBAR, initialize HSCTLR, enable EL1 access to all IMP DEF registers by writing to HACTLR, and
            setup the EL1 exception vector base address by writing to VBAR.  In the <span class="interface">Registers</span> view, expand <span class="interface">System</span>.  Single-step (press F5) through these instructions to see these registers being written to.</div>
            </li>
            <li>
            <div class="para">The next block of instructions change mode from AArch32 EL2 (Hypervisor) to AArch32 EL1 (Supervisor) mode.  Single-step (press F5) through these to the ERET instruction to see how this transition is set up, then single-step (press F5) the ERET instruction and see the Mode bits in the CPSR change to AArch32_SVC (EL1)</div>
            </li>
            <li>
            <div class="para">The first block of instructions inside <span class="arg">EL1_Reset_Handler</span> disable the MPU and caches (in case they were left enabled from an earlier run) by performing a read/modify/write (MRC, BIC, MCR) of the System Control Register SCTLR.
            In the <span class="interface">Registers</span> view, expand <span class="interface">System</span>, expand <span class="interface">Other</span>, then expand <span class="interface">SCTLR</span>.  Single-step (press F5) through these instructions and see the M, C and I bits being cleared (if they were previously set).</div>
            </li>
            <li>
            <div class="para">The next block invalidates the Instruction and Data caches, if required.  Single-step (press F5) through this block.</div>
            </li>
            <li>
            <div class="para">The next block illustrates basic TCM configuration, as the basis for exploration by the user.  These are conditionally assembled via the TCM switch, which is not active by default.</div>
            </li>
            <li>
            <div class="para">The next block configures the MPU for 4 regions (Code, Data, Stack/Heap, Peripherals) to addresses determined by the linker-script <span class="arg">gcc.ld</span>.
            In the <span class="interface">Registers</span> view, expand <span class="interface">System</span>, then expand <span class="interface">PMSA</span>.
            Single-step (press F5) through these instructions, and see the base address, access control, limit address and enable being set in <span class="arg">PRBAR</span> and <span class="arg">PRLAR</span> for each region.
            The MPU is enabled later.</div>
            </li>
            <li>
            <div class="para">The next block enables access to the FPU and switches on the FPU hardware, if present.  This is conditionally assembled-in only when assembling for Cortex-R52 with an FPU.
            In the <span class="interface">Registers</span> view, expand <span class="interface">System</span>, expand <span class="interface">Other</span>, then expand <span class="interface">CPACR</span>.  Single-step (press F5) through these instructions to the ISB and see the cp10 and cp11 bits being set.
            In the <span class="interface">Registers</span> view, expand <span class="interface">System</span>, expand <span class="interface">Float</span>, then expand <span class="interface">FPEXC</span>.  Single-step (press F5) through these instructions to the VMSR and see the EN bit being set.</div>
            </li>
            <li>            
            <div class="para">The next block enables the MPU.
            In the <span class="interface">Registers</span> view, expand <span class="interface">System &gt; Other &gt; SCTLR</span>.
            Single-step (press F5) through these instructions to see the M bit being set.</div>
            </li>
            <li>
            <div class="para">Finally, code execution branches to <span class="arg">_start</span> to setup the C library run-time environment.
            In the <span class="interface">Commands</span> view, set a breakpoint on <span class="arg">main()</span> with <span class="arg">break main</span>, and run to it (press F8).  <span class="arg">main()</span> is reached in main.c.</div>
            </li>
            <li>
            <div class="para">The C code in <span class="arg">main()</span> enables the caches, displays a welcome message via semihosting, performs a float calculation to demonstrate floating point (using the FPU, if compiled appropriately),
            and runs a simple sorts application.  It then enables the GIC, virtual timer of the Generic Timer, timer 0 of the SP804 Dual-Timer, and interrupts.  Finally, it goes into an endless Wait For Interrupt (WFI) loop.</div>
            </li>
            <li>
            <div class="para">Delete all breakpoints, and continue running (press F8).
            Notice a clock display is printed (driven by the virtual timer of the Generic Timer), and the LEDs are flashing on the FVP model (driven by timer 0 of the SP804 Dual-Timer).</div>
            </li>
        </ol>
    </div>

    <div class="indent">
        <a name="Debugging_the_interrupt_handler"></a><h2>Debugging the interrupt handler</h2>
        <div class="para">To debug the interrupt handler, disconnect, then reconnect in the same way as before, then:</div>

        <ol>
            <li>
            <div class="para">Set breakpoint on DualTimer0IRQhandler() with <span class="arg">break DualTimer0IRQhandler</span> and run to it (press F8).  Notice that the LED advances by one step on the FVP model.  Run again and again to see the LEDs advancing.
            Delete that breakpoint.</div>
            </li>
            <li>
            <div class="para">Set breakpoint on SGI1IRQhandler() with <span class="arg">break SGI1IRQhandler</span> and run to it (press F8).  Driven by a millisecond timer, this function updates the clock display once every 1000 times this function is called.
            Delete that breakpoint, and set a new one immediately after the <span class="arg">if (ms==1000)</span> test.  Run again and again to see the clock updating.  Delete that breakpoint.</div>
            </li>
            <li>
            <div class="para">Interrupts to SGI1IRQhandler are driven by the Virtual Timer that triggers an SGI via the GIC.  All three interrupt sources (DualTimer0, Virtual Timer, and SGI) are routed via the GIC to the single top-level interrupt handler.
            To see this in action, set breakpoints on DualTimer0IRQhandler(), SGI1IRQhandler() and virtualTimerIRQhandler().</div>
            </li>
            <li>
            <div class="para">In the <span class="interface">Breakpoints</span> view, click on the <span class="interface">Manage Signals...</span> button, select <span class="interface">Stop</span> and <span class="interface">Print</span> for <span class="interface">AARCH32_IRQ</span>, then <span class="interface">OK</span>.  This is equivalent to typing <span class="arg">handle AARCH32_IRQ stop</span> on the CLI.</div>
            </li>
            <li>
            <div class="para">Continue execution by pressing the green run/continue button (press F8).  The IRQ breakpoint in the EL1 vector table will be hit shortly after, due to one of the three interrupts occurring.</div>
            </li>
            <li>
            <div class="para">Run again (press F8), and execution will stop at one of the three interrupt handlers breakpoints.  Run again (press F8) to reach the EL1 vector table again.  Single-step (press F5) to reach <span class="arg">EL1_IRQ_Handler</span>.</div>
            </li>
            <li>
            <div class="para">Single-step (press F5) through the assembler code of <span class="arg">EL1_IRQ_Handler</span> to reach <span class="arg">blx r1</span>.  <span class="arg">EL1_IRQ_Handler</span> is able to handle nested interrupts.
            Notice the AAPCS-corruptible registers being stacked, the interrupt source being identified and acknowledged, interrupts being re-enabled, and the address of the appropriate C interrupt handler being loaded from a table.
            Single-step (press F5) into <span class="arg">blx r1</span> to reach one of the three C interrupt handlers.</div>
            </li>
            <li>
            <div class="para">Step through to the end of the C interrupt handler.  For virtualTimerIRQhandler(), notice that it sends an SGI to immediately trigger a new interrupt to call SGI1IRQhandler().
            After returning from the C interrupt handler, continue stepping through the assembler code of <span class="arg">EL1_IRQ_Handler</span> which cleans up, handles any pending interrups, pops the AAPCS-corruptible registers off the stack,
            and finally returns from the interrupt.</div>
            </li>
            <li>
            <div class="para">In the <span class="interface">Breakpoints</span> view, click on the <span class="interface">Manage Signals...</span> button, deselect <span class="interface">Stop</span> and <span class="interface">Print</span> for <span class="interface">AARCH32_IRQ</span>, then <span class="interface">OK</span>.  This is equivalent to typing <span class="arg">handle AARCH32_IRQ nostop noprint</span> on the CLI.</div>
            </li>
        </ol>
    </div>

    
    <div class="indent">
        <a name="Capturing_a_history_of_instruction_execution_(%22trace%22)_from_the_FVP_model"></a><h2>Capturing a history of instruction execution ("trace") from the FVP model</h2>
        <div class="para">To capture a history of instruction execution ("trace") from the FVP model and view it in the Debugger, first disconnect any existing debug session, then:</div>
        <ol>
            <li><div class="para">In the <span class="interface">Project Explorer</span> view, double-click on the <span class="arg">.launch</span> file.</div></li>
            <li><div class="para">In the <span class="interface">Edit Configuration</span> dialog, press the "DTSL Options" <span class="interface">Edit...</span> button.</div></li>
            <li><div class="para">In the <span class="interface">DTSL Configuration</span> dialog, select <span class="interface">Model Trace</span> in the <span class="interface">Trace Buffer</span> tab,
                and <span class="interface">Enable trace</span> for the core(s) of interest in the <span class="interface">Core Trace</span> tab, then press <span class="interface">OK</span>.</div></li>
            <li><div class="para">In the <span class="interface">Edit Configuration</span> dialog, press the <span class="interface">Debug</span> button.</div></li>
            <li><div class="para">Open the <span class="interface">Trace</span> view.</div></li>
            <li><div class="para">Run and debug as before.  A history of instruction execution for the current core is displayed in the <span class="interface">Trace</span> view.</div></li>
            <li><div class="para">In a multi-core system, to view the trace from one of the other cores, select the other core in the <span class="interface">Debug Control</span> view.</div></li>
        </ol>
    </div>


    <h2>See also:</h2>
<div class="indent"><ul>
        <li><div class="para"><a href="https://developer.arm.com/documentation/ddi0271" title="External link"><i>Arm Dual-Timer Module (SP804)</i></a></div></li>
        <li><div class="para"><a href="https://developer.arm.com/documentation/102379" title="External link"><i>Learn the architecture - Generic Timer</i></a></div></li>
        <li><div class="para"><a href="https://developer.arm.com/documentation/198123" title="External link"><i>Learn the architecture - Arm Generic Interrupt Controller v3 and v4</i></a></div></li>
        <li><div class="para"><a href="https://developer.arm.com/documentation/101469/latest/Debugging-code/Overview--Debug-connections-in-Arm-Debugger"><i>Debug connections in Arm Debugger</i> in <i>Arm Development Studio Getting Started Guide</i></a></div></li>
        <li><div class="para"><a href="https://developer.arm.com/documentation/101470/latest/"><i>Arm Development Studio User Guide</i></a></div></li>
        <li><div class="para"><a href="https://developer.arm.com/documentation/101471/latest/"><i>Arm Debugger Command Reference</i></a></div></li>
        <li><div class="para"><a href="https://developer.arm.com/documentation/100966/latest/"><i>Fixed Virtual Platforms FVP Reference Guide</i></a></div></li>
        <li><div class="para"><a href="https://developer.arm.com/documentation/100955/latest"><i>DSTREAM User Guide</i></a></div></li>
    </ul></div>
<br><br><div align="left" class="legal">
<hr>Copyright© 2010-2024 Arm Limited (or its affiliates). All rights reserved.</div>
</body>
</html>
